Timing Report Max Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 13:52:07 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK0_PAD                                                                        
Period (ns):                1.980                                                                           
Frequency (MHz):            505.051                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               MSS_SUBSYSTEM_sb_0/CCC_0/GL0                                                    
Period (ns):                11.495                                                                          
Frequency (MHz):            86.994                                                                          
Required Period (ns):       12.048                                                                          
Required Frequency (MHz):   83.001                                                                          
External Setup (ns):        2.603                                                                           
External Hold (ns):         0.474                                                                           
Min Clock-To-Out (ns):      7.077                                                                           
Max Clock-To-Out (ns):      16.254                                                                          

Clock Domain:               MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                             
Period (ns):                7.218                                                                           
Frequency (MHz):            138.543                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB                        
Period (ns):                9.785                                                                           
Frequency (MHz):            102.197                                                                         
Required Period (ns):       48.193                                                                          
Required Frequency (MHz):   20.750                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               TCK                                                                             
Period (ns):                28.936                                                                          
Frequency (MHz):            34.559                                                                          
Required Period (ns):       166.670                                                                         
Required Frequency (MHz):   6.000                                                                           
External Setup (ns):        0.808                                                                           
External Hold (ns):         4.113                                                                           
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

                            Input to Output                                                                 
Min Delay (ns):             0.027                                                                           
Max Delay (ns):             0.047                                                                           

END SUMMARY
-----------------------------------------------------

Clock Domain CLK0_PAD

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin MSS_SUBSYSTEM_sb_0/CCC_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain MSS_SUBSYSTEM_sb_0/CCC_0/GL0

SET Register to Register

Path 1
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  11.156                                                                          
  Slack (ns):                  0.553                                                                           
  Arrival (ns):                17.488                                                                          
  Required (ns):               18.041                                                                          
  Setup (ns):                  0.458                                                                           
  Minimum Period (ns):         11.495                                                                          

Path 2
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/nasti_cnt_out_ret_18:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/T_45_0:EN
  Delay (ns):                  10.960                                                                          
  Slack (ns):                  0.667                                                                           
  Arrival (ns):                17.283                                                                          
  Required (ns):               17.950                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         11.381                                                                          

Path 3
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  11.054                                                                          
  Slack (ns):                  0.672                                                                           
  Arrival (ns):                17.386                                                                          
  Required (ns):               18.058                                                                          
  Setup (ns):                  0.458                                                                           
  Minimum Period (ns):         11.376                                                                          

Path 4
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/wrFIFORdAddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:F_WDATA_HWDATA01[5]
  Delay (ns):                  10.058                                                                          
  Slack (ns):                  0.692                                                                           
  Arrival (ns):                16.350                                                                          
  Required (ns):               17.042                                                                          
  Setup (ns):                  1.609                                                                           
  Minimum Period (ns):         11.356                                                                          

Path 5
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_1:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.990                                                                          
  Slack (ns):                  0.718                                                                           
  Arrival (ns):                17.323                                                                          
  Required (ns):               18.041                                                                          
  Setup (ns):                  0.458                                                                           
  Minimum Period (ns):         11.330                                                                          


Expanded Path 1
  From: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  data required time                             18.041    
  data arrival time                          -   17.488    
  slack                                          0.553     
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  4.091                        
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  4.430                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  4.598                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.701          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  5.299                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.372          cell: ADLIB:RGB
  5.671                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14:YL (r)
               +     0.661          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14_rgbl_net_1
  6.332                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK (r)
               +     0.129          cell: ADLIB:SLE
  6.461                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:Q (f)
               +     0.441          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/shift_logic_1_reto[0]
  6.902                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7369_1:B (f)
               +     0.164          cell: ADLIB:CFG2
  7.066                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7369_1:Y (r)
               +     1.880          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7369_1
  8.946                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7369:C (r)
               +     0.118          cell: ADLIB:CFG4
  9.064                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7369:Y (f)
               +     0.735          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7369
  9.799                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7512_1_0[2]:B (f)
               +     0.117          cell: ADLIB:CFG3
  9.916                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7512_1_0[2]:Y (r)
               +     0.819          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/N_3386
  10.735                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_0:B (r)
               +     0.276          cell: ADLIB:ARI1_CC
  11.011                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_0:UB (f)
               +     0.000          net: NET_CC_CONFIG81
  11.011                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_0_CC_0:UB[3] (f)
               +     0.340          cell: ADLIB:CC_CONFIG
  11.351                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_0_CC_0:CC[4] (r)
               +     0.000          net: NET_CC_CONFIG85
  11.351                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_1_0:CC (r)
               +     0.063          cell: ADLIB:ARI1_CC
  11.414                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_1_0:S (f)
               +     0.711          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513[3]
  12.125                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7518[3]:B (f)
               +     0.102          cell: ADLIB:CFG3
  12.227                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7518[3]:Y (f)
               +     0.109          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/T_7518[3]
  12.336                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2_1_0[3]:C (f)
               +     0.117          cell: ADLIB:CFG3
  12.453                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2_1_0[3]:Y (r)
               +     0.521          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2_1[3]
  12.974                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr_0_1_RNO[3]:D (r)
               +     0.088          cell: ADLIB:CFG4
  13.062                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr_0_1_RNO[3]:Y (r)
               +     0.928          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/d_m6_1_1
  13.990                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr_0_1[3]:C (r)
               +     0.088          cell: ADLIB:CFG4
  14.078                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr_0_1[3]:Y (r)
               +     1.144          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr_0_1[3]
  15.222                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr_0[3]:D (r)
               +     0.168          cell: ADLIB:CFG4
  15.390                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr_0[3]:Y (f)
               +     1.799          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr[3]
  17.189                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/CFG_8:C (f)
               +     0.245          cell: ADLIB:CFG2_IP_BC
  17.434                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/CFG_8:IPC (f)
               +     0.054          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/A_ADDR_net[4]
  17.488                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4] (f)
                                    
  17.488                       data arrival time
  ________________________________________________________
  Data required time calculation
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  16.139                       
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  16.478                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  16.646                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.701          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  17.347                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.372          cell: ADLIB:RGB
  17.719                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14:YL (r)
               +     0.622          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14_rgbl_net_1
  18.341                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/FF_0:CLK (r)
               +     0.070          cell: ADLIB:SLE_IP_CLK
  18.411                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/FF_0:IPCLKn (f)
               +     0.088          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/A_CLK_net
  18.499                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_CLK (r)
               -     0.458          Library setup time: ADLIB:RAM1K18_IP
  18.041                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
                                    
  18.041                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        GPIO_IN[1]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin1:D
  Delay (ns):                  8.563                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.563                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.603                                                                           

Path 2
  From:                        GPIO_IN[0]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:D
  Delay (ns):                  8.403                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.403                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.428                                                                           

Path 3
  From:                        GPIO_IN[3]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin1:D
  Delay (ns):                  8.342                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.342                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.389                                                                           

Path 4
  From:                        GPIO_IN[2]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin1:D
  Delay (ns):                  8.268                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.268                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.315                                                                           

Path 5
  From:                        SPI_FLASH_SDI
  To:                          CORESPI_0/USPI/UCC/msrxs_datain[0]:D
  Delay (ns):                  7.453                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                7.453                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         1.477                                                                           


Expanded Path 1
  From: GPIO_IN[1]
  To: CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin1:D
  data required time                             N/C       
  data arrival time                          -   8.563     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        GPIO_IN[1] (f)
               +     0.000          net: GPIO_IN[1]
  0.000                        GPIO_IN_ibuf[1]/U0/U_IOPAD:PAD (f)
               +     2.103          cell: ADLIB:IOPAD_IN
  2.103                        GPIO_IN_ibuf[1]/U0/U_IOPAD:Y (f)
               +     0.057          net: GPIO_IN_ibuf[1]/U0/YIN1
  2.160                        GPIO_IN_ibuf[1]/U0/U_IOINFF:A (f)
               +     0.106          cell: ADLIB:IOINFF_BYPASS
  2.266                        GPIO_IN_ibuf[1]/U0/U_IOINFF:Y (f)
               +     6.297          net: GPIO_IN_c[1]
  8.563                        CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin1:D (f)
                                    
  8.563                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.968          Clock generation
  N/C                          
               +     0.329          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.163          cell: ADLIB:GBM
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.695          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.361          cell: ADLIB:RGB
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.648          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  N/C                          CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin1:CLK (r)
               -     0.204          Library setup time: ADLIB:SLE
  N/C                          CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:CLK
  To:                          GPIO_OUT[4]
  Delay (ns):                  9.917                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.254                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.254                                                                          

Path 2
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To:                          GPIO_OUT[1]
  Delay (ns):                  9.879                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.233                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.233                                                                          

Path 3
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK
  To:                          GPIO_OUT[2]
  Delay (ns):                  9.830                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.184                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.184                                                                          

Path 4
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[7].APB_32.GPOUT_reg[7]:CLK
  To:                          GPIO_OUT[7]
  Delay (ns):                  9.830                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.180                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.180                                                                          

Path 5
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[6].APB_32.GPOUT_reg[6]:CLK
  To:                          GPIO_OUT[6]
  Delay (ns):                  9.837                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.174                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.174                                                                          


Expanded Path 1
  From: CoreGPIO_OUT/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:CLK
  To: GPIO_OUT[4]
  data required time                             N/C       
  data arrival time                          -   16.254    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  4.091                        
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  4.430                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  4.598                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.715          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  5.313                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.372          cell: ADLIB:RGB
  5.685                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.652          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  6.337                        CoreGPIO_OUT/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  6.439                        CoreGPIO_OUT/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:Q (r)
               +     5.517          net: GPIO_OUT_c[4]
  11.956                       GPIO_OUT_obuf[4]/U0/U_IOOUTFF:A (r)
               +     0.415          cell: ADLIB:IOOUTFF_BYPASS
  12.371                       GPIO_OUT_obuf[4]/U0/U_IOOUTFF:Y (r)
               +     0.157          net: GPIO_OUT_obuf[4]/U0/DOUT
  12.528                       GPIO_OUT_obuf[4]/U0/U_IOPAD:D (r)
               +     3.726          cell: ADLIB:IOPAD_TRI
  16.254                       GPIO_OUT_obuf[4]/U0/U_IOPAD:PAD (r)
               +     0.000          net: GPIO_OUT[4]
  16.254                       GPIO_OUT[4] (r)
                                    
  16.254                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  N/C                          
                                    
  N/C                          GPIO_OUT[4] (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:ALn
  Delay (ns):                  8.516                                                                           
  Slack (ns):                  3.094                                                                           
  Arrival (ns):                14.837                                                                          
  Required (ns):               17.931                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         8.954                                                                           
  Skew (ns):                   0.023                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[0]:ALn
  Delay (ns):                  8.516                                                                           
  Slack (ns):                  3.094                                                                           
  Arrival (ns):                14.837                                                                          
  Required (ns):               17.931                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         8.954                                                                           
  Skew (ns):                   0.023                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_sync[0]:ALn
  Delay (ns):                  8.531                                                                           
  Slack (ns):                  3.100                                                                           
  Arrival (ns):                14.852                                                                          
  Required (ns):               17.952                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         8.948                                                                           
  Skew (ns):                   0.002                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_w_ret:ALn
  Delay (ns):                  8.531                                                                           
  Slack (ns):                  3.100                                                                           
  Arrival (ns):                14.852                                                                          
  Required (ns):               17.952                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         8.948                                                                           
  Skew (ns):                   0.002                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_w[0]:ALn
  Delay (ns):                  8.531                                                                           
  Slack (ns):                  3.100                                                                           
  Arrival (ns):                14.852                                                                          
  Required (ns):               17.952                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         8.948                                                                           
  Skew (ns):                   0.002                                                                           


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To: CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:ALn
  data required time                             17.931    
  data arrival time                          -   14.837    
  slack                                          3.094     
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  4.091                        
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  4.430                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  4.598                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.710          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  5.308                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.372          cell: ADLIB:RGB
  5.680                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12:YL (r)
               +     0.641          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12_rgbl_net_1
  6.321                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK (r)
               +     0.102          cell: ADLIB:SLE
  6.423                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:Q (r)
               +     2.641          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int
  9.064                        CORERISCV_AXI4_0/debugBusReqFifo/rd_reset:B (r)
               +     0.088          cell: ADLIB:CFG2
  9.152                        CORERISCV_AXI4_0/debugBusReqFifo/rd_reset:Y (r)
               +     3.540          net: CORERISCV_AXI4_0/debugBusReqFifo/rd_reset
  12.692                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5:An (f)
               +     0.420          cell: ADLIB:GBM
  13.112                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5:YEn (f)
               +     0.692          net: CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_YWn_GEast
  13.804                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  14.176                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_RGB1_RGB0:YR (r)
               +     0.661          net: CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_RGB1_RGB0_rgbr_net_1
  14.837                       CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:ALn (r)
                                    
  14.837                       data arrival time
  ________________________________________________________
  Data required time calculation
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  16.139                       
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  16.478                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  16.646                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.710          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  17.356                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB32:An (f)
               +     0.372          cell: ADLIB:RGB
  17.728                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB32:YR (r)
               +     0.618          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB32_rgbr_net_1
  18.346                       CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  17.931                       CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:ALn
                                    
  17.931                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        TCK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn
  Delay (ns):                  8.383                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.383                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.683                                                                           

Path 2
  From:                        TRSTB
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn
  Delay (ns):                  8.383                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.383                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.683                                                                           

Path 3
  From:                        TCK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn
  Delay (ns):                  8.383                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.383                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.673                                                                           

Path 4
  From:                        TRSTB
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn
  Delay (ns):                  8.383                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.383                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.673                                                                           


Expanded Path 1
  From: TCK
  To: CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn
  data required time                             N/C       
  data arrival time                          -   8.383     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     0.046          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.046                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:URSTB (r)
               +     6.197          net: COREJTAGDEBUG_0/UJTAG_0_URSTB
  6.243                        COREJTAGDEBUG_0/genblk1.UJTAG_0_RNIFG38:An (f)
               +     0.420          cell: ADLIB:GBM
  6.663                        COREJTAGDEBUG_0/genblk1.UJTAG_0_RNIFG38:YEn (f)
               +     0.696          net: COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_YWn_GEast
  7.359                        COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1_RGB2:An (f)
               +     0.372          cell: ADLIB:RGB
  7.731                        COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1_RGB2:YR (r)
               +     0.652          net: COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1_RGB2_rgbr_net_1
  8.383                        CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn (r)
                                    
  8.383                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.968          Clock generation
  N/C                          
               +     0.329          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.163          cell: ADLIB:GBM
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.693          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB33:An (f)
               +     0.361          cell: ADLIB:RGB
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB33:YR (r)
               +     0.601          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB33_rgbr_net_1
  N/C                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  N/C                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

No Path 

END SET MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

No Path 

END SET MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

----------------------------------------------------

SET TCK to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

No Path 

END SET TCK to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

----------------------------------------------------

Clock Domain MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[11]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  2.259                                                                           
  Slack (ns):                  17.298                                                                          
  Arrival (ns):                11.534                                                                          
  Required (ns):               28.832                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         2.702                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[0]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[12]:D
  Delay (ns):                  2.377                                                                           
  Slack (ns):                  17.316                                                                          
  Arrival (ns):                11.623                                                                          
  Required (ns):               28.939                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         2.684                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  2.232                                                                           
  Slack (ns):                  17.340                                                                          
  Arrival (ns):                11.492                                                                          
  Required (ns):               28.832                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         2.660                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[1]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[12]:D
  Delay (ns):                  2.237                                                                           
  Slack (ns):                  17.428                                                                          
  Arrival (ns):                11.511                                                                          
  Required (ns):               28.939                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         2.572                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[12]:D
  Delay (ns):                  2.193                                                                           
  Slack (ns):                  17.472                                                                          
  Arrival (ns):                11.467                                                                          
  Required (ns):               28.939                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         2.528                                                                           


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[11]:CLK
  To: MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  data required time                             28.832    
  data arrival time                          -   11.534    
  slack                                          17.298    
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  1.042                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  1.221                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  7.104                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  7.524                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.697          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  8.221                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  8.593                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.682          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  9.275                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[11]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  9.377                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[11]:Q (r)
               +     0.749          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[11]
  10.126                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4_9:B (r)
               +     0.265          cell: ADLIB:CFG4
  10.391                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4_9:Y (f)
               +     0.260          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4_9
  10.651                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4:D (f)
               +     0.246          cell: ADLIB:CFG4
  10.897                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4:Y (f)
               +     0.637          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4
  11.534                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN (f)
                                    
  11.534                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  21.042                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  21.221                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  27.104                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  27.524                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.697          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  28.221                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  28.593                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.633          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  29.226                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:CLK (r)
               -     0.394          Library setup time: ADLIB:SLE
  28.832                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
                                    
  28.832                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn
  Delay (ns):                  6.797                                                                           
  Slack (ns):                  12.782                                                                          
  Arrival (ns):                16.043                                                                          
  Required (ns):               28.825                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.218                                                                           
  Skew (ns):                   0.006                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[6]:ALn
  Delay (ns):                  6.797                                                                           
  Slack (ns):                  12.782                                                                          
  Arrival (ns):                16.043                                                                          
  Required (ns):               28.825                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.218                                                                           
  Skew (ns):                   0.006                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[2]:ALn
  Delay (ns):                  6.797                                                                           
  Slack (ns):                  12.782                                                                          
  Arrival (ns):                16.043                                                                          
  Required (ns):               28.825                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.218                                                                           
  Skew (ns):                   0.006                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[4]:ALn
  Delay (ns):                  6.797                                                                           
  Slack (ns):                  12.782                                                                          
  Arrival (ns):                16.043                                                                          
  Required (ns):               28.825                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.218                                                                           
  Skew (ns):                   0.006                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[8]:ALn
  Delay (ns):                  6.797                                                                           
  Slack (ns):                  12.782                                                                          
  Arrival (ns):                16.043                                                                          
  Required (ns):               28.825                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.218                                                                           
  Skew (ns):                   0.006                                                                           


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn
  data required time                             28.825    
  data arrival time                          -   16.043    
  slack                                          12.782    
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  1.042                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  1.221                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  7.104                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  7.524                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.697          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  8.221                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  8.593                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.653          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  9.246                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK (r)
               +     0.102          cell: ADLIB:SLE
  9.348                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:Q (r)
               +     4.501          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_0
  13.849                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C:An (f)
               +     0.420          cell: ADLIB:GBM
  14.269                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C:YEn (f)
               +     0.704          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_YWn_GEast
  14.973                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  15.345                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_RGB1:YR (r)
               +     0.698          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_RGB1_YR
  16.043                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn (r)
                                    
  16.043                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  21.042                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  21.221                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  27.104                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  27.524                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.697          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  28.221                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  28.593                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.647          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  29.240                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  28.825                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn
                                    
  28.825                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN
  Delay (ns):                  3.254                                                                           
  Slack (ns):                  4.077                                                                           
  Arrival (ns):                3.254                                                                           
  Required (ns):               7.331                                                                           
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         -4.077                                                                          

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/state[0]:D
  Delay (ns):                  2.642                                                                           
  Slack (ns):                  4.785                                                                           
  Arrival (ns):                2.642                                                                           
  Required (ns):               7.427                                                                           
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         -4.785                                                                          

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[5]:EN
  Delay (ns):                  3.312                                                                           
  Slack (ns):                  20.047                                                                          
  Arrival (ns):                11.356                                                                          
  Required (ns):               31.403                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         8.100                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[12]:EN
  Delay (ns):                  3.311                                                                           
  Slack (ns):                  20.048                                                                          
  Arrival (ns):                11.355                                                                          
  Required (ns):               31.403                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         8.098                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[5]:D
  Delay (ns):                  3.133                                                                           
  Slack (ns):                  20.333                                                                          
  Arrival (ns):                11.177                                                                          
  Required (ns):               31.510                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         7.528                                                                           


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB
  To: MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN
  data required time                             7.331     
  data arrival time                          -   3.254     
  slack                                          4.077     
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB (r)
               +     0.365          cell: ADLIB:MSS_120_IP
  0.365                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:PER2_FABRIC_PENABLE (r)
               +     1.861          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE
  2.226                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/next_state4:A (r)
               +     0.168          cell: ADLIB:CFG2
  2.394                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/next_state4:Y (f)
               +     0.116          net: MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/next_state4
  2.510                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:C (f)
               +     0.102          cell: ADLIB:CFG4
  2.612                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:Y (f)
               +     0.642          net: MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0
  3.254                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN (f)
                                    
  3.254                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB (r)
               +     5.583          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB
  5.583                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6:An (f)
               +     0.420          cell: ADLIB:GBM
  6.003                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6:YEn (f)
               +     0.694          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_YWn_GEast
  6.697                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_RGB1_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  7.069                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_RGB1_RGB1:YR (r)
               +     0.656          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_RGB1_RGB1_rgbr_net_1
  7.725                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:CLK (r)
               -     0.394          Library setup time: ADLIB:SLE
  7.331                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN
                                    
  7.331                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB

No Path 

END SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain TCK

SET Register to Register

Path 1
  From:                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:CLK
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):                  4.292                                                                           
  Slack (ns):                  68.863                                                                          
  Arrival (ns):                14.145                                                                          
  Required (ns):               83.008                                                                          
  Setup (ns):                  0.322                                                                           
  Minimum Period (ns):         28.936                                                                          

Path 2
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg_ret[1]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:EN
  Delay (ns):                  3.821                                                                           
  Slack (ns):                  78.279                                                                          
  Arrival (ns):                16.154                                                                          
  Required (ns):               94.433                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         10.121                                                                          

Path 3
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/TDO_ret_1:CLK
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:D
  Delay (ns):                  2.156                                                                           
  Slack (ns):                  78.408                                                                          
  Arrival (ns):                14.468                                                                          
  Required (ns):               92.876                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         9.863                                                                           

Path 4
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg_ret[4]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:EN
  Delay (ns):                  3.633                                                                           
  Slack (ns):                  78.508                                                                          
  Arrival (ns):                15.925                                                                          
  Required (ns):               94.433                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         9.663                                                                           

Path 5
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg_ret[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:EN
  Delay (ns):                  3.590                                                                           
  Slack (ns):                  78.511                                                                          
  Arrival (ns):                15.922                                                                          
  Required (ns):               94.433                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         9.657                                                                           


Expanded Path 1
  From: COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:CLK
  To: COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                             83.008    
  data arrival time                          -   14.145    
  slack                                          68.863    
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     0.046          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.046                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     7.667          net: COREJTAGDEBUG_0/iUDRCK
  7.713                        COREJTAGDEBUG_0/genblk1.udrck_clkint:An (f)
               +     0.420          cell: ADLIB:GBM
  8.133                        COREJTAGDEBUG_0/genblk1.udrck_clkint:YEn (f)
               +     0.699          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_YWn_GEast
  8.832                        COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  9.204                        COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1:YR (r)
               +     0.649          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_YR
  9.853                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:CLK (r)
               +     0.127          cell: ADLIB:SLE
  9.980                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:Q (f)
               +     3.868          net: COREJTAGDEBUG_0/UTDO_INT
  13.848                       COREJTAGDEBUG_0/genblk1.UJTAG_0/IP_INTERFACE_0:A (f)
               +     0.234          cell: ADLIB:IP_INTERFACE
  14.082                       COREJTAGDEBUG_0/genblk1.UJTAG_0/IP_INTERFACE_0:IPA (f)
               +     0.063          net: COREJTAGDEBUG_0/genblk1_UJTAG_0/UTDO_net
  14.145                       COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  14.145                       data arrival time
  ________________________________________________________
  Data required time calculation
  83.330                       TCK
               +     0.000          Clock source
  83.330                       TCK (f)
               +     0.000          net: TCK
  83.330                       COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -     0.322          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  83.008                       COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO
                                    
  83.008                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D
  Delay (ns):                  10.056                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                10.056                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.298                                                                           
  External Setup (ns):         0.808                                                                           

Path 2
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[0]:D
  Delay (ns):                  9.682                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                9.682                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.299                                                                           
  External Setup (ns):         0.424                                                                           

Path 3
  From:                        TDI
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI
  Delay (ns):                  0.000                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.000                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.321                                                                           
  External Setup (ns):         0.321                                                                           

Path 4
  From:                        TMS
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TMS
  Delay (ns):                  0.000                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.000                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.321                                                                           
  External Setup (ns):         0.321                                                                           

Path 5
  From:                        TDI
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D
  Delay (ns):                  9.150                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                9.150                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.298                                                                           
  External Setup (ns):         -0.098                                                                          


Expanded Path 1
  From: TRSTB
  To: COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D
  data required time                             N/C       
  data arrival time                          -   10.056    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TRSTB (r)
               +     0.000          net: TRSTB
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB (r)
               +     0.046          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.046                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UIREG[7] (r)
               +     1.267          net: COREJTAGDEBUG_0/UIREG_OUT[7]
  1.313                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state6_4:A (r)
               +     0.265          cell: ADLIB:CFG3
  1.578                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state6_4:Y (f)
               +     0.746          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/state6_4
  2.324                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state6:D (f)
               +     0.246          cell: ADLIB:CFG4
  2.570                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state6:Y (f)
               +     4.972          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/N_244
  7.542                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0_o3_0_RNIOG151[0]:A (f)
               +     0.193          cell: ADLIB:CFG4
  7.735                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0_o3_0_RNIOG151[0]:Y (f)
               +     0.531          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/N_226_i_0
  8.266                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1_RNO[2]:C (f)
               +     0.102          cell: ADLIB:CFG4
  8.368                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1_RNO[2]:Y (f)
               +     0.241          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/un1_state_1_sqmuxa_2_s2_0_1
  8.609                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1[2]:C (f)
               +     0.366          cell: ADLIB:CFG4
  8.975                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1[2]:Y (f)
               +     0.733          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/state_20_1_iv_1[2]
  9.708                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i[2]:C (f)
               +     0.261          cell: ADLIB:CFG4
  9.969                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i[2]:Y (r)
               +     0.087          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/state_20_1_iv_i[2]
  10.056                       COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D (r)
                                    
  10.056                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     0.045          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     7.437          net: COREJTAGDEBUG_0/iUDRCK
  N/C                          COREJTAGDEBUG_0/genblk1.udrck_clkint:An (f)
               +     0.407          cell: ADLIB:GBM
  N/C                          COREJTAGDEBUG_0/genblk1.udrck_clkint:YEn (f)
               +     0.678          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_YWn_GEast
  N/C                          COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB1:An (f)
               +     0.361          cell: ADLIB:RGB
  N/C                          COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB1:YR (r)
               +     0.618          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB1_rgbr_net_1
  N/C                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:CLK (r)
               -     0.298          Library setup time: ADLIB:SLE
  N/C                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB
  Delay (ns):                  0.000                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.000                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.321                                                                           
  External Recovery (ns):      0.321                                                                           

Path 2
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tckgo:ALn
  Delay (ns):                  8.422                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.422                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.417                                                                           
  External Recovery (ns):      -0.718                                                                          

Path 3
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[0]:ALn
  Delay (ns):                  8.422                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.422                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.417                                                                           
  External Recovery (ns):      -0.718                                                                          

Path 4
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:ALn
  Delay (ns):                  8.422                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.422                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.417                                                                           
  External Recovery (ns):      -0.724                                                                          

Path 5
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_ret_3:ALn
  Delay (ns):                  8.416                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.416                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      -0.732                                                                          


Expanded Path 1
  From: TRSTB
  To: COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB
  data required time                             N/C       
  data arrival time                          -   0.000     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TRSTB (r)
               +     0.000          net: TRSTB
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB (r)
                                    
  0.000                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               -     0.321          Library recovery time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to TCK

No Path 

END SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to TCK

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                        TCK
  To:                          TDO
  Delay (ns):                  0.047                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.047                                                                           
  Required (ns):                                                                                               


Expanded Path 1
  From: TCK
  To: TDO
  data required time                             N/C       
  data arrival time                          -   0.047     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK (f)
               +     0.000          net: TCK
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               +     0.047          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.047                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDO (f)
               +     0.000          net: TDO
  0.047                        TDO (f)
                                    
  0.047                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK (f)
                                    
  N/C                          TDO (f)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

