// Seed: 1998011221
module module_0;
  wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1
    , id_13,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output wor id_6,
    input tri id_7,
    output wor id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri id_11
);
  assign id_8 = 1'b0;
  module_0 modCall_1 ();
  logic id_14;
  ;
  wire id_15;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_3 = id_1;
  always_comb assign id_1 = -1;
  module_0 modCall_1 ();
  assign id_3 = id_4;
endmodule
