
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119498                       # Number of seconds simulated
sim_ticks                                119498419838                       # Number of ticks simulated
final_tick                               1177357241151                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  49812                       # Simulator instruction rate (inst/s)
host_op_rate                                    64093                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1377282                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924508                       # Number of bytes of host memory used
host_seconds                                 86763.94                       # Real time elapsed on the host
sim_insts                                  4321861948                       # Number of instructions simulated
sim_ops                                    5560999626                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2117120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1755264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2301824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       740096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6921088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1790592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1790592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16540                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13713                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17983                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5782                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 54071                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13989                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13989                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17716720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14688596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19262380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        17138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6193354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57917820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10711                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14996                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13925                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        17138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56771                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14984232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14984232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14984232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17716720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14688596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19262380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        17138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6193354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               72902052                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143455487                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177255                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19087043                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932324                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9392728                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673194                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438190                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87782                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104480235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128028160                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177255                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111384                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188831                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6259637                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5085211                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104345                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141049769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.105657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.547321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113860938     80.72%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783539      1.97%     82.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363010      1.68%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380488      1.69%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271092      1.61%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124118      0.80%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779142      0.55%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977712      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13509730      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141049769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161564                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.892459                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103308417                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6501650                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26840725                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109930                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4289038                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731318                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6455                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154424821                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51085                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4289038                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103823647                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3942647                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1396459                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26424728                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1173242                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152980681                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1768                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402640                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        20905                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214040844                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713040776                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713040776                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45781619                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33663                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3806504                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309129                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1700809                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149128601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33661                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139194696                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108014                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25182905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57125495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1617                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141049769                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986848                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583835                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83668019     59.32%     59.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23726518     16.82%     76.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958712      8.48%     84.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807846      5.54%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904144      4.89%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2707298      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3062096      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119514      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95622      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141049769                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976827     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156870     12.01%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172624     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114961978     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012274      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360936     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843486      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139194696                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.970299                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306321                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009385                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420853496                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174345838                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135080116                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140501017                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200628                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972128                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1070                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158001                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4289038                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3259341                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       252134                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149162262                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1158962                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184257                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17639                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13112                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234121                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136821656                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111942                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373040                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953894                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19292421                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841952                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.953757                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135086407                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135080116                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81517021                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221148807                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.941617                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368607                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26748165                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957160                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136760731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895154                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711454                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87663083     64.10%     64.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22501447     16.45%     80.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811255      7.91%     88.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818720      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767303      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1534457      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1560592      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094242      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3009632      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136760731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3009632                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282921180                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302629445                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2405718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.434555                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.434555                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.697080                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.697080                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618284565                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186399700                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145799716                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143455487                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21252087                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18626298                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1654961                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10543632                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10264120                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1478613                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51978                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112102520                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118148890                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21252087                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11742733                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24034818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5414504                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1876664                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12776767                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1043925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141763860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117729042     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1208770      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2215606      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1853039      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3406751      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3683368      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          800883      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629379      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10237022      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141763860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148144                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.823593                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111216073                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2945209                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23834151                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23504                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3744922                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2280196                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4942                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133315495                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3744922                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111662198                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1398190                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       744809                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23400070                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       813670                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132385154                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84004                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       495824                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175786761                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600656622                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600656622                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141842633                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33944119                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18883                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9448                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2560454                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22063890                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4276370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77657                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       950323                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130851097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122945061                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98399                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21693829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46527890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141763860                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478209                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90592219     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20840492     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10461702      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6864715      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7155338      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3700412      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1658094      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       412060      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78828      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141763860                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         307114     59.89%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128929     25.14%     85.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76773     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97030426     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1028792      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9435      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20631202     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4245206      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122945061                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857026                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             512816                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004171                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388265197                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152564117                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120166760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123457877                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228358                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3991766                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132452                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3744922                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         917635                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49450                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130869979                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22063890                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4276370                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9448                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32452                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       799680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       983851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1783531                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121625994                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20312565                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1319067                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24557567                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18736173                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4245002                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.847831                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120274431                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120166760                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69406029                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164713051                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.837659                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421375                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95317569                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108260969                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22609909                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18868                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1659478                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138018938                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784392                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660543                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97817719     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15595563     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11278637      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2520498      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2869826      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018847      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4256404      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856877      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1804567      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138018938                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95317569                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108260969                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22216039                       # Number of memory references committed
system.switch_cpus1.commit.loads             18072121                       # Number of loads committed
system.switch_cpus1.commit.membars               9434                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16954956                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94500984                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1462115                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1804567                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267085249                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265486765                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1691627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95317569                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108260969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95317569                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.505027                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.505027                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.664440                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.664440                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562738258                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157834604                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139886440                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18868                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143455487                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23833367                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19313421                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2066035                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9589900                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9143701                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2548629                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91669                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103920097                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131186430                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23833367                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11692330                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28663330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6716476                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3007396                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12129322                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1669516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140195143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.142767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.556908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111531813     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2696631      1.92%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2052719      1.46%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5044934      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1138227      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1630562      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1229443      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          775439      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14095375     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140195143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166138                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.914475                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102704776                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4593264                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28223026                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       112780                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4561288                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4114032                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        43041                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158291961                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        83061                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4561288                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103574137                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1278164                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1851317                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27456696                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1473533                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156664493                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        17363                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        271978                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       612192                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       151401                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    220073700                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729683560                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729683560                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173622018                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46451682                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38473                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21656                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5059995                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15138380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7379148                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       124521                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1643946                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153885120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38461                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142877042                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       192998                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28176374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61155227                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4825                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140195143                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019130                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565686                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80375042     57.33%     57.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25118973     17.92%     75.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11747222      8.38%     83.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8619805      6.15%     89.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7665265      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3039439      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3010767      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       467687      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150943      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140195143                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574400     68.53%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118882     14.18%     82.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144865     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119918859     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2146953      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16817      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13488627      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7305786      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142877042                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.995968                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             838147                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005866                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426980372                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182100385                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139282156                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143715189                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       350221                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3711924                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1062                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       232995                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4561288                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         800490                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92932                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153923581                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15138380                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7379148                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21643                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1122173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2302816                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140302832                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12960754                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2574210                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20264696                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19927049                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7303942                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.978023                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139464747                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139282156                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83542161                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231485330                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.970909                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360896                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101713840                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124914194                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29010847                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2068850                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135633855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693761                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84400050     62.23%     62.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23971230     17.67%     79.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10563612      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5534280      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4411590      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1585231      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1347840      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1006831      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2813191      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135633855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101713840                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124914194                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18572609                       # Number of memory references committed
system.switch_cpus2.commit.loads             11426456                       # Number of loads committed
system.switch_cpus2.commit.membars              16818                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17947761                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112552166                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2543014                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2813191                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286745705                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312411590                       # The number of ROB writes
system.switch_cpus2.timesIdled                  70125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3260344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101713840                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124914194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101713840                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410383                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410383                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709027                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709027                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632627367                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193997435                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148044723                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33636                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143455487                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24134883                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19771506                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2045042                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9885465                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9540797                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2469262                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94094                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107115105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129545611                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24134883                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12010059                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28061634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6111908                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3704838                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12531006                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1597872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142930815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.108716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.533440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114869181     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2266386      1.59%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3845837      2.69%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2237839      1.57%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1752900      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1539132      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          945203      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2375121      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13099216      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142930815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168240                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.903037                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106436592                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4902938                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27469932                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72388                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4048959                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3957579                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     156107859                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4048959                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106974314                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         610386                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3373579                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26987161                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       936411                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     155052072                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         95504                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       540164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    218946776                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    721341706                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    721341706                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175397386                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43549376                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34897                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17474                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2720341                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14375773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7365944                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71307                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1666270                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149966438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34898                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140838758                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        88510                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22235330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49214313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142930815                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.985363                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.546767                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85456614     59.79%     59.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22067186     15.44%     75.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11875045      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8825953      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8599049      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3181828      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2419766      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       323301      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       182073      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142930815                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         125402     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        166917     37.33%     65.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       154840     34.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118875506     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1906111      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17423      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12699265      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7340453      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140838758                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.981759                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             447159                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    425143996                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    172236907                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137833231                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141285917                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       287504                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2978726                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       118511                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4048959                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         408280                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54657                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150001336                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       780146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14375773                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7365944                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17474                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1177472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1085365                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2262837                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138642245                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12381456                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2196509                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19721713                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19623064                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7340257                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.966448                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137833291                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137833231                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81486996                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        225707627                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.960808                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361029                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101980608                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125705382                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24296226                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2062237                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138881856                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.905125                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.713922                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88044481     63.40%     63.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24498283     17.64%     81.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9581392      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5042858      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4291583      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2067433      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       965077      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1504210      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2886539      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138881856                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101980608                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125705382                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18644474                       # Number of memory references committed
system.switch_cpus3.commit.loads             11397041                       # Number of loads committed
system.switch_cpus3.commit.membars              17424                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18238438                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113167227                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2599923                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2886539                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           285996925                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          304053837                       # The number of ROB writes
system.switch_cpus3.timesIdled                  23956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 524672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101980608                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125705382                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101980608                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.406694                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.406694                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.710887                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.710887                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       623484162                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192453296                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145788312                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34848                       # number of misc regfile writes
system.l2.replacements                          54074                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1416651                       # Total number of references to valid blocks.
system.l2.sampled_refs                          86842                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.312971                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           368.283788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.106012                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6201.687893                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.549047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5011.550112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.723063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5133.783293                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.218141                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2135.626894                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4566.659974                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3570.739492                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3683.203291                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2069.869001                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000156                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.189260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.152940                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.156671                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.065174                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.139363                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.108970                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.112402                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.063167                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80943                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        56601                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        27802                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  198726                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54264                       # number of Writeback hits
system.l2.Writeback_hits::total                 54264                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        56601                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        27802                       # number of demand (read+write) hits
system.l2.demand_hits::total                   198726                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80943                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33380                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        56601                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        27802                       # number of overall hits
system.l2.overall_hits::total                  198726                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16540                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13713                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17983                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5782                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 54071                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13713                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17983                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5782                       # number of demand (read+write) misses
system.l2.demand_misses::total                  54071                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16540                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13713                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17983                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5782                       # number of overall misses
system.l2.overall_misses::total                 54071                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1812094                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3390478614                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2335203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2729873098                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2187747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3530312111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2685635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1215296014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10874980516                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1812094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3390478614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2335203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2729873098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2187747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3530312111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2685635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1215296014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10874980516                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1812094                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3390478614                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2335203                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2729873098                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2187747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3530312111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2685635                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1215296014                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10874980516                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47093                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        74584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              252797                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54264                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54264                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47093                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        74584                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33584                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               252797                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47093                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        74584                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33584                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              252797                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.169671                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.291190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.241111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.172165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.213891                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.169671                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.291190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.241111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.172165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213891                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.169671                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.291190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.241111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.172165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213891                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 181209.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 204986.615115                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 166800.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199071.909721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 168288.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 196313.858144                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 167852.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 210186.097198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 201124.087145                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 181209.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 204986.615115                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 166800.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199071.909721                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 168288.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 196313.858144                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 167852.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 210186.097198                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201124.087145                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 181209.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 204986.615115                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 166800.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199071.909721                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 168288.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 196313.858144                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 167852.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 210186.097198                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201124.087145                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13989                       # number of writebacks
system.l2.writebacks::total                     13989                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16540                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13713                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17983                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5782                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            54071                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        17983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             54071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        17983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            54071                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1229687                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2427526708                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1520942                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1930901151                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1428896                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2482563570                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1754743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    878535183                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7725460880                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1229687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2427526708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1520942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1930901151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1428896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2482563570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1754743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    878535183                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7725460880                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1229687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2427526708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1520942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1930901151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1428896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2482563570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1754743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    878535183                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7725460880                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169671                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.291190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.172165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.213891                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.169671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.291190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.241111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.172165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.169671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.291190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.241111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.172165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213891                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 122968.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146767.031923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108638.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140808.076351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109915.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 138050.579436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 109671.437500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151943.130924                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142876.234580                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 122968.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146767.031923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 108638.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140808.076351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 109915.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 138050.579436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 109671.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 151943.130924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142876.234580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 122968.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146767.031923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 108638.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140808.076351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 109915.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 138050.579436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 109671.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 151943.130924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142876.234580                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.933638                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012111996                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840203.629091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.933638                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015919                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881304                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104335                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104335                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104335                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104335                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104335                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104335                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2000094                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2000094                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2000094                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2000094                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2000094                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2000094                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104345                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104345                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104345                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104345                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104345                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104345                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200009.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200009.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200009.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200009.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200009.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200009.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1895294                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1895294                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1895294                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1895294                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1895294                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1895294                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 189529.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 189529.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 189529.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 189529.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 189529.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 189529.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97483                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228752                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97739                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1956.524540                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489295                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510705                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10964232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10964232                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17241                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17241                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18673667                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18673667                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18673667                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18673667                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402569                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402569                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402659                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402659                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402659                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402659                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  40052415583                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40052415583                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9448962                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9448962                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  40061864545                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40061864545                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  40061864545                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40061864545                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366801                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366801                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076326                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076326                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076326                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076326                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035416                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021108                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021108                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021108                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021108                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99492.051258                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99492.051258                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 104988.466667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104988.466667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99493.279785                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99493.279785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99493.279785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99493.279785                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17732                       # number of writebacks
system.cpu0.dcache.writebacks::total            17732                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305086                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305086                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305176                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305176                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305176                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305176                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97483                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97483                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97483                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97483                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97483                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97483                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8932083818                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8932083818                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8932083818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8932083818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8932083818                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8932083818                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008576                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008576                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91627.092088                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91627.092088                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91627.092088                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91627.092088                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91627.092088                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91627.092088                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995014                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924242741                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708396.933457                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995014                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12776751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12776751                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12776751                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12776751                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12776751                       # number of overall hits
system.cpu1.icache.overall_hits::total       12776751                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2807574                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2807574                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2807574                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2807574                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2807574                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2807574                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12776767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12776767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12776767                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12776767                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12776767                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12776767                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 175473.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 175473.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 175473.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 175473.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 175473.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 175473.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2472003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2472003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2472003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2472003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2472003                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2472003                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176571.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 176571.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 176571.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 176571.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 176571.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 176571.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47093                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227495783                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47349                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4804.658662                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.302960                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.697040                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825402                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174598                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18382660                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18382660                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4125035                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4125035                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9450                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9450                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9434                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9434                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22507695                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22507695                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22507695                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22507695                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176499                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176499                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176499                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176499                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176499                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176499                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21419254063                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21419254063                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21419254063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21419254063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21419254063                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21419254063                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18559159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18559159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4125035                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4125035                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22684194                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22684194                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22684194                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22684194                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009510                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007781                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007781                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007781                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007781                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121356.234670                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121356.234670                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121356.234670                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121356.234670                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121356.234670                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121356.234670                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9364                       # number of writebacks
system.cpu1.dcache.writebacks::total             9364                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       129406                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       129406                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       129406                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129406                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       129406                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129406                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47093                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47093                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47093                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47093                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5036034887                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5036034887                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5036034887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5036034887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5036034887                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5036034887                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106938.077570                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106938.077570                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106938.077570                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106938.077570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106938.077570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106938.077570                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996233                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017210060                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050826.733871                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996233                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12129305                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12129305                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12129305                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12129305                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12129305                       # number of overall hits
system.cpu2.icache.overall_hits::total       12129305                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2933429                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2933429                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2933429                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2933429                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2933429                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2933429                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12129322                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12129322                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12129322                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12129322                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12129322                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12129322                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 172554.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 172554.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 172554.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 172554.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 172554.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 172554.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2296910                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2296910                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2296910                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2296910                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2296910                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2296910                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176685.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 176685.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 176685.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 176685.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 176685.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 176685.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74584                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180642012                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74840                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2413.709407                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.748259                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.251741                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901360                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098640                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9757795                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9757795                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7112518                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7112518                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21321                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21321                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16818                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16818                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16870313                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16870313                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16870313                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16870313                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       179527                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       179527                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       179527                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        179527                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       179527                       # number of overall misses
system.cpu2.dcache.overall_misses::total       179527                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19958720882                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19958720882                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19958720882                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19958720882                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19958720882                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19958720882                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9937322                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9937322                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7112518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7112518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16818                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16818                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17049840                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17049840                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17049840                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17049840                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018066                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018066                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010530                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010530                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010530                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010530                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111173.923042                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111173.923042                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111173.923042                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111173.923042                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111173.923042                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111173.923042                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19197                       # number of writebacks
system.cpu2.dcache.writebacks::total            19197                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       104943                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       104943                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       104943                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       104943                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       104943                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       104943                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74584                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74584                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74584                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74584                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74584                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74584                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7404335537                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7404335537                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7404335537                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7404335537                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7404335537                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7404335537                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007505                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007505                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004374                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004374                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004374                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004374                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99275.119825                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99275.119825                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99275.119825                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99275.119825                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99275.119825                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99275.119825                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.014633                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018881554                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205371.329004                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.014633                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024062                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738806                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12530989                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12530989                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12530989                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12530989                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12530989                       # number of overall hits
system.cpu3.icache.overall_hits::total       12530989                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3086265                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3086265                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3086265                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3086265                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3086265                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3086265                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12531006                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12531006                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12531006                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12531006                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12531006                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12531006                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       181545                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       181545                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       181545                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       181545                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       181545                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       181545                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2835801                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2835801                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2835801                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2835801                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2835801                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2835801                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 177237.562500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 177237.562500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 177237.562500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 177237.562500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 177237.562500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 177237.562500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33584                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163621635                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33840                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4835.154699                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.021253                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.978747                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902427                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097573                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9233474                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9233474                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7212586                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7212586                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17449                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17449                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17424                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17424                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16446060                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16446060                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16446060                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16446060                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        85842                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        85842                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        85842                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         85842                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        85842                       # number of overall misses
system.cpu3.dcache.overall_misses::total        85842                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8477450219                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8477450219                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8477450219                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8477450219                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8477450219                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8477450219                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9319316                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9319316                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7212586                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7212586                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17424                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17424                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16531902                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16531902                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16531902                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16531902                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009211                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005193                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005193                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005193                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005193                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 98756.438795                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98756.438795                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 98756.438795                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98756.438795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 98756.438795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98756.438795                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7971                       # number of writebacks
system.cpu3.dcache.writebacks::total             7971                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52258                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52258                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52258                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52258                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52258                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52258                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33584                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33584                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33584                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33584                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33584                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33584                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3087192745                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3087192745                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3087192745                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3087192745                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3087192745                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3087192745                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91924.510035                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91924.510035                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91924.510035                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91924.510035                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91924.510035                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91924.510035                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
