// Seed: 3113116295
module module_0 ();
  uwire id_2;
  assign id_2 = 1 * 1 - {1{id_2}};
  module_2();
endmodule
module module_1;
  wire  id_1;
  module_0();
  uwire id_4 = 1;
endmodule
module module_2 ();
  wire id_2;
endmodule
module module_3;
  wire id_1, id_2;
  module_2();
endmodule
module module_4 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri id_3,
    output wor id_4,
    input wand id_5,
    input tri id_6,
    output supply1 id_7,
    input tri id_8,
    input uwire id_9,
    input supply1 id_10
    , id_12
);
  assign id_7 = id_2(1, id_2 - id_0);
  module_2();
endmodule
