   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"SYSTM001.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB96:
  26              		.file 1 "D:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1456 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
1457:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
  39              		.loc 1 1457 0
  40 0004 4FF46D43 		mov	r3, #60672
  41 0008 CEF20003 		movt	r3, 57344
  42 000c DB68     		ldr	r3, [r3, #12]
  43 000e 03F4E063 		and	r3, r3, #1792
  44 0012 4FEA1323 		lsr	r3, r3, #8
1458:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  45              		.loc 1 1458 0
  46 0016 1846     		mov	r0, r3
  47 0018 BD46     		mov	sp, r7
  48 001a 80BC     		pop	{r7}
  49 001c 7047     		bx	lr
  50              		.cfi_endproc
  51              	.LFE96:
  53 001e 00BF     		.section	.text.NVIC_SetPriority,"ax",%progbits
  54              		.align	2
  55              		.thumb
  56              		.thumb_func
  58              	NVIC_SetPriority:
  59              	.LFB103:
1459:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1469:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1471:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1472:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1473:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1474:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1475:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1476:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1478:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1480:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1482:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1483:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1484:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1485:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1486:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1487:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1488:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     for the specified interrupt.
1490:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1491:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1493:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1495:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1496:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1498:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1500:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1501:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1502:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1503:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1504:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1506:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1508:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1510:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1512:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1513:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1514:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1516:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1518:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1520:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1522:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1523:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1524:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1525:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1526:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Active Interrupt
1527:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1528:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1529:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1530:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1531:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1532:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1533:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is active.
1534:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1535:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1536:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1537:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1538:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1539:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1540:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1541:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1542:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1543:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the priority of an interrupt.
1544:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1545:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1546:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1547:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1548:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1549:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1550:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1551:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  60              		.loc 1 1551 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 8
  63              		@ frame_needed = 1, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65 0000 80B4     		push	{r7}
  66              	.LCFI2:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 7, -4
  69 0002 83B0     		sub	sp, sp, #12
  70              	.LCFI3:
  71              		.cfi_def_cfa_offset 16
  72 0004 00AF     		add	r7, sp, #0
  73              	.LCFI4:
  74              		.cfi_def_cfa_register 7
  75 0006 0346     		mov	r3, r0
  76 0008 3960     		str	r1, [r7, #0]
  77 000a FB71     		strb	r3, [r7, #7]
1552:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
  78              		.loc 1 1552 0
  79 000c 97F90730 		ldrsb	r3, [r7, #7]
  80 0010 002B     		cmp	r3, #0
  81 0012 10DA     		bge	.L4
1553:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  82              		.loc 1 1553 0
  83 0014 4FF46D43 		mov	r3, #60672
  84 0018 CEF20003 		movt	r3, 57344
  85 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  86 001e 02F00F02 		and	r2, r2, #15
  87 0022 A2F10401 		sub	r1, r2, #4
  88 0026 3A68     		ldr	r2, [r7, #0]
  89 0028 D2B2     		uxtb	r2, r2
  90 002a 4FEA8202 		lsl	r2, r2, #2
  91 002e D2B2     		uxtb	r2, r2
  92 0030 5B18     		adds	r3, r3, r1
  93 0032 1A76     		strb	r2, [r3, #24]
  94 0034 0DE0     		b	.L3
  95              	.L4:
1554:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1555:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
  96              		.loc 1 1555 0
  97 0036 4FF46143 		mov	r3, #57600
  98 003a CEF20003 		movt	r3, 57344
  99 003e 97F90710 		ldrsb	r1, [r7, #7]
 100 0042 3A68     		ldr	r2, [r7, #0]
 101 0044 D2B2     		uxtb	r2, r2
 102 0046 4FEA8202 		lsl	r2, r2, #2
 103 004a D2B2     		uxtb	r2, r2
 104 004c 5B18     		adds	r3, r3, r1
 105 004e 83F80023 		strb	r2, [r3, #768]
 106              	.L3:
1556:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 107              		.loc 1 1556 0
 108 0052 07F10C07 		add	r7, r7, #12
 109 0056 BD46     		mov	sp, r7
 110 0058 80BC     		pop	{r7}
 111 005a 7047     		bx	lr
 112              		.cfi_endproc
 113              	.LFE103:
 115              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 116              		.align	2
 117              		.thumb
 118              		.thumb_func
 120              	NVIC_EncodePriority:
 121              	.LFB105:
1557:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1558:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1559:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1560:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1561:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1562:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1563:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1564:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1565:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1566:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1567:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1568:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                         priority bits of the microcontroller.
1569:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1570:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1571:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1572:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1573:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
1574:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1575:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1576:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1577:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1578:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1579:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1580:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Encode Priority
1581:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1582:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1583:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1584:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1585:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1586:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1587:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1588:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1589:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1590:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1591:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1592:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1593:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 122              		.loc 1 1593 0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 32
 125              		@ frame_needed = 1, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127 0000 80B4     		push	{r7}
 128              	.LCFI5:
 129              		.cfi_def_cfa_offset 4
 130              		.cfi_offset 7, -4
 131 0002 89B0     		sub	sp, sp, #36
 132              	.LCFI6:
 133              		.cfi_def_cfa_offset 40
 134 0004 00AF     		add	r7, sp, #0
 135              	.LCFI7:
 136              		.cfi_def_cfa_register 7
 137 0006 F860     		str	r0, [r7, #12]
 138 0008 B960     		str	r1, [r7, #8]
 139 000a 7A60     		str	r2, [r7, #4]
1594:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
 140              		.loc 1 1594 0
 141 000c FB68     		ldr	r3, [r7, #12]
 142 000e 03F00703 		and	r3, r3, #7
 143 0012 FB61     		str	r3, [r7, #28]
1595:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1596:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1597:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1598:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
 144              		.loc 1 1598 0
 145 0014 FB69     		ldr	r3, [r7, #28]
 146 0016 C3F10703 		rsb	r3, r3, #7
 147 001a 062B     		cmp	r3, #6
 148 001c 28BF     		it	cs
 149 001e 0623     		movcs	r3, #6
 150 0020 BB61     		str	r3, [r7, #24]
1599:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 151              		.loc 1 1599 0
 152 0022 FB69     		ldr	r3, [r7, #28]
 153 0024 03F10603 		add	r3, r3, #6
 154 0028 062B     		cmp	r3, #6
 155 002a 03D9     		bls	.L7
 156              		.loc 1 1599 0 is_stmt 0 discriminator 1
 157 002c FB69     		ldr	r3, [r7, #28]
 158 002e 03F1FF33 		add	r3, r3, #-1
 159 0032 01E0     		b	.L8
 160              	.L7:
 161              		.loc 1 1599 0 discriminator 2
 162 0034 4FF00003 		mov	r3, #0
 163              	.L8:
 164              		.loc 1 1599 0 discriminator 3
 165 0038 7B61     		str	r3, [r7, #20]
1600:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1601:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
1602:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 166              		.loc 1 1602 0 is_stmt 1 discriminator 3
 167 003a BB69     		ldr	r3, [r7, #24]
 168 003c 4FF00102 		mov	r2, #1
 169 0040 02FA03F3 		lsl	r3, r2, r3
 170 0044 03F1FF33 		add	r3, r3, #-1
 171 0048 1A46     		mov	r2, r3
 172 004a BB68     		ldr	r3, [r7, #8]
 173 004c 1A40     		ands	r2, r2, r3
 174 004e 7B69     		ldr	r3, [r7, #20]
 175 0050 02FA03F2 		lsl	r2, r2, r3
1603:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 176              		.loc 1 1603 0 discriminator 3
 177 0054 7B69     		ldr	r3, [r7, #20]
 178 0056 4FF00101 		mov	r1, #1
 179 005a 01FA03F3 		lsl	r3, r1, r3
 180 005e 03F1FF33 		add	r3, r3, #-1
 181 0062 1946     		mov	r1, r3
 182 0064 7B68     		ldr	r3, [r7, #4]
 183 0066 0B40     		ands	r3, r3, r1
1601:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
 184              		.loc 1 1601 0 discriminator 3
 185 0068 1343     		orrs	r3, r3, r2
1604:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****          );
1605:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 186              		.loc 1 1605 0 discriminator 3
 187 006a 1846     		mov	r0, r3
 188 006c 07F12407 		add	r7, r7, #36
 189 0070 BD46     		mov	sp, r7
 190 0072 80BC     		pop	{r7}
 191 0074 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE105:
 195 0076 00BF     		.section	.text.SysTick_Config,"ax",%progbits
 196              		.align	2
 197              		.thumb
 198              		.thumb_func
 200              	SysTick_Config:
 201              	.LFB108:
1606:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1607:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1608:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Decode Priority
1609:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1610:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function decodes an interrupt priority value with a given priority group to
1611:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value and subpriority value.
1612:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1613:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1614:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1615:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1616:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1617:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1618:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1619:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1620:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1621:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1622:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1623:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1624:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1625:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1626:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1627:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1628:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1629:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1630:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1631:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1632:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1633:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1634:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  System Reset
1635:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1636:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function initiates a system reset request to reset the MCU.
1637:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1638:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1639:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1640:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1641:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                                                   buffered write are completed befo
1642:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1643:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1644:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1645:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1646:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   while(1);                                                    /* wait until reset */
1647:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1648:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1649:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1650:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1651:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1652:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1653:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
1654:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1655:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1656:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that configure the System.
1657:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1658:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1659:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1660:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1661:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1662:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  System Tick Configuration
1663:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1664:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1665:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     Counter is in free running mode to generate periodic interrupts.
1666:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1667:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1668:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1669:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return          0  Function succeeded.
1670:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return          1  Function failed.
1671:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1672:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1673:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1674:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     must contain a vendor-specific implementation of this function.
1675:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1676:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1677:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1678:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 202              		.loc 1 1678 0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 8
 205              		@ frame_needed = 1, uses_anonymous_args = 0
 206 0000 80B5     		push	{r7, lr}
 207              	.LCFI8:
 208              		.cfi_def_cfa_offset 8
 209              		.cfi_offset 7, -8
 210              		.cfi_offset 14, -4
 211 0002 82B0     		sub	sp, sp, #8
 212              	.LCFI9:
 213              		.cfi_def_cfa_offset 16
 214 0004 00AF     		add	r7, sp, #0
 215              	.LCFI10:
 216              		.cfi_def_cfa_register 7
 217 0006 7860     		str	r0, [r7, #4]
1679:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 218              		.loc 1 1679 0
 219 0008 7B68     		ldr	r3, [r7, #4]
 220 000a 03F1FF32 		add	r2, r3, #-1
 221 000e 6FF07F43 		mvn	r3, #-16777216
 222 0012 9A42     		cmp	r2, r3
 223 0014 02D9     		bls	.L11
 224              		.loc 1 1679 0 is_stmt 0 discriminator 1
 225 0016 4FF00103 		mov	r3, #1
 226 001a 1DE0     		b	.L12
 227              	.L11:
1680:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1681:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 228              		.loc 1 1681 0 is_stmt 1
 229 001c 4EF21003 		movw	r3, #57360
 230 0020 CEF20003 		movt	r3, 57344
 231 0024 7A68     		ldr	r2, [r7, #4]
 232 0026 02F1FF32 		add	r2, r2, #-1
 233 002a 5A60     		str	r2, [r3, #4]
1682:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrup
 234              		.loc 1 1682 0
 235 002c 4FF0FF30 		mov	r0, #-1
 236 0030 4FF03F01 		mov	r1, #63
 237 0034 FFF7FEFF 		bl	NVIC_SetPriority
1683:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 238              		.loc 1 1683 0
 239 0038 4EF21003 		movw	r3, #57360
 240 003c CEF20003 		movt	r3, 57344
 241 0040 4FF00002 		mov	r2, #0
 242 0044 9A60     		str	r2, [r3, #8]
1684:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 243              		.loc 1 1684 0
 244 0046 4EF21003 		movw	r3, #57360
 245 004a CEF20003 		movt	r3, 57344
 246 004e 4FF00702 		mov	r2, #7
 247 0052 1A60     		str	r2, [r3, #0]
1685:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1686:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1687:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (0);                                                  /* Function successful */
 248              		.loc 1 1687 0
 249 0054 4FF00003 		mov	r3, #0
 250              	.L12:
1688:D:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 251              		.loc 1 1688 0
 252 0058 1846     		mov	r0, r3
 253 005a 07F10807 		add	r7, r7, #8
 254 005e BD46     		mov	sp, r7
 255 0060 80BD     		pop	{r7, pc}
 256              		.cfi_endproc
 257              	.LFE108:
 259              		.comm	TimerTbl,1024,4
 260              		.global	TimerList
 261 0062 00BF     		.bss
 262              		.align	2
 265              	TimerList:
 266 0000 00000000 		.space	4
 267              		.global	TimerTracker
 268              		.align	2
 271              	TimerTracker:
 272 0004 00000000 		.space	4
 273              		.global	SysTickCount
 274              		.align	2
 277              	SysTickCount:
 278 0008 00000000 		.space	4
 279              		.section	.text.SYSTM001_lInsertTimerList,"ax",%progbits
 280              		.align	2
 281              		.thumb
 282              		.thumb_func
 284              	SYSTM001_lInsertTimerList:
 285              	.LFB112:
 286              		.file 2 "../Dave/Generated/src/SYSTM001/SYSTM001.c"
   1:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
   2:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **  DAVE App Name : SYSTM001       App Version: 1.0.18               
   3:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
   6:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
   7:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*CODE_BLOCK_BEGIN[SYSTM001.c]*/
   8:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
   9:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  Copyright (c) 2014, Infineon Technologies AG                                 **
  10:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  All rights reserved.                                                         **
  11:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                                                                               **
  12:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  Redistribution and use in source and binary forms, with or without           **
  13:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  modification,are permitted provided that the following conditions are met:   **
  14:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                                                                               **
  15:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *Redistributions of source code must retain the above copyright notice,      **
  16:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  this list of conditions and the following disclaimer.                        **
  17:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  18:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  this list of conditions and the following disclaimer in the documentation    **
  19:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  and/or other materials provided with the distribution.                       **
  20:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  21:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  may be used to endorse or promote products derived from this software without** 
  22:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  specific prior written permission.                                           **
  23:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                                                                               **
  24:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  25:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  26:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  27:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  28:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  29:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  30:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  31:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  32:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  33:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  34:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  35:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                                                                               **
  36:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  To improve the quality of the software, users are encouraged to share        **
  37:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  38:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  dave@infineon.com).                                                          **
  39:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                                                                               **
  40:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ********************************************************************************
  41:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                                                                            **
  42:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                                                                            **
  43:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ** PLATFORM : Infineon XMC4000/XMC1xxx Series                                 **
  44:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                                                                            **
  45:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ** COMPILER : Compiler Independent                                            **
  46:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                                                                            **
  47:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ** AUTHOR   : App Developer                                                   **
  48:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                                                                            **
  49:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  50:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                                                                            **
  51:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ** MODIFICATION DATE : Jan 29, 2014                                           **
  52:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                                                                            **
  53:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
  54:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
  55:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                      Author(s) Identity                                    **
  56:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ********************************************************************************
  57:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                                                                            **
  58:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ** Initials     Name                                                          **
  59:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ** ---------------------------------------------------------------------------**
  60:../Dave/Generated/src/SYSTM001/SYSTM001.c **** ** Yogesh       App Developer                                                 **
  61:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
  62:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /* Revision History
  63:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *****************************************************************************
  64:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *Date           Version     Remarks
  65:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *13/1/2013       1.0.10      XMC1xxx device support added
  66:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *
  67:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *29/1/2014       1.0.16      DBG app changes are taken care.
  68:../Dave/Generated/src/SYSTM001/SYSTM001.c **** */
  69:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /**
  70:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @file   SYSTM001.c
  71:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *
  72:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @App Version SYSTM001 <1.0.18>
  73:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *
  74:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @brief  SCU_SystemTimer_SYSTM001 App implementation file. This App provides
  75:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * API's for create, start, stop and delete software timers.
  76:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *
  77:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
  78:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
  79:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  ** INCLUDE FILES                                                             **
  80:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  ******************************************************************************/
  81:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
  82:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /* Inclusion of header file */
  83:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #include <DAVE3.h>
  84:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
  85:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   
  86:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*****************************************************************************
  87:../Dave/Generated/src/SYSTM001/SYSTM001.c ****               DUMMY DEFINTIONS OF DEBUG LOG MACROS
  88:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *****************************************************************************/
  89:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*These definitions are included here to avoid compilation errors,
  90:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  since the DBG002 app is not part of the project. All the macros are defined
  91:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  as empty*/ 
  92:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #ifndef _DBG002_H_
  93:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
  94:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_MESSAGEID_LITERAL
  95:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_RegisterCallBack(A,B,C)
  96:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_I(e) 
  97:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_IG(e,g) 
  98:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_IH(e,h) 
  99:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_IP(e,p) 
 100:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_IGH(e,g,h) 
 101:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_IGP(e,g,p) 
 102:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_IHP(e,h,p) 
 103:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_IGHP(e,g,h,p) 
 104:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_N(e) 
 105:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_NG(e,g) 
 106:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_NH(e,h) 
 107:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_NP(e,p) 
 108:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_NGH(e,g,h) 
 109:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_NGP(e,g,p) 
 110:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_NHP(e,h,p) 
 111:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_NGHP(e,g,h,p) 
 112:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_ID(e) 
 113:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_IS(e) 
 114:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_ISG(e,g) 
 115:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_SAFETY_CRITICAL(groupid,messageid,length,value)
 116:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_CRITICAL(groupid,messageid,length,value)
 117:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_ERROR(groupid,messageid,length,value)
 118:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_WARNING(groupid,messageid,length,value)
 119:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_INFO(groupid,messageid,length,value)
 120:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_TRACE(groupid,messageid,length,value)
 121:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_FUNCTION_ENTRY(GID, Status) 
 122:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define DBG002_FUNCTION_EXIT(GID, Status) 
 123:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 124:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #endif/* End of defintions of dummy Debug Log macros*/                  
 125:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 126:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 127:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
 128:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                      Private Macro Definitions                             **
 129:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
 130:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define APP_GID DBG002_GID_SYSTM001
 131:../Dave/Generated/src/SYSTM001/SYSTM001.c **** #define HW_TIMER_ADDITIONAL_CNT (1U)
 132:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 133:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
 134:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                      Private Type Definitions                              **
 135:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
 136:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 137:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
 138:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                 Private Function Declarations:
 139:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
 140:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 141:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  
 142:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /**
 143:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @brief      This function is called to insert a timer into the timer list.  
 144:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *        
 145:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @param[in]  Index Timer ID
 146:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @return     none
 147:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *      
 148:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * <b>Reentrant: NO </b><BR>
 149:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * <b>Sync/Async:  Synchronous</b>
 150:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *
 151:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 152:../Dave/Generated/src/SYSTM001/SYSTM001.c **** static void  SYSTM001_lInsertTimerList (uint32_t Index);
 153:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 154:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 155:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 156:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @brief      This function is called to remove a timer from the timer list. 
 157:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *              
 158:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @param[in]  Index Timer ID
 159:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @return     none
 160:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *      
 161:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * <b>Reentrant: NO </b><BR>
 162:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * <b>Sync/Async:  Synchronous</b>
 163:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *
 164:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 165:../Dave/Generated/src/SYSTM001/SYSTM001.c **** static void  SYSTM001_lRemoveTimerList(uint32_t Index);
 166:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 167:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 168:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @brief      Handler function  called from Systick event handler. 
 169:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *              
 170:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @return     void 
 171:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *      
 172:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * <b>Reentrant: NO </b><BR>
 173:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * <b>Sync/Async:  Synchronous</b>
 174:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *
 175:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 176:../Dave/Generated/src/SYSTM001/SYSTM001.c **** static void  SYSTM001_lTimerHandler (void);
 177:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 178:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 179:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @brief      Systick  handler
 180:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *              
 181:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @return     void 
 182:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *      
 183:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * <b>Reentrant: NO </b><BR>
 184:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * <b>Sync/Async:  Synchronous</b>
 185:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *
 186:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 187:../Dave/Generated/src/SYSTM001/SYSTM001.c **** void  SysTick_Handler (void);
 188:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 189:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
 190:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                      Global Constant Definitions                           **
 191:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
 192:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 193:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 194:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 195:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
 196:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                      Global Variable Definitions                           **
 197:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
 198:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 199:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 200:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /** Table which save timer control block. */
 201:../Dave/Generated/src/SYSTM001/SYSTM001.c **** SYSTM001_TimerObject TimerTbl[SYSTM001_CFG_MAX_TMR];
 202:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 203:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /** The header of the Timer Control list.      */
 204:../Dave/Generated/src/SYSTM001/SYSTM001.c **** SYSTM001_TimerObject*  TimerList = 0;
 205:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 206:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  /**   Timer ID Tracker  */
 207:../Dave/Generated/src/SYSTM001/SYSTM001.c **** uint32_t TimerTracker = 0UL;
 208:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 209:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /** SysTick Counter */
 210:../Dave/Generated/src/SYSTM001/SYSTM001.c **** uint32_t SysTickCount = 0UL;
 211:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 212:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 213:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
 214:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                      Private Constant Definitions                          **
 215:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
 216:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 217:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 218:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 219:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
 220:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                 Function like macro definitions                            **
 221:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
 222:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 223:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 224:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 225:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
 226:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                      Private Function Definitions                          **
 227:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
 228:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 229:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 230:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * This function is called to insert a timer into the timer list.
 231:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 232:../Dave/Generated/src/SYSTM001/SYSTM001.c **** static void  SYSTM001_lInsertTimerList (uint32_t Index)
 233:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 287              		.loc 2 233 0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 24
 290              		@ frame_needed = 1, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 292 0000 80B4     		push	{r7}
 293              	.LCFI11:
 294              		.cfi_def_cfa_offset 4
 295              		.cfi_offset 7, -4
 296 0002 87B0     		sub	sp, sp, #28
 297              	.LCFI12:
 298              		.cfi_def_cfa_offset 32
 299 0004 00AF     		add	r7, sp, #0
 300              	.LCFI13:
 301              		.cfi_def_cfa_register 7
 302 0006 7860     		str	r0, [r7, #4]
 234:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   SYSTM001_TimerObject* TmrObjPtr;
 235:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   int32_t DeltaTicks;
 236:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   uint32_t TempTmrCnt;
 237:../Dave/Generated/src/SYSTM001/SYSTM001.c ****    /* Get timer time */
 238:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   TempTmrCnt = TimerTbl[Index].TimerCount;
 303              		.loc 2 238 0
 304 0008 40F20003 		movw	r3, #:lower16:TimerTbl
 305 000c C0F20003 		movt	r3, #:upper16:TimerTbl
 306 0010 7A68     		ldr	r2, [r7, #4]
 307 0012 4FEA4212 		lsl	r2, r2, #5
 308 0016 9B18     		adds	r3, r3, r2
 309 0018 03F10803 		add	r3, r3, #8
 310 001c 1B68     		ldr	r3, [r3, #0]
 311 001e FB60     		str	r3, [r7, #12]
 239:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Check if timer count is zero */
 240:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* <<<DD_SYSTM001_PRIV _API_1>>> */
 241:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 242:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Check if Timer list is NULL */
 243:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(TimerList == NULL)
 312              		.loc 2 243 0
 313 0020 40F20003 		movw	r3, #:lower16:TimerList
 314 0024 C0F20003 		movt	r3, #:upper16:TimerList
 315 0028 1B68     		ldr	r3, [r3, #0]
 316 002a 002B     		cmp	r3, #0
 317 002c 0DD1     		bne	.L14
 244:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 245:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Set this as first Timer */
 246:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       TimerList = &TimerTbl[Index];
 318              		.loc 2 246 0
 319 002e 7B68     		ldr	r3, [r7, #4]
 320 0030 4FEA4312 		lsl	r2, r3, #5
 321 0034 40F20003 		movw	r3, #:lower16:TimerTbl
 322 0038 C0F20003 		movt	r3, #:upper16:TimerTbl
 323 003c D218     		adds	r2, r2, r3
 324 003e 40F20003 		movw	r3, #:lower16:TimerList
 325 0042 C0F20003 		movt	r3, #:upper16:TimerList
 326 0046 1A60     		str	r2, [r3, #0]
 327 0048 DEE0     		b	.L13
 328              	.L14:
 247:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 248:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* IF Not, find the correct place ,and insert the specified timer */
 249:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   else
 250:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 251:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr = TimerList;
 329              		.loc 2 251 0
 330 004a 40F20003 		movw	r3, #:lower16:TimerList
 331 004e C0F20003 		movt	r3, #:upper16:TimerList
 332 0052 1B68     		ldr	r3, [r3, #0]
 333 0054 7B61     		str	r3, [r7, #20]
 252:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Get timer tick */
 253:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     DeltaTicks = (int32_t)TempTmrCnt;
 334              		.loc 2 253 0
 335 0056 FB68     		ldr	r3, [r7, #12]
 336 0058 3B61     		str	r3, [r7, #16]
 254:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Find correct place for inserting the timer */
 255:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     while(TmrObjPtr != NULL)
 337              		.loc 2 255 0
 338 005a D1E0     		b	.L16
 339              	.L21:
 256:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 257:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Get timer Count Difference  */
 258:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 340              		.loc 2 258 0
 341 005c 7B69     		ldr	r3, [r7, #20]
 342 005e 9B68     		ldr	r3, [r3, #8]
 343 0060 3A69     		ldr	r2, [r7, #16]
 344 0062 D31A     		subs	r3, r2, r3
 345 0064 3B61     		str	r3, [r7, #16]
 259:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Is delta ticks<0? */
 260:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       if(DeltaTicks < 0)
 346              		.loc 2 260 0
 347 0066 3B69     		ldr	r3, [r7, #16]
 348 0068 002B     		cmp	r3, #0
 349 006a 80F29C80 		bge	.L17
 261:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       {
 262:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         /*  Check If head item */
 263:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         if(TmrObjPtr->TimerPrev!= NULL)
 350              		.loc 2 263 0
 351 006e 7B69     		ldr	r3, [r7, #20]
 352 0070 DB69     		ldr	r3, [r3, #28]
 353 0072 002B     		cmp	r3, #0
 354 0074 2ED0     		beq	.L18
 264:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         {
 265:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           /* If Insert to list */
 266:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 355              		.loc 2 266 0
 356 0076 7B69     		ldr	r3, [r7, #20]
 357 0078 DA69     		ldr	r2, [r3, #28]
 358 007a 7B68     		ldr	r3, [r7, #4]
 359 007c 4FEA4311 		lsl	r1, r3, #5
 360 0080 40F20003 		movw	r3, #:lower16:TimerTbl
 361 0084 C0F20003 		movt	r3, #:upper16:TimerTbl
 362 0088 CB18     		adds	r3, r1, r3
 363 008a 9361     		str	r3, [r2, #24]
 267:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 364              		.loc 2 267 0
 365 008c 7B69     		ldr	r3, [r7, #20]
 366 008e DA69     		ldr	r2, [r3, #28]
 367 0090 40F20003 		movw	r3, #:lower16:TimerTbl
 368 0094 C0F20003 		movt	r3, #:upper16:TimerTbl
 369 0098 7968     		ldr	r1, [r7, #4]
 370 009a 4FEA4111 		lsl	r1, r1, #5
 371 009e 5B18     		adds	r3, r3, r1
 372 00a0 03F11C03 		add	r3, r3, #28
 373 00a4 1A60     		str	r2, [r3, #0]
 268:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TimerTbl[Index].TimerNext = TmrObjPtr;
 374              		.loc 2 268 0
 375 00a6 40F20003 		movw	r3, #:lower16:TimerTbl
 376 00aa C0F20003 		movt	r3, #:upper16:TimerTbl
 377 00ae 7A68     		ldr	r2, [r7, #4]
 378 00b0 4FEA4212 		lsl	r2, r2, #5
 379 00b4 9B18     		adds	r3, r3, r2
 380 00b6 03F11803 		add	r3, r3, #24
 381 00ba 7A69     		ldr	r2, [r7, #20]
 382 00bc 1A60     		str	r2, [r3, #0]
 269:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TmrObjPtr->TimerPrev = &TimerTbl[Index];
 383              		.loc 2 269 0
 384 00be 7B68     		ldr	r3, [r7, #4]
 385 00c0 4FEA4312 		lsl	r2, r3, #5
 386 00c4 40F20003 		movw	r3, #:lower16:TimerTbl
 387 00c8 C0F20003 		movt	r3, #:upper16:TimerTbl
 388 00cc D218     		adds	r2, r2, r3
 389 00ce 7B69     		ldr	r3, [r7, #20]
 390 00d0 DA61     		str	r2, [r3, #28]
 391 00d2 2AE0     		b	.L19
 392              	.L18:
 270:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         }
 271:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         else
 272:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         {
 273:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           /* Set Timer as first item */
 274:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TimerTbl[Index].TimerNext = TimerList;
 393              		.loc 2 274 0
 394 00d4 40F20003 		movw	r3, #:lower16:TimerList
 395 00d8 C0F20003 		movt	r3, #:upper16:TimerList
 396 00dc 1A68     		ldr	r2, [r3, #0]
 397 00de 40F20003 		movw	r3, #:lower16:TimerTbl
 398 00e2 C0F20003 		movt	r3, #:upper16:TimerTbl
 399 00e6 7968     		ldr	r1, [r7, #4]
 400 00e8 4FEA4111 		lsl	r1, r1, #5
 401 00ec 5B18     		adds	r3, r3, r1
 402 00ee 03F11803 		add	r3, r3, #24
 403 00f2 1A60     		str	r2, [r3, #0]
 275:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TimerList->TimerPrev = &TimerTbl[Index];
 404              		.loc 2 275 0
 405 00f4 40F20003 		movw	r3, #:lower16:TimerList
 406 00f8 C0F20003 		movt	r3, #:upper16:TimerList
 407 00fc 1A68     		ldr	r2, [r3, #0]
 408 00fe 7B68     		ldr	r3, [r7, #4]
 409 0100 4FEA4311 		lsl	r1, r3, #5
 410 0104 40F20003 		movw	r3, #:lower16:TimerTbl
 411 0108 C0F20003 		movt	r3, #:upper16:TimerTbl
 412 010c CB18     		adds	r3, r1, r3
 413 010e D361     		str	r3, [r2, #28]
 276:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TimerList = &TimerTbl[Index];
 414              		.loc 2 276 0
 415 0110 7B68     		ldr	r3, [r7, #4]
 416 0112 4FEA4312 		lsl	r2, r3, #5
 417 0116 40F20003 		movw	r3, #:lower16:TimerTbl
 418 011a C0F20003 		movt	r3, #:upper16:TimerTbl
 419 011e D218     		adds	r2, r2, r3
 420 0120 40F20003 		movw	r3, #:lower16:TimerList
 421 0124 C0F20003 		movt	r3, #:upper16:TimerList
 422 0128 1A60     		str	r2, [r3, #0]
 423              	.L19:
 277:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         }
 278:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         TimerTbl[Index].TimerCount = \
 279:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                 TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 424              		.loc 2 279 0
 425 012a 40F20003 		movw	r3, #:lower16:TimerTbl
 426 012e C0F20003 		movt	r3, #:upper16:TimerTbl
 427 0132 7A68     		ldr	r2, [r7, #4]
 428 0134 4FEA4212 		lsl	r2, r2, #5
 429 0138 9B18     		adds	r3, r3, r2
 430 013a 03F11803 		add	r3, r3, #24
 431 013e 1B68     		ldr	r3, [r3, #0]
 432 0140 9A68     		ldr	r2, [r3, #8]
 433 0142 3B69     		ldr	r3, [r7, #16]
 434 0144 D218     		adds	r2, r2, r3
 278:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         TimerTbl[Index].TimerCount = \
 435              		.loc 2 278 0
 436 0146 40F20003 		movw	r3, #:lower16:TimerTbl
 437 014a C0F20003 		movt	r3, #:upper16:TimerTbl
 438 014e 7968     		ldr	r1, [r7, #4]
 439 0150 4FEA4111 		lsl	r1, r1, #5
 440 0154 5B18     		adds	r3, r3, r1
 441 0156 03F10803 		add	r3, r3, #8
 442 015a 1A60     		str	r2, [r3, #0]
 280:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 443              		.loc 2 280 0
 444 015c 40F20003 		movw	r3, #:lower16:TimerTbl
 445 0160 C0F20003 		movt	r3, #:upper16:TimerTbl
 446 0164 7A68     		ldr	r2, [r7, #4]
 447 0166 4FEA4212 		lsl	r2, r2, #5
 448 016a 9B18     		adds	r3, r3, r2
 449 016c 03F11803 		add	r3, r3, #24
 450 0170 1A68     		ldr	r2, [r3, #0]
 451 0172 40F20003 		movw	r3, #:lower16:TimerTbl
 452 0176 C0F20003 		movt	r3, #:upper16:TimerTbl
 453 017a 7968     		ldr	r1, [r7, #4]
 454 017c 4FEA4111 		lsl	r1, r1, #5
 455 0180 5B18     		adds	r3, r3, r1
 456 0182 03F11803 		add	r3, r3, #24
 457 0186 1B68     		ldr	r3, [r3, #0]
 458 0188 9968     		ldr	r1, [r3, #8]
 459 018a 40F20003 		movw	r3, #:lower16:TimerTbl
 460 018e C0F20003 		movt	r3, #:upper16:TimerTbl
 461 0192 7868     		ldr	r0, [r7, #4]
 462 0194 4FEA4010 		lsl	r0, r0, #5
 463 0198 1B18     		adds	r3, r3, r0
 464 019a 03F10803 		add	r3, r3, #8
 465 019e 1B68     		ldr	r3, [r3, #0]
 466 01a0 CB1A     		subs	r3, r1, r3
 467 01a2 9360     		str	r3, [r2, #8]
 281:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         break;
 468              		.loc 2 281 0
 469 01a4 30E0     		b	.L13
 470              	.L17:
 282:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       }
 283:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Is last item in list? */
 284:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       else
 285:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       {
 286:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 471              		.loc 2 286 0
 472 01a6 3B69     		ldr	r3, [r7, #16]
 473 01a8 002B     		cmp	r3, #0
 474 01aa 26DB     		blt	.L20
 475              		.loc 2 286 0 is_stmt 0 discriminator 1
 476 01ac 7B69     		ldr	r3, [r7, #20]
 477 01ae 9B69     		ldr	r3, [r3, #24]
 478 01b0 002B     		cmp	r3, #0
 479 01b2 22D1     		bne	.L20
 287:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         {
 288:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           /* Yes,insert into */
 289:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TimerTbl[Index].TimerPrev = TmrObjPtr;
 480              		.loc 2 289 0 is_stmt 1
 481 01b4 40F20003 		movw	r3, #:lower16:TimerTbl
 482 01b8 C0F20003 		movt	r3, #:upper16:TimerTbl
 483 01bc 7A68     		ldr	r2, [r7, #4]
 484 01be 4FEA4212 		lsl	r2, r2, #5
 485 01c2 9B18     		adds	r3, r3, r2
 486 01c4 03F11C03 		add	r3, r3, #28
 487 01c8 7A69     		ldr	r2, [r7, #20]
 488 01ca 1A60     		str	r2, [r3, #0]
 290:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TmrObjPtr->TimerNext = &TimerTbl[Index];
 489              		.loc 2 290 0
 490 01cc 7B68     		ldr	r3, [r7, #4]
 491 01ce 4FEA4312 		lsl	r2, r3, #5
 492 01d2 40F20003 		movw	r3, #:lower16:TimerTbl
 493 01d6 C0F20003 		movt	r3, #:upper16:TimerTbl
 494 01da D218     		adds	r2, r2, r3
 495 01dc 7B69     		ldr	r3, [r7, #20]
 496 01de 9A61     		str	r2, [r3, #24]
 291:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 497              		.loc 2 291 0
 498 01e0 3A69     		ldr	r2, [r7, #16]
 499 01e2 40F20003 		movw	r3, #:lower16:TimerTbl
 500 01e6 C0F20003 		movt	r3, #:upper16:TimerTbl
 501 01ea 7968     		ldr	r1, [r7, #4]
 502 01ec 4FEA4111 		lsl	r1, r1, #5
 503 01f0 5B18     		adds	r3, r3, r1
 504 01f2 03F10803 		add	r3, r3, #8
 505 01f6 1A60     		str	r2, [r3, #0]
 292:../Dave/Generated/src/SYSTM001/SYSTM001.c ****           break;
 506              		.loc 2 292 0
 507 01f8 06E0     		b	.L13
 508              	.L20:
 293:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         }
 294:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       }
 295:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Get the next item in timer list    */
 296:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       TmrObjPtr = TmrObjPtr->TimerNext;
 509              		.loc 2 296 0
 510 01fa 7B69     		ldr	r3, [r7, #20]
 511 01fc 9B69     		ldr	r3, [r3, #24]
 512 01fe 7B61     		str	r3, [r7, #20]
 513              	.L16:
 255:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     while(TmrObjPtr != NULL)
 514              		.loc 2 255 0 discriminator 1
 515 0200 7B69     		ldr	r3, [r7, #20]
 516 0202 002B     		cmp	r3, #0
 517 0204 7FF42AAF 		bne	.L21
 518              	.L13:
 297:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 298:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 299:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 519              		.loc 2 299 0
 520 0208 07F11C07 		add	r7, r7, #28
 521 020c BD46     		mov	sp, r7
 522 020e 80BC     		pop	{r7}
 523 0210 7047     		bx	lr
 524              		.cfi_endproc
 525              	.LFE112:
 527 0212 00BF     		.section	.text.SYSTM001_lRemoveTimerList,"ax",%progbits
 528              		.align	2
 529              		.thumb
 530              		.thumb_func
 532              	SYSTM001_lRemoveTimerList:
 533              	.LFB113:
 300:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 301:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 302:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 303:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * This function is called to remove a timer from the timer list. 
 304:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 305:../Dave/Generated/src/SYSTM001/SYSTM001.c **** static void  SYSTM001_lRemoveTimerList(uint32_t Index)
 306:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 534              		.loc 2 306 0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 16
 537              		@ frame_needed = 1, uses_anonymous_args = 0
 538              		@ link register save eliminated.
 539 0000 80B4     		push	{r7}
 540              	.LCFI14:
 541              		.cfi_def_cfa_offset 4
 542              		.cfi_offset 7, -4
 543 0002 85B0     		sub	sp, sp, #20
 544              	.LCFI15:
 545              		.cfi_def_cfa_offset 24
 546 0004 00AF     		add	r7, sp, #0
 547              	.LCFI16:
 548              		.cfi_def_cfa_register 7
 549 0006 7860     		str	r0, [r7, #4]
 307:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   SYSTM001_TimerObject* TmrObjPtr;
 308:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   TmrObjPtr = &TimerTbl[Index];
 550              		.loc 2 308 0
 551 0008 7B68     		ldr	r3, [r7, #4]
 552 000a 4FEA4312 		lsl	r2, r3, #5
 553 000e 40F20003 		movw	r3, #:lower16:TimerTbl
 554 0012 C0F20003 		movt	r3, #:upper16:TimerTbl
 555 0016 D318     		adds	r3, r2, r3
 556 0018 FB60     		str	r3, [r7, #12]
 309:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Check whether only one timer available */
 310:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* <<<DD_SYSTM001_PRIV _API_2>>> */
 311:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 557              		.loc 2 311 0
 558 001a FB68     		ldr	r3, [r7, #12]
 559 001c DB69     		ldr	r3, [r3, #28]
 560 001e 002B     		cmp	r3, #0
 561 0020 0BD1     		bne	.L23
 562              		.loc 2 311 0 is_stmt 0 discriminator 1
 563 0022 FB68     		ldr	r3, [r7, #12]
 564 0024 9B69     		ldr	r3, [r3, #24]
 565 0026 002B     		cmp	r3, #0
 566 0028 07D1     		bne	.L23
 312:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 313:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* set timer list as NULL */ 
 314:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TimerList = NULL;                 	
 567              		.loc 2 314 0 is_stmt 1
 568 002a 40F20003 		movw	r3, #:lower16:TimerList
 569 002e C0F20003 		movt	r3, #:upper16:TimerList
 570 0032 4FF00002 		mov	r2, #0
 571 0036 1A60     		str	r2, [r3, #0]
 572 0038 49E0     		b	.L22
 573              	.L23:
 315:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 316:../Dave/Generated/src/SYSTM001/SYSTM001.c ****    /* Check if the first item in timer list   */
 317:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   else if(TmrObjPtr->TimerPrev == NULL)     
 574              		.loc 2 317 0
 575 003a FB68     		ldr	r3, [r7, #12]
 576 003c DB69     		ldr	r3, [r3, #28]
 577 003e 002B     		cmp	r3, #0
 578 0040 1CD1     		bne	.L25
 318:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {   
 319:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Remove timer from list,and reset timer list */
 320:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TimerList  = TmrObjPtr->TimerNext;
 579              		.loc 2 320 0
 580 0042 FB68     		ldr	r3, [r7, #12]
 581 0044 9A69     		ldr	r2, [r3, #24]
 582 0046 40F20003 		movw	r3, #:lower16:TimerList
 583 004a C0F20003 		movt	r3, #:upper16:TimerList
 584 004e 1A60     		str	r2, [r3, #0]
 321:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TimerList->TimerPrev = NULL;
 585              		.loc 2 321 0
 586 0050 40F20003 		movw	r3, #:lower16:TimerList
 587 0054 C0F20003 		movt	r3, #:upper16:TimerList
 588 0058 1B68     		ldr	r3, [r3, #0]
 589 005a 4FF00002 		mov	r2, #0
 590 005e DA61     		str	r2, [r3, #28]
 322:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 591              		.loc 2 322 0
 592 0060 FB68     		ldr	r3, [r7, #12]
 593 0062 9B69     		ldr	r3, [r3, #24]
 594 0064 FA68     		ldr	r2, [r7, #12]
 595 0066 9269     		ldr	r2, [r2, #24]
 596 0068 9168     		ldr	r1, [r2, #8]
 597 006a FA68     		ldr	r2, [r7, #12]
 598 006c 9268     		ldr	r2, [r2, #8]
 599 006e 8A18     		adds	r2, r1, r2
 600 0070 9A60     		str	r2, [r3, #8]
 323:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr->TimerNext    = NULL;  
 601              		.loc 2 323 0
 602 0072 FB68     		ldr	r3, [r7, #12]
 603 0074 4FF00002 		mov	r2, #0
 604 0078 9A61     		str	r2, [r3, #24]
 605 007a 28E0     		b	.L22
 606              	.L25:
 324:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 325:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Check if the last item in timer list   */
 326:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   else if(TmrObjPtr->TimerNext == NULL)      
 607              		.loc 2 326 0
 608 007c FB68     		ldr	r3, [r7, #12]
 609 007e 9B69     		ldr	r3, [r3, #24]
 610 0080 002B     		cmp	r3, #0
 611 0082 09D1     		bne	.L26
 327:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 328:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Remove timer from list */
 329:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr->TimerPrev->TimerNext = NULL;	
 612              		.loc 2 329 0
 613 0084 FB68     		ldr	r3, [r7, #12]
 614 0086 DB69     		ldr	r3, [r3, #28]
 615 0088 4FF00002 		mov	r2, #0
 616 008c 9A61     		str	r2, [r3, #24]
 330:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr->TimerPrev = NULL;
 617              		.loc 2 330 0
 618 008e FB68     		ldr	r3, [r7, #12]
 619 0090 4FF00002 		mov	r2, #0
 620 0094 DA61     		str	r2, [r3, #28]
 621 0096 1AE0     		b	.L22
 622              	.L26:
 331:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 332:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   else                                /*  remove timer from list         */
 333:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 334:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /*  Remove timer from list */
 335:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 623              		.loc 2 335 0
 624 0098 FB68     		ldr	r3, [r7, #12]
 625 009a DB69     		ldr	r3, [r3, #28]
 626 009c FA68     		ldr	r2, [r7, #12]
 627 009e 9269     		ldr	r2, [r2, #24]
 628 00a0 9A61     		str	r2, [r3, #24]
 336:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 629              		.loc 2 336 0
 630 00a2 FB68     		ldr	r3, [r7, #12]
 631 00a4 9B69     		ldr	r3, [r3, #24]
 632 00a6 FA68     		ldr	r2, [r7, #12]
 633 00a8 D269     		ldr	r2, [r2, #28]
 634 00aa DA61     		str	r2, [r3, #28]
 337:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 635              		.loc 2 337 0
 636 00ac FB68     		ldr	r3, [r7, #12]
 637 00ae 9B69     		ldr	r3, [r3, #24]
 638 00b0 FA68     		ldr	r2, [r7, #12]
 639 00b2 9269     		ldr	r2, [r2, #24]
 640 00b4 9168     		ldr	r1, [r2, #8]
 641 00b6 FA68     		ldr	r2, [r7, #12]
 642 00b8 9268     		ldr	r2, [r2, #8]
 643 00ba 8A18     		adds	r2, r1, r2
 644 00bc 9A60     		str	r2, [r3, #8]
 338:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr->TimerNext = NULL;
 645              		.loc 2 338 0
 646 00be FB68     		ldr	r3, [r7, #12]
 647 00c0 4FF00002 		mov	r2, #0
 648 00c4 9A61     		str	r2, [r3, #24]
 339:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr->TimerPrev = NULL;
 649              		.loc 2 339 0
 650 00c6 FB68     		ldr	r3, [r7, #12]
 651 00c8 4FF00002 		mov	r2, #0
 652 00cc DA61     		str	r2, [r3, #28]
 653              	.L22:
 340:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 341:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 654              		.loc 2 341 0
 655 00ce 07F11407 		add	r7, r7, #20
 656 00d2 BD46     		mov	sp, r7
 657 00d4 80BC     		pop	{r7}
 658 00d6 7047     		bx	lr
 659              		.cfi_endproc
 660              	.LFE113:
 662              		.section	.text.SYSTM001_lTimerHandler,"ax",%progbits
 663              		.align	2
 664              		.thumb
 665              		.thumb_func
 667              	SYSTM001_lTimerHandler:
 668              	.LFB114:
 342:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 343:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 344:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * Handler function  called from Systick event handler. 
 345:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 346:../Dave/Generated/src/SYSTM001/SYSTM001.c **** static void  SYSTM001_lTimerHandler (void)
 347:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 669              		.loc 2 347 0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 8
 672              		@ frame_needed = 1, uses_anonymous_args = 0
 673 0000 80B5     		push	{r7, lr}
 674              	.LCFI17:
 675              		.cfi_def_cfa_offset 8
 676              		.cfi_offset 7, -8
 677              		.cfi_offset 14, -4
 678 0002 82B0     		sub	sp, sp, #8
 679              	.LCFI18:
 680              		.cfi_def_cfa_offset 16
 681 0004 00AF     		add	r7, sp, #0
 682              	.LCFI19:
 683              		.cfi_def_cfa_register 7
 348:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   SYSTM001_TimerObject* TmrObjPtr;
 349:../Dave/Generated/src/SYSTM001/SYSTM001.c ****    /* Get first item of timer list       */
 350:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   TmrObjPtr = TimerList;         
 684              		.loc 2 350 0
 685 0006 40F20003 		movw	r3, #:lower16:TimerList
 686 000a C0F20003 		movt	r3, #:upper16:TimerList
 687 000e 1B68     		ldr	r3, [r3, #0]
 688 0010 7B60     		str	r3, [r7, #4]
 351:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* <<<DD_SYSTM001_PRIV _API_3>>> */  
 352:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 689              		.loc 2 352 0
 690 0012 31E0     		b	.L28
 691              	.L33:
 353:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {	
 354:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Check whether timer is a one shot timer */
 355:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 692              		.loc 2 355 0
 693 0014 7B68     		ldr	r3, [r7, #4]
 694 0016 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 695 0018 002B     		cmp	r3, #0
 696 001a 0FD1     		bne	.L29
 356:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 357:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Yes,remove this timer from timer list */
 358:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 697              		.loc 2 358 0
 698 001c 7B68     		ldr	r3, [r7, #4]
 699 001e 1B68     		ldr	r3, [r3, #0]
 700 0020 1846     		mov	r0, r3
 701 0022 FFF7FEFF 		bl	SYSTM001_lRemoveTimerList
 359:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Set timer status as SYSTM001_STATE_STOPPED */
 360:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 702              		.loc 2 360 0
 703 0026 7B68     		ldr	r3, [r7, #4]
 704 0028 4FF00102 		mov	r2, #1
 705 002c 5A71     		strb	r2, [r3, #5]
 361:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Call timer callback function */
 362:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 706              		.loc 2 362 0
 707 002e 7B68     		ldr	r3, [r7, #4]
 708 0030 1B69     		ldr	r3, [r3, #16]
 709 0032 7A68     		ldr	r2, [r7, #4]
 710 0034 5269     		ldr	r2, [r2, #20]
 711 0036 1046     		mov	r0, r2
 712 0038 9847     		blx	r3
 713 003a 17E0     		b	.L30
 714              	.L29:
 363:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 364:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Check whether timer is SYSTM001_PERIODIC */
 365:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 715              		.loc 2 365 0
 716 003c 7B68     		ldr	r3, [r7, #4]
 717 003e 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 718 0040 012B     		cmp	r3, #1
 719 0042 21D1     		bne	.L34
 366:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 367:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Yes,remove this timer from timer list */
 368:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 720              		.loc 2 368 0
 721 0044 7B68     		ldr	r3, [r7, #4]
 722 0046 1B68     		ldr	r3, [r3, #0]
 723 0048 1846     		mov	r0, r3
 724 004a FFF7FEFF 		bl	SYSTM001_lRemoveTimerList
 369:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Reset timer tick             */
 370:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 725              		.loc 2 370 0
 726 004e 7B68     		ldr	r3, [r7, #4]
 727 0050 DA68     		ldr	r2, [r3, #12]
 728 0052 7B68     		ldr	r3, [r7, #4]
 729 0054 9A60     		str	r2, [r3, #8]
 371:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         /* Insert timer into timer list */
 372:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 730              		.loc 2 372 0
 731 0056 7B68     		ldr	r3, [r7, #4]
 732 0058 1B68     		ldr	r3, [r3, #0]
 733 005a 1846     		mov	r0, r3
 734 005c FFF7FEFF 		bl	SYSTM001_lInsertTimerList
 373:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Call timer callback function */
 374:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 735              		.loc 2 374 0
 736 0060 7B68     		ldr	r3, [r7, #4]
 737 0062 1B69     		ldr	r3, [r3, #16]
 738 0064 7A68     		ldr	r2, [r7, #4]
 739 0066 5269     		ldr	r2, [r2, #20]
 740 0068 1046     		mov	r0, r2
 741 006a 9847     		blx	r3
 742              	.L30:
 375:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 376:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     else
 377:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 378:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       break;
 379:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 380:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Get first item of timer list */
 381:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TmrObjPtr = TimerList;
 743              		.loc 2 381 0
 744 006c 40F20003 		movw	r3, #:lower16:TimerList
 745 0070 C0F20003 		movt	r3, #:upper16:TimerList
 746 0074 1B68     		ldr	r3, [r3, #0]
 747 0076 7B60     		str	r3, [r7, #4]
 748              	.L28:
 352:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 749              		.loc 2 352 0 discriminator 1
 750 0078 7B68     		ldr	r3, [r7, #4]
 751 007a 002B     		cmp	r3, #0
 752 007c 05D0     		beq	.L27
 352:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 753              		.loc 2 352 0 is_stmt 0 discriminator 2
 754 007e 7B68     		ldr	r3, [r7, #4]
 755 0080 9B68     		ldr	r3, [r3, #8]
 756 0082 002B     		cmp	r3, #0
 757 0084 C6D0     		beq	.L33
 758 0086 00E0     		b	.L27
 759              	.L34:
 378:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       break;
 760              		.loc 2 378 0 is_stmt 1
 761 0088 00BF     		nop
 762              	.L27:
 382:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 383:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 763              		.loc 2 383 0
 764 008a 07F10807 		add	r7, r7, #8
 765 008e BD46     		mov	sp, r7
 766 0090 80BD     		pop	{r7, pc}
 767              		.cfi_endproc
 768              	.LFE114:
 770 0092 00BF     		.section	.text.SysTick_Handler,"ax",%progbits
 771              		.align	2
 772              		.global	SysTick_Handler
 773              		.thumb
 774              		.thumb_func
 776              	SysTick_Handler:
 777              	.LFB115:
 384:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 385:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 386:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  SysTick Event Handler 
 387:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 388:../Dave/Generated/src/SYSTM001/SYSTM001.c **** void  SysTick_Handler(void)
 389:../Dave/Generated/src/SYSTM001/SYSTM001.c **** { 
 778              		.loc 2 389 0
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 8
 781              		@ frame_needed = 1, uses_anonymous_args = 0
 782 0000 80B5     		push	{r7, lr}
 783              	.LCFI20:
 784              		.cfi_def_cfa_offset 8
 785              		.cfi_offset 7, -8
 786              		.cfi_offset 14, -4
 787 0002 82B0     		sub	sp, sp, #8
 788              	.LCFI21:
 789              		.cfi_def_cfa_offset 16
 790 0004 00AF     		add	r7, sp, #0
 791              	.LCFI22:
 792              		.cfi_def_cfa_register 7
 390:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   SYSTM001_TimerObject* TmrObjPtr;
 391:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   TmrObjPtr = TimerList;
 793              		.loc 2 391 0
 794 0006 40F20003 		movw	r3, #:lower16:TimerList
 795 000a C0F20003 		movt	r3, #:upper16:TimerList
 796 000e 1B68     		ldr	r3, [r3, #0]
 797 0010 7B60     		str	r3, [r7, #4]
 392:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* <<<DD_SYSTM001_PRIV _API_4>>> */
 393:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   SysTickCount++;
 798              		.loc 2 393 0
 799 0012 40F20003 		movw	r3, #:lower16:SysTickCount
 800 0016 C0F20003 		movt	r3, #:upper16:SysTickCount
 801 001a 1B68     		ldr	r3, [r3, #0]
 802 001c 03F10102 		add	r2, r3, #1
 803 0020 40F20003 		movw	r3, #:lower16:SysTickCount
 804 0024 C0F20003 		movt	r3, #:upper16:SysTickCount
 805 0028 1A60     		str	r2, [r3, #0]
 394:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(TmrObjPtr == NULL)
 806              		.loc 2 394 0
 807 002a 7B68     		ldr	r3, [r7, #4]
 808 002c 002B     		cmp	r3, #0
 809 002e 10D0     		beq	.L35
 395:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 396:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Not supposed to be here */
 397:../Dave/Generated/src/SYSTM001/SYSTM001.c ****    ;  
 398:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 399:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   else
 400:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 401:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if(TmrObjPtr->TimerCount > 1UL)
 810              		.loc 2 401 0
 811 0030 7B68     		ldr	r3, [r7, #4]
 812 0032 9B68     		ldr	r3, [r3, #8]
 813 0034 012B     		cmp	r3, #1
 814 0036 06D9     		bls	.L37
 402:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 403:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       TmrObjPtr->TimerCount--;
 815              		.loc 2 403 0
 816 0038 7B68     		ldr	r3, [r7, #4]
 817 003a 9B68     		ldr	r3, [r3, #8]
 818 003c 03F1FF32 		add	r2, r3, #-1
 819 0040 7B68     		ldr	r3, [r7, #4]
 820 0042 9A60     		str	r2, [r3, #8]
 821 0044 05E0     		b	.L35
 822              	.L37:
 404:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 405:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     else
 406:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     { 
 407:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       TmrObjPtr->TimerCount = 0;
 823              		.loc 2 407 0
 824 0046 7B68     		ldr	r3, [r7, #4]
 825 0048 4FF00002 		mov	r2, #0
 826 004c 9A60     		str	r2, [r3, #8]
 408:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       SYSTM001_lTimerHandler();
 827              		.loc 2 408 0
 828 004e FFF7FEFF 		bl	SYSTM001_lTimerHandler
 829              	.L35:
 409:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 410:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 411:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 830              		.loc 2 411 0
 831 0052 07F10807 		add	r7, r7, #8
 832 0056 BD46     		mov	sp, r7
 833 0058 80BD     		pop	{r7, pc}
 834              		.cfi_endproc
 835              	.LFE115:
 837 005a 00BF     		.section	.text.SYSTM001_Init,"ax",%progbits
 838              		.align	2
 839              		.global	SYSTM001_Init
 840              		.thumb
 841              		.thumb_func
 843              	SYSTM001_Init:
 844              	.LFB116:
 412:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 413:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*******************************************************************************
 414:../Dave/Generated/src/SYSTM001/SYSTM001.c **** **                      Public Function Definitions                           **
 415:../Dave/Generated/src/SYSTM001/SYSTM001.c **** *******************************************************************************/
 416:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 417:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 418:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /** @ingroup Simple_System_Timer_App PublicFunc
 419:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  * @{
 420:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 421:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  
 422:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 423:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  Initialization function which initializes the App internal data
 424:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  structures to default values. 
 425:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 426:../Dave/Generated/src/SYSTM001/SYSTM001.c **** void  SYSTM001_Init( void)
 427:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 845              		.loc 2 427 0
 846              		.cfi_startproc
 847              		@ args = 0, pretend = 0, frame = 8
 848              		@ frame_needed = 1, uses_anonymous_args = 0
 849 0000 80B5     		push	{r7, lr}
 850              	.LCFI23:
 851              		.cfi_def_cfa_offset 8
 852              		.cfi_offset 7, -8
 853              		.cfi_offset 14, -4
 854 0002 82B0     		sub	sp, sp, #8
 855              	.LCFI24:
 856              		.cfi_def_cfa_offset 16
 857 0004 00AF     		add	r7, sp, #0
 858              	.LCFI25:
 859              		.cfi_def_cfa_register 7
 428:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     uint32_t Status = 0UL;
 860              		.loc 2 428 0
 861 0006 4FF00003 		mov	r3, #0
 862 000a 7B60     		str	r3, [r7, #4]
 429:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 430:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /** Initialize the header of the list */
 431:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   TimerList = NULL;
 863              		.loc 2 431 0
 864 000c 40F20003 		movw	r3, #:lower16:TimerList
 865 0010 C0F20003 		movt	r3, #:upper16:TimerList
 866 0014 4FF00002 		mov	r2, #0
 867 0018 1A60     		str	r2, [r3, #0]
 432:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Clock Initialization */
 433:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   CLK001_Init();     
 868              		.loc 2 433 0
 869 001a FFF7FEFF 		bl	CLK001_Init
 434:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /**   Initialize timer tracker  */
 435:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 870              		.loc 2 435 0
 871 001e 4DF2C040 		movw	r0, #54464
 872 0022 C0F20100 		movt	r0, 1
 873 0026 FFF7FEFF 		bl	SysTick_Config
 874 002a 7860     		str	r0, [r7, #4]
 436:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(Status == 1U)
 437:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 438:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
 439:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 440:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 875              		.loc 2 440 0
 876 002c FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 877 0030 0346     		mov	r3, r0
 878 0032 1846     		mov	r0, r3
 879 0034 4FF00A01 		mov	r1, #10
 880 0038 4FF00002 		mov	r2, #0
 881 003c FFF7FEFF 		bl	NVIC_EncodePriority
 882 0040 0346     		mov	r3, r0
 883 0042 4FF0FF30 		mov	r0, #-1
 884 0046 1946     		mov	r1, r3
 885 0048 FFF7FEFF 		bl	NVIC_SetPriority
 441:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   TimerTracker = 0UL;
 886              		.loc 2 441 0
 887 004c 40F20003 		movw	r3, #:lower16:TimerTracker
 888 0050 C0F20003 		movt	r3, #:upper16:TimerTracker
 889 0054 4FF00002 		mov	r2, #0
 890 0058 1A60     		str	r2, [r3, #0]
 442:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 443:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 891              		.loc 2 443 0
 892 005a 07F10807 		add	r7, r7, #8
 893 005e BD46     		mov	sp, r7
 894 0060 80BD     		pop	{r7, pc}
 895              		.cfi_endproc
 896              	.LFE116:
 898 0062 00BF     		.section	.text.SYSTM001_CreateTimer,"ax",%progbits
 899              		.align	2
 900              		.global	SYSTM001_CreateTimer
 901              		.thumb
 902              		.thumb_func
 904              	SYSTM001_CreateTimer:
 905              	.LFB117:
 444:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 445:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 446:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  Interface for creating a new software Timer instance.
 447:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  Note: Because of invocation of SYSTM001_Init() : Timer reload value 
 448:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  programmed, Hardware System Timer started. Software Timer will be created
 449:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  using SYSTM001_CreateTimer(). Due to time at which SW timer creation asked
 450:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  by user will not be in sync with HW timer, the count value used below with
 451:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  SW Timer, will not create starting/initial period same as expected value.
 452:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  To SW timer period (Initial one) equal to more than expected, it is decided
 453:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  to add one extra count(HW_TIMER_ADDITIONAL_CNT) with Software timer.
 454:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *
 455:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  Impact: Impact of this additional count(HW_TIMER_ADDITIONAL_CNT) is,
 456:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  First SW Timer period is always equal to or more than expected/configured. 
 457:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 458:../Dave/Generated/src/SYSTM001/SYSTM001.c **** handle_t SYSTM001_CreateTimer
 459:../Dave/Generated/src/SYSTM001/SYSTM001.c **** (
 460:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   uint32_t Period,
 461:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   SYSTM001_TimerType TimerType, 
 462:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   SYSTM001_TimerCallBackPtr TimerCallBack, 
 463:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   void  * pCallBackArgPtr
 464:../Dave/Generated/src/SYSTM001/SYSTM001.c **** )
 465:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 906              		.loc 2 465 0
 907              		.cfi_startproc
 908              		@ args = 0, pretend = 0, frame = 32
 909              		@ frame_needed = 1, uses_anonymous_args = 0
 910              		@ link register save eliminated.
 911 0000 80B4     		push	{r7}
 912              	.LCFI26:
 913              		.cfi_def_cfa_offset 4
 914              		.cfi_offset 7, -4
 915 0002 89B0     		sub	sp, sp, #36
 916              	.LCFI27:
 917              		.cfi_def_cfa_offset 40
 918 0004 00AF     		add	r7, sp, #0
 919              	.LCFI28:
 920              		.cfi_def_cfa_register 7
 921 0006 F860     		str	r0, [r7, #12]
 922 0008 7A60     		str	r2, [r7, #4]
 923 000a 3B60     		str	r3, [r7, #0]
 924 000c 0B46     		mov	r3, r1
 925 000e FB72     		strb	r3, [r7, #11]
 466:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   uint32_t TimerID = 0UL;
 926              		.loc 2 466 0
 927 0010 4FF00003 		mov	r3, #0
 928 0014 FB61     		str	r3, [r7, #28]
 467:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   uint32_t Count = 0UL;
 929              		.loc 2 467 0
 930 0016 4FF00003 		mov	r3, #0
 931 001a BB61     		str	r3, [r7, #24]
 468:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   uint32_t Error = 0UL;  
 932              		.loc 2 468 0
 933 001c 4FF00003 		mov	r3, #0
 934 0020 7B61     		str	r3, [r7, #20]
 469:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 470:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Check for input parameter */
 471:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 935              		.loc 2 471 0
 936 0022 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 937 0024 002B     		cmp	r3, #0
 938 0026 05D0     		beq	.L40
 939              		.loc 2 471 0 is_stmt 0 discriminator 1
 940 0028 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 941 002a 012B     		cmp	r3, #1
 942 002c 02D0     		beq	.L40
 472:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 473:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       Error=(uint32_t)1UL;
 943              		.loc 2 473 0 is_stmt 1
 944 002e 4FF00103 		mov	r3, #1
 945 0032 7B61     		str	r3, [r7, #20]
 946              	.L40:
 474:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 475:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       
 476:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 477:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 947              		.loc 2 477 0
 948 0034 FB68     		ldr	r3, [r7, #12]
 949 0036 002B     		cmp	r3, #0
 950 0038 02D1     		bne	.L41
 478:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 479:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       Error=(uint32_t)1UL;
 951              		.loc 2 479 0
 952 003a 4FF00103 		mov	r3, #1
 953 003e 7B61     		str	r3, [r7, #20]
 954              	.L41:
 480:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 481:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 482:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if(Period == 0)          /* Timer with '0' time is not allowed. */
 955              		.loc 2 482 0
 956 0040 FB68     		ldr	r3, [r7, #12]
 957 0042 002B     		cmp	r3, #0
 958 0044 02D1     		bne	.L42
 483:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 484:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       Error=(uint32_t)1UL;
 959              		.loc 2 484 0
 960 0046 4FF00103 		mov	r3, #1
 961 004a 7B61     		str	r3, [r7, #20]
 962              	.L42:
 485:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 486:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 487:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 488:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if(TimerCallBack == NULL)
 963              		.loc 2 488 0
 964 004c 7B68     		ldr	r3, [r7, #4]
 965 004e 002B     		cmp	r3, #0
 966 0050 02D1     		bne	.L43
 489:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 490:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       Error=(uint32_t)1UL;
 967              		.loc 2 490 0
 968 0052 4FF00103 		mov	r3, #1
 969 0056 7B61     		str	r3, [r7, #20]
 970              	.L43:
 491:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 492:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 493:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if (!Error)	
 971              		.loc 2 493 0
 972 0058 7B69     		ldr	r3, [r7, #20]
 973 005a 002B     		cmp	r3, #0
 974 005c 40F09880 		bne	.L44
 494:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 495:../Dave/Generated/src/SYSTM001/SYSTM001.c ****        for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 975              		.loc 2 495 0
 976 0060 4FF00003 		mov	r3, #0
 977 0064 BB61     		str	r3, [r7, #24]
 978 0066 8FE0     		b	.L45
 979              	.L47:
 496:../Dave/Generated/src/SYSTM001/SYSTM001.c ****        {
 497:../Dave/Generated/src/SYSTM001/SYSTM001.c ****            /* Check for free timer ID */
 498:../Dave/Generated/src/SYSTM001/SYSTM001.c ****            if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 980              		.loc 2 498 0
 981 0068 40F20003 		movw	r3, #:lower16:TimerTracker
 982 006c C0F20003 		movt	r3, #:upper16:TimerTracker
 983 0070 1A68     		ldr	r2, [r3, #0]
 984 0072 BB69     		ldr	r3, [r7, #24]
 985 0074 22FA03F3 		lsr	r3, r2, r3
 986 0078 03F00103 		and	r3, r3, #1
 987 007c 002B     		cmp	r3, #0
 988 007e 7FD1     		bne	.L46
 499:../Dave/Generated/src/SYSTM001/SYSTM001.c ****            {
 500:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                /* If yes,assign ID to this timer      */
 501:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerTracker |= ((uint32_t)1U << Count);
 989              		.loc 2 501 0
 990 0080 BB69     		ldr	r3, [r7, #24]
 991 0082 4FF00102 		mov	r2, #1
 992 0086 02FA03F2 		lsl	r2, r2, r3
 993 008a 40F20003 		movw	r3, #:lower16:TimerTracker
 994 008e C0F20003 		movt	r3, #:upper16:TimerTracker
 995 0092 1B68     		ldr	r3, [r3, #0]
 996 0094 1A43     		orrs	r2, r2, r3
 997 0096 40F20003 		movw	r3, #:lower16:TimerTracker
 998 009a C0F20003 		movt	r3, #:upper16:TimerTracker
 999 009e 1A60     		str	r2, [r3, #0]
 502:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                /* Initialize timer as per input values */
 503:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerTbl[Count].TimerID     = Count;
 1000              		.loc 2 503 0
 1001 00a0 40F20003 		movw	r3, #:lower16:TimerTbl
 1002 00a4 C0F20003 		movt	r3, #:upper16:TimerTbl
 1003 00a8 BA69     		ldr	r2, [r7, #24]
 1004 00aa 4FEA4212 		lsl	r2, r2, #5
 1005 00ae 9B18     		adds	r3, r3, r2
 1006 00b0 BA69     		ldr	r2, [r7, #24]
 1007 00b2 1A60     		str	r2, [r3, #0]
 504:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerTbl[Count].TimerType   = TimerType;
 1008              		.loc 2 504 0
 1009 00b4 40F20003 		movw	r3, #:lower16:TimerTbl
 1010 00b8 C0F20003 		movt	r3, #:upper16:TimerTbl
 1011 00bc BA69     		ldr	r2, [r7, #24]
 1012 00be 4FEA4212 		lsl	r2, r2, #5
 1013 00c2 9B18     		adds	r3, r3, r2
 1014 00c4 FA7A     		ldrb	r2, [r7, #11]
 1015 00c6 1A71     		strb	r2, [r3, #4]
 505:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 1016              		.loc 2 505 0
 1017 00c8 40F20003 		movw	r3, #:lower16:TimerTbl
 1018 00cc C0F20003 		movt	r3, #:upper16:TimerTbl
 1019 00d0 BA69     		ldr	r2, [r7, #24]
 1020 00d2 4FEA4212 		lsl	r2, r2, #5
 1021 00d6 9B18     		adds	r3, r3, r2
 1022 00d8 4FF00102 		mov	r2, #1
 1023 00dc 5A71     		strb	r2, [r3, #5]
 506:../Dave/Generated/src/SYSTM001/SYSTM001.c ****              TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 507:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                                                     +HW_TIMER_ADDITIONAL_CNT);
 1024              		.loc 2 507 0
 1025 00de FB68     		ldr	r3, [r7, #12]
 1026 00e0 03F10102 		add	r2, r3, #1
 506:../Dave/Generated/src/SYSTM001/SYSTM001.c ****              TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 1027              		.loc 2 506 0
 1028 00e4 40F20003 		movw	r3, #:lower16:TimerTbl
 1029 00e8 C0F20003 		movt	r3, #:upper16:TimerTbl
 1030 00ec B969     		ldr	r1, [r7, #24]
 1031 00ee 4FEA4111 		lsl	r1, r1, #5
 1032 00f2 5B18     		adds	r3, r3, r1
 1033 00f4 03F10803 		add	r3, r3, #8
 1034 00f8 1A60     		str	r2, [r3, #0]
 508:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 1035              		.loc 2 508 0
 1036 00fa 40F20003 		movw	r3, #:lower16:TimerTbl
 1037 00fe C0F20003 		movt	r3, #:upper16:TimerTbl
 1038 0102 BA69     		ldr	r2, [r7, #24]
 1039 0104 4FEA4212 		lsl	r2, r2, #5
 1040 0108 9B18     		adds	r3, r3, r2
 1041 010a 03F10C03 		add	r3, r3, #12
 1042 010e FA68     		ldr	r2, [r7, #12]
 1043 0110 1A60     		str	r2, [r3, #0]
 509:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerTbl[Count].TimerCallBack = TimerCallBack;
 1044              		.loc 2 509 0
 1045 0112 40F20003 		movw	r3, #:lower16:TimerTbl
 1046 0116 C0F20003 		movt	r3, #:upper16:TimerTbl
 1047 011a BA69     		ldr	r2, [r7, #24]
 1048 011c 4FEA4212 		lsl	r2, r2, #5
 1049 0120 9B18     		adds	r3, r3, r2
 1050 0122 03F11003 		add	r3, r3, #16
 1051 0126 7A68     		ldr	r2, [r7, #4]
 1052 0128 1A60     		str	r2, [r3, #0]
 510:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 1053              		.loc 2 510 0
 1054 012a 40F20003 		movw	r3, #:lower16:TimerTbl
 1055 012e C0F20003 		movt	r3, #:upper16:TimerTbl
 1056 0132 BA69     		ldr	r2, [r7, #24]
 1057 0134 4FEA4212 		lsl	r2, r2, #5
 1058 0138 9B18     		adds	r3, r3, r2
 1059 013a 03F11403 		add	r3, r3, #20
 1060 013e 3A68     		ldr	r2, [r7, #0]
 1061 0140 1A60     		str	r2, [r3, #0]
 511:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerTbl[Count].TimerPrev   = NULL;
 1062              		.loc 2 511 0
 1063 0142 40F20003 		movw	r3, #:lower16:TimerTbl
 1064 0146 C0F20003 		movt	r3, #:upper16:TimerTbl
 1065 014a BA69     		ldr	r2, [r7, #24]
 1066 014c 4FEA4212 		lsl	r2, r2, #5
 1067 0150 9B18     		adds	r3, r3, r2
 1068 0152 03F11C03 		add	r3, r3, #28
 1069 0156 4FF00002 		mov	r2, #0
 1070 015a 1A60     		str	r2, [r3, #0]
 512:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerTbl[Count].TimerNext   = NULL;
 1071              		.loc 2 512 0
 1072 015c 40F20003 		movw	r3, #:lower16:TimerTbl
 1073 0160 C0F20003 		movt	r3, #:upper16:TimerTbl
 1074 0164 BA69     		ldr	r2, [r7, #24]
 1075 0166 4FEA4212 		lsl	r2, r2, #5
 1076 016a 9B18     		adds	r3, r3, r2
 1077 016c 03F11803 		add	r3, r3, #24
 1078 0170 4FF00002 		mov	r2, #0
 1079 0174 1A60     		str	r2, [r3, #0]
 513:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                TimerID = Count + 1U;
 1080              		.loc 2 513 0
 1081 0176 BB69     		ldr	r3, [r7, #24]
 1082 0178 03F10103 		add	r3, r3, #1
 1083 017c FB61     		str	r3, [r7, #28]
 514:../Dave/Generated/src/SYSTM001/SYSTM001.c ****                break;
 1084              		.loc 2 514 0
 1085 017e 07E0     		b	.L44
 1086              	.L46:
 495:../Dave/Generated/src/SYSTM001/SYSTM001.c ****        for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 1087              		.loc 2 495 0
 1088 0180 BB69     		ldr	r3, [r7, #24]
 1089 0182 03F10103 		add	r3, r3, #1
 1090 0186 BB61     		str	r3, [r7, #24]
 1091              	.L45:
 495:../Dave/Generated/src/SYSTM001/SYSTM001.c ****        for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 1092              		.loc 2 495 0 is_stmt 0 discriminator 1
 1093 0188 BB69     		ldr	r3, [r7, #24]
 1094 018a 1F2B     		cmp	r3, #31
 1095 018c 7FF66CAF 		bls	.L47
 1096              	.L44:
 515:../Dave/Generated/src/SYSTM001/SYSTM001.c ****             }
 516:../Dave/Generated/src/SYSTM001/SYSTM001.c ****         }
 517:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 518:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 519:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   return (handle_t)TimerID;
 1097              		.loc 2 519 0 is_stmt 1
 1098 0190 FB69     		ldr	r3, [r7, #28]
 520:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }  
 1099              		.loc 2 520 0
 1100 0192 1846     		mov	r0, r3
 1101 0194 07F12407 		add	r7, r7, #36
 1102 0198 BD46     		mov	sp, r7
 1103 019a 80BC     		pop	{r7}
 1104 019c 7047     		bx	lr
 1105              		.cfi_endproc
 1106              	.LFE117:
 1108 019e 00BF     		.section	.text.SYSTM001_StartTimer,"ax",%progbits
 1109              		.align	2
 1110              		.global	SYSTM001_StartTimer
 1111              		.thumb
 1112              		.thumb_func
 1114              	SYSTM001_StartTimer:
 1115              	.LFB118:
 521:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 522:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 523:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  Interface to start the software timer .
 524:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 525:../Dave/Generated/src/SYSTM001/SYSTM001.c **** status_t SYSTM001_StartTimer(handle_t  Handle) 
 526:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 1116              		.loc 2 526 0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 16
 1119              		@ frame_needed = 1, uses_anonymous_args = 0
 1120 0000 80B5     		push	{r7, lr}
 1121              	.LCFI29:
 1122              		.cfi_def_cfa_offset 8
 1123              		.cfi_offset 7, -8
 1124              		.cfi_offset 14, -4
 1125 0002 84B0     		sub	sp, sp, #16
 1126              	.LCFI30:
 1127              		.cfi_def_cfa_offset 24
 1128 0004 00AF     		add	r7, sp, #0
 1129              	.LCFI31:
 1130              		.cfi_def_cfa_register 7
 1131 0006 7860     		str	r0, [r7, #4]
 527:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   status_t Error = (status_t )DAVEApp_SUCCESS;
 1132              		.loc 2 527 0
 1133 0008 4FF00003 		mov	r3, #0
 1134 000c FB60     		str	r3, [r7, #12]
 528:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 529:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 530:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Check validity of parameter */
 531:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(Handle > SYSTM001_CFG_MAX_TMR)
 1135              		.loc 2 531 0
 1136 000e 7B68     		ldr	r3, [r7, #4]
 1137 0010 202B     		cmp	r3, #32
 1138 0012 02D9     		bls	.L50
 532:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 533:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 1139              		.loc 2 533 0
 1140 0014 4FF00103 		mov	r3, #1
 1141 0018 FB60     		str	r3, [r7, #12]
 1142              	.L50:
 534:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 535:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 536:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 1143              		.loc 2 536 0
 1144 001a 40F20003 		movw	r3, #:lower16:TimerTracker
 1145 001e C0F20003 		movt	r3, #:upper16:TimerTracker
 1146 0022 1A68     		ldr	r2, [r3, #0]
 1147 0024 7B68     		ldr	r3, [r7, #4]
 1148 0026 03F1FF33 		add	r3, r3, #-1
 1149 002a 22FA03F3 		lsr	r3, r2, r3
 1150 002e 03F00103 		and	r3, r3, #1
 1151 0032 002B     		cmp	r3, #0
 1152 0034 02D1     		bne	.L51
 537:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 538:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 1153              		.loc 2 538 0
 1154 0036 4FF00103 		mov	r3, #1
 1155 003a FB60     		str	r3, [r7, #12]
 1156              	.L51:
 539:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 540:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 541:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Any timer with time '0', can't start again. */
 542:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 1157              		.loc 2 542 0
 1158 003c 7B68     		ldr	r3, [r7, #4]
 1159 003e 03F1FF32 		add	r2, r3, #-1
 1160 0042 40F20003 		movw	r3, #:lower16:TimerTbl
 1161 0046 C0F20003 		movt	r3, #:upper16:TimerTbl
 1162 004a 4FEA4212 		lsl	r2, r2, #5
 1163 004e 9B18     		adds	r3, r3, r2
 1164 0050 03F10803 		add	r3, r3, #8
 1165 0054 1B68     		ldr	r3, [r3, #0]
 1166 0056 002B     		cmp	r3, #0
 1167 0058 02D1     		bne	.L52
 543:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 544:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 1168              		.loc 2 544 0
 1169 005a 4FF00103 		mov	r3, #1
 1170 005e FB60     		str	r3, [r7, #12]
 1171              	.L52:
 545:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 546:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 547:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   
 548:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   
 549:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(Error == (status_t)DAVEApp_SUCCESS)
 1172              		.loc 2 549 0
 1173 0060 FB68     		ldr	r3, [r7, #12]
 1174 0062 002B     		cmp	r3, #0
 1175 0064 1FD1     		bne	.L53
 550:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 551:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Check if timer is running */
 552:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 1176              		.loc 2 552 0
 1177 0066 7B68     		ldr	r3, [r7, #4]
 1178 0068 03F1FF32 		add	r2, r3, #-1
 1179 006c 40F20003 		movw	r3, #:lower16:TimerTbl
 1180 0070 C0F20003 		movt	r3, #:upper16:TimerTbl
 1181 0074 4FEA4212 		lsl	r2, r2, #5
 1182 0078 9B18     		adds	r3, r3, r2
 1183 007a 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 1184 007c 002B     		cmp	r3, #0
 1185 007e 12D0     		beq	.L53
 553:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 554:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* set timer status as SYSTM001_STATE_RUNNING */
 555:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 1186              		.loc 2 555 0
 1187 0080 7B68     		ldr	r3, [r7, #4]
 1188 0082 03F1FF32 		add	r2, r3, #-1
 1189 0086 40F20003 		movw	r3, #:lower16:TimerTbl
 1190 008a C0F20003 		movt	r3, #:upper16:TimerTbl
 1191 008e 4FEA4212 		lsl	r2, r2, #5
 1192 0092 9B18     		adds	r3, r3, r2
 1193 0094 4FF00002 		mov	r2, #0
 1194 0098 5A71     		strb	r2, [r3, #5]
 556:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Insert this timer into timer list  */
 557:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       SYSTM001_lInsertTimerList((Handle - 1U));
 1195              		.loc 2 557 0
 1196 009a 7B68     		ldr	r3, [r7, #4]
 1197 009c 03F1FF33 		add	r3, r3, #-1
 1198 00a0 1846     		mov	r0, r3
 1199 00a2 FFF7FEFF 		bl	SYSTM001_lInsertTimerList
 1200              	.L53:
 558:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 559:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 560:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 561:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   return Error;
 1201              		.loc 2 561 0
 1202 00a6 FB68     		ldr	r3, [r7, #12]
 562:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 1203              		.loc 2 562 0
 1204 00a8 1846     		mov	r0, r3
 1205 00aa 07F11007 		add	r7, r7, #16
 1206 00ae BD46     		mov	sp, r7
 1207 00b0 80BD     		pop	{r7, pc}
 1208              		.cfi_endproc
 1209              	.LFE118:
 1211 00b2 00BF     		.section	.text.SYSTM001_StopTimer,"ax",%progbits
 1212              		.align	2
 1213              		.global	SYSTM001_StopTimer
 1214              		.thumb
 1215              		.thumb_func
 1217              	SYSTM001_StopTimer:
 1218              	.LFB119:
 563:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 564:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 565:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 566:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  Interface to stop the software timer.
 567:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 568:../Dave/Generated/src/SYSTM001/SYSTM001.c **** status_t SYSTM001_StopTimer(handle_t Handle) 
 569:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 1219              		.loc 2 569 0
 1220              		.cfi_startproc
 1221              		@ args = 0, pretend = 0, frame = 16
 1222              		@ frame_needed = 1, uses_anonymous_args = 0
 1223 0000 80B5     		push	{r7, lr}
 1224              	.LCFI32:
 1225              		.cfi_def_cfa_offset 8
 1226              		.cfi_offset 7, -8
 1227              		.cfi_offset 14, -4
 1228 0002 84B0     		sub	sp, sp, #16
 1229              	.LCFI33:
 1230              		.cfi_def_cfa_offset 24
 1231 0004 00AF     		add	r7, sp, #0
 1232              	.LCFI34:
 1233              		.cfi_def_cfa_register 7
 1234 0006 7860     		str	r0, [r7, #4]
 570:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   status_t Error = (status_t )DAVEApp_SUCCESS;
 1235              		.loc 2 570 0
 1236 0008 4FF00003 		mov	r3, #0
 1237 000c FB60     		str	r3, [r7, #12]
 571:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 572:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 573:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Check validity of parameter        */
 574:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(Handle > SYSTM001_CFG_MAX_TMR)
 1238              		.loc 2 574 0
 1239 000e 7B68     		ldr	r3, [r7, #4]
 1240 0010 202B     		cmp	r3, #32
 1241 0012 02D9     		bls	.L56
 575:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 576:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 1242              		.loc 2 576 0
 1243 0014 4FF00103 		mov	r3, #1
 1244 0018 FB60     		str	r3, [r7, #12]
 1245              	.L56:
 577:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 578:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 579:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 1246              		.loc 2 579 0
 1247 001a 40F20003 		movw	r3, #:lower16:TimerTracker
 1248 001e C0F20003 		movt	r3, #:upper16:TimerTracker
 1249 0022 1A68     		ldr	r2, [r3, #0]
 1250 0024 7B68     		ldr	r3, [r7, #4]
 1251 0026 03F1FF33 		add	r3, r3, #-1
 1252 002a 22FA03F3 		lsr	r3, r2, r3
 1253 002e 03F00103 		and	r3, r3, #1
 1254 0032 002B     		cmp	r3, #0
 1255 0034 02D1     		bne	.L57
 580:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 581:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 1256              		.loc 2 581 0
 1257 0036 4FF00103 		mov	r3, #1
 1258 003a FB60     		str	r3, [r7, #12]
 1259              	.L57:
 582:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 583:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 584:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 585:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(Error == (status_t)DAVEApp_SUCCESS)
 1260              		.loc 2 585 0
 1261 003c FB68     		ldr	r3, [r7, #12]
 1262 003e 002B     		cmp	r3, #0
 1263 0040 1FD1     		bne	.L58
 586:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 587:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Check whether Timer is in Stop state */
 588:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 1264              		.loc 2 588 0
 1265 0042 7B68     		ldr	r3, [r7, #4]
 1266 0044 03F1FF32 		add	r2, r3, #-1
 1267 0048 40F20003 		movw	r3, #:lower16:TimerTbl
 1268 004c C0F20003 		movt	r3, #:upper16:TimerTbl
 1269 0050 4FEA4212 		lsl	r2, r2, #5
 1270 0054 9B18     		adds	r3, r3, r2
 1271 0056 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 1272 0058 012B     		cmp	r3, #1
 1273 005a 12D0     		beq	.L58
 589:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 590:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* remove Timer from node list */
 591:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       SYSTM001_lRemoveTimerList((Handle - 1U));
 1274              		.loc 2 591 0
 1275 005c 7B68     		ldr	r3, [r7, #4]
 1276 005e 03F1FF33 		add	r3, r3, #-1
 1277 0062 1846     		mov	r0, r3
 1278 0064 FFF7FEFF 		bl	SYSTM001_lRemoveTimerList
 592:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 593:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Set timer status as SYSTM001_STATE_STOPPED  */
 594:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 1279              		.loc 2 594 0
 1280 0068 7B68     		ldr	r3, [r7, #4]
 1281 006a 03F1FF32 		add	r2, r3, #-1
 1282 006e 40F20003 		movw	r3, #:lower16:TimerTbl
 1283 0072 C0F20003 		movt	r3, #:upper16:TimerTbl
 1284 0076 4FEA4212 		lsl	r2, r2, #5
 1285 007a 9B18     		adds	r3, r3, r2
 1286 007c 4FF00102 		mov	r2, #1
 1287 0080 5A71     		strb	r2, [r3, #5]
 1288              	.L58:
 595:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 596:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 597:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 598:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   return Error;
 1289              		.loc 2 598 0
 1290 0082 FB68     		ldr	r3, [r7, #12]
 599:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 1291              		.loc 2 599 0
 1292 0084 1846     		mov	r0, r3
 1293 0086 07F11007 		add	r7, r7, #16
 1294 008a BD46     		mov	sp, r7
 1295 008c 80BD     		pop	{r7, pc}
 1296              		.cfi_endproc
 1297              	.LFE119:
 1299 008e 00BF     		.section	.text.SYSTM001_DeleteTimer,"ax",%progbits
 1300              		.align	2
 1301              		.global	SYSTM001_DeleteTimer
 1302              		.thumb
 1303              		.thumb_func
 1305              	SYSTM001_DeleteTimer:
 1306              	.LFB120:
 600:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 601:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 602:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  Function to delete the Timer instance.
 603:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 604:../Dave/Generated/src/SYSTM001/SYSTM001.c **** status_t SYSTM001_DeleteTimer(handle_t Handle) 
 605:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 1307              		.loc 2 605 0
 1308              		.cfi_startproc
 1309              		@ args = 0, pretend = 0, frame = 16
 1310              		@ frame_needed = 1, uses_anonymous_args = 0
 1311 0000 80B5     		push	{r7, lr}
 1312              	.LCFI35:
 1313              		.cfi_def_cfa_offset 8
 1314              		.cfi_offset 7, -8
 1315              		.cfi_offset 14, -4
 1316 0002 84B0     		sub	sp, sp, #16
 1317              	.LCFI36:
 1318              		.cfi_def_cfa_offset 24
 1319 0004 00AF     		add	r7, sp, #0
 1320              	.LCFI37:
 1321              		.cfi_def_cfa_register 7
 1322 0006 7860     		str	r0, [r7, #4]
 606:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   status_t Error = (status_t )DAVEApp_SUCCESS;
 1323              		.loc 2 606 0
 1324 0008 4FF00003 		mov	r3, #0
 1325 000c FB60     		str	r3, [r7, #12]
 607:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 608:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* Check validity of parameter        */
 609:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(Handle > SYSTM001_CFG_MAX_TMR)
 1326              		.loc 2 609 0
 1327 000e 7B68     		ldr	r3, [r7, #4]
 1328 0010 202B     		cmp	r3, #32
 1329 0012 02D9     		bls	.L61
 610:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 611:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 1330              		.loc 2 611 0
 1331 0014 4FF00103 		mov	r3, #1
 1332 0018 FB60     		str	r3, [r7, #12]
 1333              	.L61:
 612:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 613:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 614:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 1334              		.loc 2 614 0
 1335 001a 40F20003 		movw	r3, #:lower16:TimerTracker
 1336 001e C0F20003 		movt	r3, #:upper16:TimerTracker
 1337 0022 1A68     		ldr	r2, [r3, #0]
 1338 0024 7B68     		ldr	r3, [r7, #4]
 1339 0026 03F1FF33 		add	r3, r3, #-1
 1340 002a 22FA03F3 		lsr	r3, r2, r3
 1341 002e 03F00103 		and	r3, r3, #1
 1342 0032 002B     		cmp	r3, #0
 1343 0034 02D1     		bne	.L62
 615:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 616:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 1344              		.loc 2 616 0
 1345 0036 4FF00103 		mov	r3, #1
 1346 003a FB60     		str	r3, [r7, #12]
 1347              	.L62:
 617:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 618:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 619:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 620:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   if(Error == (status_t)DAVEApp_SUCCESS)
 1348              		.loc 2 620 0
 1349 003c FB68     		ldr	r3, [r7, #12]
 1350 003e 002B     		cmp	r3, #0
 1351 0040 26D1     		bne	.L63
 621:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   {
 622:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Check if timer is running */
 623:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 1352              		.loc 2 623 0
 1353 0042 7B68     		ldr	r3, [r7, #4]
 1354 0044 03F1FF32 		add	r2, r3, #-1
 1355 0048 40F20003 		movw	r3, #:lower16:TimerTbl
 1356 004c C0F20003 		movt	r3, #:upper16:TimerTbl
 1357 0050 4FEA4212 		lsl	r2, r2, #5
 1358 0054 9B18     		adds	r3, r3, r2
 1359 0056 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 1360 0058 002B     		cmp	r3, #0
 1361 005a 05D1     		bne	.L64
 624:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     {
 625:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       /* Yes,remove this timer from timer list*/
 626:../Dave/Generated/src/SYSTM001/SYSTM001.c ****       SYSTM001_lRemoveTimerList((Handle - 1U));
 1362              		.loc 2 626 0
 1363 005c 7B68     		ldr	r3, [r7, #4]
 1364 005e 03F1FF33 		add	r3, r3, #-1
 1365 0062 1846     		mov	r0, r3
 1366 0064 FFF7FEFF 		bl	SYSTM001_lRemoveTimerList
 1367              	.L64:
 627:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     }
 628:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 629:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     /* Release resource that this timer hold*/
 630:../Dave/Generated/src/SYSTM001/SYSTM001.c ****     TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 1368              		.loc 2 630 0
 1369 0068 7B68     		ldr	r3, [r7, #4]
 1370 006a 03F1FF33 		add	r3, r3, #-1
 1371 006e 4FF00102 		mov	r2, #1
 1372 0072 02FA03F3 		lsl	r3, r2, r3
 1373 0076 6FEA0302 		mvn	r2, r3
 1374 007a 40F20003 		movw	r3, #:lower16:TimerTracker
 1375 007e C0F20003 		movt	r3, #:upper16:TimerTracker
 1376 0082 1B68     		ldr	r3, [r3, #0]
 1377 0084 1A40     		ands	r2, r2, r3
 1378 0086 40F20003 		movw	r3, #:lower16:TimerTracker
 1379 008a C0F20003 		movt	r3, #:upper16:TimerTracker
 1380 008e 1A60     		str	r2, [r3, #0]
 1381              	.L63:
 631:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   }
 632:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 633:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   return Error;
 1382              		.loc 2 633 0
 1383 0090 FB68     		ldr	r3, [r7, #12]
 634:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 635:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 1384              		.loc 2 635 0
 1385 0092 1846     		mov	r0, r3
 1386 0094 07F11007 		add	r7, r7, #16
 1387 0098 BD46     		mov	sp, r7
 1388 009a 80BD     		pop	{r7, pc}
 1389              		.cfi_endproc
 1390              	.LFE120:
 1392              		.section	.text.SYSTM001_GetTime,"ax",%progbits
 1393              		.align	2
 1394              		.global	SYSTM001_GetTime
 1395              		.thumb
 1396              		.thumb_func
 1398              	SYSTM001_GetTime:
 1399              	.LFB121:
 636:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 637:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 638:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  Interface to get the current system time.
 639:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 640:../Dave/Generated/src/SYSTM001/SYSTM001.c **** uint32_t  SYSTM001_GetTime(void)
 641:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 1400              		.loc 2 641 0
 1401              		.cfi_startproc
 1402              		@ args = 0, pretend = 0, frame = 0
 1403              		@ frame_needed = 1, uses_anonymous_args = 0
 1404              		@ link register save eliminated.
 1405 0000 80B4     		push	{r7}
 1406              	.LCFI38:
 1407              		.cfi_def_cfa_offset 4
 1408              		.cfi_offset 7, -4
 1409 0002 00AF     		add	r7, sp, #0
 1410              	.LCFI39:
 1411              		.cfi_def_cfa_register 7
 642:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* <<<DD_SYSTM001 _API_6>>> */
 643:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 1412              		.loc 2 643 0
 1413 0004 40F20003 		movw	r3, #:lower16:SysTickCount
 1414 0008 C0F20003 		movt	r3, #:upper16:SysTickCount
 1415 000c 1B68     		ldr	r3, [r3, #0]
 644:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 1416              		.loc 2 644 0
 1417 000e 1846     		mov	r0, r3
 1418 0010 BD46     		mov	sp, r7
 1419 0012 80BC     		pop	{r7}
 1420 0014 7047     		bx	lr
 1421              		.cfi_endproc
 1422              	.LFE121:
 1424 0016 00BF     		.section	.text.SYSTM001_GetSysTickCount,"ax",%progbits
 1425              		.align	2
 1426              		.global	SYSTM001_GetSysTickCount
 1427              		.thumb
 1428              		.thumb_func
 1430              	SYSTM001_GetSysTickCount:
 1431              	.LFB122:
 645:../Dave/Generated/src/SYSTM001/SYSTM001.c **** 
 646:../Dave/Generated/src/SYSTM001/SYSTM001.c **** /*
 647:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  Utility function to get the no of system ticks for the 
 648:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  *  specified period.
 649:../Dave/Generated/src/SYSTM001/SYSTM001.c ****  */
 650:../Dave/Generated/src/SYSTM001/SYSTM001.c **** uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
 651:../Dave/Generated/src/SYSTM001/SYSTM001.c **** {
 1432              		.loc 2 651 0
 1433              		.cfi_startproc
 1434              		@ args = 0, pretend = 0, frame = 16
 1435              		@ frame_needed = 1, uses_anonymous_args = 0
 1436              		@ link register save eliminated.
 1437 0000 80B4     		push	{r7}
 1438              	.LCFI40:
 1439              		.cfi_def_cfa_offset 4
 1440              		.cfi_offset 7, -4
 1441 0002 85B0     		sub	sp, sp, #20
 1442              	.LCFI41:
 1443              		.cfi_def_cfa_offset 24
 1444 0004 00AF     		add	r7, sp, #0
 1445              	.LCFI42:
 1446              		.cfi_def_cfa_register 7
 1447 0006 7860     		str	r0, [r7, #4]
 652:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   /* <<<DD_SYSTM001 _API_7>>> */
 653:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 1448              		.loc 2 653 0
 1449 0008 7A68     		ldr	r2, [r7, #4]
 1450 000a 4DF2C043 		movw	r3, #54464
 1451 000e C0F20103 		movt	r3, 1
 1452 0012 03FB02F3 		mul	r3, r3, r2
 1453 0016 FB60     		str	r3, [r7, #12]
 654:../Dave/Generated/src/SYSTM001/SYSTM001.c ****   return Count;
 1454              		.loc 2 654 0
 1455 0018 FB68     		ldr	r3, [r7, #12]
 655:../Dave/Generated/src/SYSTM001/SYSTM001.c **** }
 1456              		.loc 2 655 0
 1457 001a 1846     		mov	r0, r3
 1458 001c 07F11407 		add	r7, r7, #20
 1459 0020 BD46     		mov	sp, r7
 1460 0022 80BC     		pop	{r7}
 1461 0024 7047     		bx	lr
 1462              		.cfi_endproc
 1463              	.LFE122:
 1465 0026 00BF     		.text
 1466              	.Letext0:
 1467              		.file 3 "D:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 1468              		.file 4 "d:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 1469              		.file 5 "E:\\Project_Double_Wheel_Self_Balance_Car\\Merge\\XMC4500_IO_Test\\Dave\\Generated\\inc\\
 1470              		.file 6 "E:\\Project_Double_Wheel_Self_Balance_Car\\Merge\\XMC4500_IO_Test\\Dave\\Generated\\inc\\
DEFINED SYMBOLS
                            *ABS*:00000000 SYSTM001.c
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:20     .text.NVIC_GetPriorityGrouping:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:54     .text.NVIC_SetPriority:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:58     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:116    .text.NVIC_EncodePriority:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:120    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:196    .text.SysTick_Config:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:200    .text.SysTick_Config:00000000 SysTick_Config
                            *COM*:00000400 TimerTbl
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:265    .bss:00000000 TimerList
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:262    .bss:00000000 $d
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:271    .bss:00000004 TimerTracker
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:277    .bss:00000008 SysTickCount
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:280    .text.SYSTM001_lInsertTimerList:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:284    .text.SYSTM001_lInsertTimerList:00000000 SYSTM001_lInsertTimerList
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:528    .text.SYSTM001_lRemoveTimerList:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:532    .text.SYSTM001_lRemoveTimerList:00000000 SYSTM001_lRemoveTimerList
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:663    .text.SYSTM001_lTimerHandler:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:667    .text.SYSTM001_lTimerHandler:00000000 SYSTM001_lTimerHandler
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:771    .text.SysTick_Handler:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:776    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:838    .text.SYSTM001_Init:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:843    .text.SYSTM001_Init:00000000 SYSTM001_Init
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:899    .text.SYSTM001_CreateTimer:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:904    .text.SYSTM001_CreateTimer:00000000 SYSTM001_CreateTimer
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1109   .text.SYSTM001_StartTimer:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1114   .text.SYSTM001_StartTimer:00000000 SYSTM001_StartTimer
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1212   .text.SYSTM001_StopTimer:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1217   .text.SYSTM001_StopTimer:00000000 SYSTM001_StopTimer
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1300   .text.SYSTM001_DeleteTimer:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1305   .text.SYSTM001_DeleteTimer:00000000 SYSTM001_DeleteTimer
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1393   .text.SYSTM001_GetTime:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1398   .text.SYSTM001_GetTime:00000000 SYSTM001_GetTime
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1425   .text.SYSTM001_GetSysTickCount:00000000 $t
C:\Users\Mikew\AppData\Local\Temp\ccSm4tN9.s:1430   .text.SYSTM001_GetSysTickCount:00000000 SYSTM001_GetSysTickCount
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.6730aed6a8e49268c462cbcb73e91a8e
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.uc_id.h.35.91819d6149ee56f9404d69053d48d018
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.82a8db895dc146da001475dd68223522
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.373da30395a62a28c83a9dba6a08372e
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.SYSTM001.h.64.6ecb31c49bc3e7691644fdcdfc11b5cd

UNDEFINED SYMBOLS
CLK001_Init
