{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574305120768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574305120768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:58:40 2019 " "Processing started: Wed Nov 20 20:58:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574305120768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574305120768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_movement -c vga_movement " "Command: quartus_sta vga_movement -c vga_movement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574305120768 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574305120986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574305121424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574305121424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305121471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305121471 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_movement.sdc " "Synopsys Design Constraints File file not found: 'vga_movement.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574305121877 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305121877 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:U3\|clk_reg_1 control:U3\|clk_reg_1 " "create_clock -period 1.000 -name control:U3\|clk_reg_1 control:U3\|clk_reg_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574305121877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkk clkk " "create_clock -period 1.000 -name clkk clkk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574305121877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:U0\|clk_reg_1 divisor:U0\|clk_reg_1 " "create_clock -period 1.000 -name divisor:U0\|clk_reg_1 divisor:U0\|clk_reg_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574305121877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockgen clockgen " "create_clock -period 1.000 -name clockgen clockgen" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574305121877 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574305121877 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574305121877 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574305121877 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574305121877 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574305121892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574305121924 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574305121924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.205 " "Worst-case setup slack is -4.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.205             -63.212 clockgen  " "   -4.205             -63.212 clockgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.059             -67.695 clkk  " "   -4.059             -67.695 clkk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.361            -111.594 divisor:U0\|clk_reg_1  " "   -3.361            -111.594 divisor:U0\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.268             -16.140 control:U3\|clk_reg_1  " "   -1.268             -16.140 control:U3\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305121924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.406 " "Worst-case hold slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 divisor:U0\|clk_reg_1  " "    0.406               0.000 divisor:U0\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 control:U3\|clk_reg_1  " "    0.586               0.000 control:U3\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 clkk  " "    0.653               0.000 clkk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 clockgen  " "    0.654               0.000 clockgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305121924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574305121939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574305121939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clkk  " "   -3.000             -45.405 clkk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clockgen  " "   -3.000             -45.405 clockgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -53.970 divisor:U0\|clk_reg_1  " "   -1.285             -53.970 divisor:U0\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 control:U3\|clk_reg_1  " "   -1.285             -23.130 control:U3\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305121939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305121939 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574305122017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574305122033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574305122267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574305122298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574305122314 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574305122314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.785 " "Worst-case setup slack is -3.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.785             -52.941 clockgen  " "   -3.785             -52.941 clockgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.676             -57.245 clkk  " "   -3.676             -57.245 clkk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.968             -98.130 divisor:U0\|clk_reg_1  " "   -2.968             -98.130 divisor:U0\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.043             -12.678 control:U3\|clk_reg_1  " "   -1.043             -12.678 control:U3\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305122314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 divisor:U0\|clk_reg_1  " "    0.355               0.000 divisor:U0\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 control:U3\|clk_reg_1  " "    0.542               0.000 control:U3\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 clkk  " "    0.596               0.000 clkk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 clockgen  " "    0.598               0.000 clockgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305122330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574305122330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574305122330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clkk  " "   -3.000             -45.405 clkk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clockgen  " "   -3.000             -45.405 clockgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -53.970 divisor:U0\|clk_reg_1  " "   -1.285             -53.970 divisor:U0\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 control:U3\|clk_reg_1  " "   -1.285             -23.130 control:U3\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305122345 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574305122439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574305122506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574305122506 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574305122506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.609 " "Worst-case setup slack is -1.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.609             -14.969 clockgen  " "   -1.609             -14.969 clockgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554             -17.180 clkk  " "   -1.554             -17.180 clkk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119             -32.755 divisor:U0\|clk_reg_1  " "   -1.119             -32.755 divisor:U0\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.266 control:U3\|clk_reg_1  " "   -0.093              -0.266 control:U3\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305122522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 divisor:U0\|clk_reg_1  " "    0.183               0.000 divisor:U0\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 control:U3\|clk_reg_1  " "    0.260               0.000 control:U3\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clkk  " "    0.297               0.000 clkk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clockgen  " "    0.298               0.000 clockgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305122522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574305122537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574305122537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.668 clockgen  " "   -3.000             -45.668 clockgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.318 clkk  " "   -3.000             -45.318 clkk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 divisor:U0\|clk_reg_1  " "   -1.000             -42.000 divisor:U0\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 control:U3\|clk_reg_1  " "   -1.000             -18.000 control:U3\|clk_reg_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574305122537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574305122537 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574305123006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574305123006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574305123084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:58:43 2019 " "Processing ended: Wed Nov 20 20:58:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574305123084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574305123084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574305123084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574305123084 ""}
