# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_cpu.srcs/sources_1/ip/clk_wiz_0" \
"../../../../project_cpu.srcs/sources_1/ip/inst_memory/sim/inst_memory.v" \
"../../../../project_cpu.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
