
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 42703
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.859 ; gain = 0.023 ; free physical = 10433 ; free virtual = 88524
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2116485
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2918.500 ; gain = 226.828 ; free physical = 9050 ; free virtual = 87141
Synthesis current peak Physical Memory [PSS] (MB): peak = 2357.984; parent = 2148.081; children = 209.903
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3902.484; parent = 2937.348; children = 965.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_bkb' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_bkb.v:7]
INFO: [Synth 8-3876] $readmem data file './activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_bkb.dat' is read successfully [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_bkb.v:31]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_bkb' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_bkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_exp_vals_RAM_AUTO_1R1W' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_exp_vals_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_exp_vals_RAM_AUTO_1R1W' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_exp_vals_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_x_RAM_AUTO_1R1W' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_x_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_x_RAM_AUTO_1R1W' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_x_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_110' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_110.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_mux_83_16_1_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_mux_83_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_mux_83_16_1_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_mux_83_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_flow_control_loop_pipe_sequential_init' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_flow_control_loop_pipe_sequential_init' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_110' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_110.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_18' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_18.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_18' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_18.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_17' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_17' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_17.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_16' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_16.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_16' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_16.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_14' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_14.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_14' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_15' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_15.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_15' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_15.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_13' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_13.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_13' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_11' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_11' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_25' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_25.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_25' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_25.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_mean' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_mean.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_mux_42_32_1_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_mux_42_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_mux_42_32_1_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_mux_42_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_mean' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_mean.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_var' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_var.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_var' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_var.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_norm11' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_norm11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_norm11' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_norm11.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_sum' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_sum.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_sum' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_sum.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_norm' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_norm.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_norm' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_norm.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_3' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/data/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/data/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_3' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_2' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_2' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_flow_control_loop_pipe' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_flow_control_loop_pipe' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fifo_w32_d2_S' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fifo_w32_d2_S_ShiftReg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S.v:107]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fifo_w32_d2_S_ShiftReg' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S.v:107]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fifo_w32_d2_S' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_max_broadcast_proc' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_max_broadcast_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_max_broadcast_proc' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_max_broadcast_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_20_proc6' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_20_proc6.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_20_proc6' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_20_proc6.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Block_for_end26_proc' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Block_for_end26_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fifo_w32_d2_S_x' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fifo_w32_d2_S_x_ShiftReg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S_x.v:107]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fifo_w32_d2_S_x_ShiftReg' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S_x.v:107]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fifo_w32_d2_S_x' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S_x.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Block_for_end26_proc' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Block_for_end26_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_22_proc7' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_22_proc7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Loop_loop_22_proc7' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_22_proc7.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fifo_w32_d32768_A' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d32768_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fifo_w32_d32768_A_ram' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d32768_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fifo_w32_d32768_A_ram' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d32768_A.v:161]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fifo_w32_d32768_A' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d32768_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fifo_w32_d2_S_x0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S_x0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fifo_w32_d2_S_x0_ShiftReg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S_x0.v:111]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fifo_w32_d2_S_x0_ShiftReg' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S_x0.v:111]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fifo_w32_d2_S_x0' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fifo_w32_d2_S_x0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_ShiftReg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_ShiftReg' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_ShiftReg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_ShiftReg' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_float_mask_safe_softmax.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_max' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_max.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_max' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_max.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_exp' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_exp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_exp' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_exp.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_output' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_output.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_mux_21_32_1_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_mux_21_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_mux_21_32_1_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_mux_21_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_output' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_output.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_12' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_12' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_19' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_19.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_bf16add' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_bf16add.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_bf16add' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_bf16add.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_19' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_19.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_23' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_23.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_23' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_23.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_24' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_24.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_loop_24' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_24.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_control_s_axi' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_control_s_axi.v:237]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_control_s_axi' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_store' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized0' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized0' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_mem' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_mem' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized2' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized2' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized3' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized2' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized2' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized3' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_store' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_load' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized4' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized3' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized3' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized4' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized5' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_mem__parameterized0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_mem__parameterized0' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized5' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_load' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_write' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized6' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized4' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized4' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized6' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_throttle' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized7' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized5' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized5' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized7' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized8' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized6' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized6' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized8' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_throttle' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_write' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_read' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1332]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_read' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_gmem2_m_axi.v:1708]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_control_s_axi.v:323]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3242.883 ; gain = 551.211 ; free physical = 9013 ; free virtual = 87111
Synthesis current peak Physical Memory [PSS] (MB): peak = 2564.957; parent = 2355.087; children = 209.903
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4208.023; parent = 3242.887; children = 965.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3257.727 ; gain = 566.055 ; free physical = 9009 ; free virtual = 87107
Synthesis current peak Physical Memory [PSS] (MB): peak = 2564.957; parent = 2355.087; children = 209.903
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4222.867; parent = 3257.730; children = 965.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3257.727 ; gain = 566.055 ; free physical = 9015 ; free virtual = 87112
Synthesis current peak Physical Memory [PSS] (MB): peak = 2564.957; parent = 2355.087; children = 209.903
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4222.867; parent = 3257.730; children = 965.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3271.664 ; gain = 0.000 ; free physical = 8923 ; free virtual = 87021
INFO: [Netlist 29-17] Analyzing 6618 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/activation_accelerator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/activation_accelerator_ooc.xdc] for cell 'inst'
Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3464.477 ; gain = 0.000 ; free physical = 8748 ; free virtual = 86846
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 150 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 45 instances
  FDE => FDRE: 105 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3464.477 ; gain = 0.000 ; free physical = 8741 ; free virtual = 86839
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 3464.477 ; gain = 772.805 ; free physical = 8966 ; free virtual = 87064
Synthesis current peak Physical Memory [PSS] (MB): peak = 2651.721; parent = 2442.154; children = 209.903
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4397.602; parent = 3432.465; children = 965.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 3464.477 ; gain = 772.805 ; free physical = 8960 ; free virtual = 87059
Synthesis current peak Physical Memory [PSS] (MB): peak = 2651.721; parent = 2442.154; children = 209.903
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4397.602; parent = 3432.465; children = 965.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 3464.477 ; gain = 772.805 ; free physical = 8965 ; free virtual = 87064
Synthesis current peak Physical Memory [PSS] (MB): peak = 2651.721; parent = 2442.154; children = 209.903
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4397.602; parent = 3432.465; children = 965.137
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_346_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_110.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_346_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_18.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_346_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_17.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_346_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_16.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_346_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_14.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_346_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_15.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_346_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_13.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_346_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_1.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_346_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_11.v:255]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_reg_288_reg' and it is trimmed from '11' to '10' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_exp.v:360]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'activation_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'activation_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_bkb:/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator_x_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6793] RAM ("activation_accelerator_fifo_w32_d32768_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 4 
INFO: [Synth 8-6793] RAM ("activation_accelerator_fifo_w32_d32768_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 4 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "activation_accelerator_fifo_w32_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "activation_accelerator_fifo_w32_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "activation_accelerator_fifo_w32_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "activation_accelerator_fifo_w32_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "activation_accelerator_fifo_w32_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "activation_accelerator_fifo_w32_d32768_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "activation_accelerator_fifo_w32_d32768_A_ram:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'activation_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'activation_accelerator_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "activation_accelerator_gmem0_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "activation_accelerator_gmem1_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "activation_accelerator_gmem2_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 3464.477 ; gain = 772.805 ; free physical = 8906 ; free virtual = 87013
Synthesis current peak Physical Memory [PSS] (MB): peak = 2651.721; parent = 2442.154; children = 209.903
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4397.602; parent = 3432.465; children = 965.137
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized2) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized2) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized2) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1:/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1:/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1:/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1:/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized2) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_float_mask_safe_softmax_fu_725/float_mask_safe_softmax_Loop_loop_20_proc6_U0/fsub_32ns_32ns_32_4_full_dsp_1_U201/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_float_mask_safe_softmax_fu_725/float_mask_safe_softmax_Loop_loop_20_proc6_U0/fsub_32ns_32ns_32_4_full_dsp_1_U201/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_float_mask_safe_softmax_fu_725/float_mask_safe_softmax_Loop_loop_20_proc6_U0/fsub_32ns_32ns_32_4_full_dsp_1_U201/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_float_mask_safe_softmax_fu_725/float_mask_safe_softmax_Loop_loop_20_proc6_U0/fsub_32ns_32ns_32_4_full_dsp_1_U201/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized2) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U392/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U392/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U392/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U392/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U394/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U325/ce_r_reg' into 'fadd_32ns_32ns_32_4_full_dsp_1_U324/ce_r_reg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U326/ce_r_reg' into 'fadd_32ns_32ns_32_4_full_dsp_1_U324/ce_r_reg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U327/ce_r_reg' into 'fadd_32ns_32ns_32_4_full_dsp_1_U324/ce_r_reg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U328/ce_r_reg' into 'fadd_32ns_32ns_32_4_full_dsp_1_U324/ce_r_reg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U329/ce_r_reg' into 'fadd_32ns_32ns_32_4_full_dsp_1_U324/ce_r_reg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("activation_accelerator__GB0/exp_vals_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("activation_accelerator__GB0/exp_vals_1_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("activation_accelerator__GB0/x_2_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator__GB0/x_2_U/ram_reg"
RAM ("activation_accelerator__GB0/x_4_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator__GB0/x_4_U/ram_reg"
RAM ("activation_accelerator__GB0/x_6_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator__GB0/x_6_U/ram_reg"
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB0/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_2_fu_701/trunc_ln160_reg_416_reg[1]' (FDE) to 'grp_activation_accelerator_Pipeline_loop_2_fu_701/trunc_ln158_reg_406_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_2_fu_701/trunc_ln160_reg_416_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_loop_2_fu_701/trunc_ln158_reg_406_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_norm11_fu_617/trunc_ln270_reg_416_reg[1]' (FDE) to 'grp_activation_accelerator_Pipeline_loop_norm11_fu_617/trunc_ln267_reg_406_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_norm11_fu_617/trunc_ln270_reg_416_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_loop_norm11_fu_617/trunc_ln267_reg_406_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_norm_fu_652/trunc_ln235_reg_399_reg[1]' (FDE) to 'grp_activation_accelerator_Pipeline_loop_norm_fu_652/trunc_ln233_reg_389_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_norm_fu_652/trunc_ln235_reg_399_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_loop_norm_fu_652/trunc_ln233_reg_389_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_output_fu_775/trunc_ln387_reg_351_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_loop_output_fu_775/trunc_ln385_reg_341_reg[0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_max_fu_753/fcmp_32ns_32ns_1_2_no_dsp_1_U262/opcode_buf1_reg[3]' (FD) to 'grp_activation_accelerator_Pipeline_loop_max_fu_753/fcmp_32ns_32ns_1_2_no_dsp_1_U262/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_max_fu_753/fcmp_32ns_32ns_1_2_no_dsp_1_U262/opcode_buf1_reg[1]' (FD) to 'grp_activation_accelerator_Pipeline_loop_max_fu_753/fcmp_32ns_32ns_1_2_no_dsp_1_U262/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_max_fu_753/fcmp_32ns_32ns_1_2_no_dsp_1_U262/opcode_buf1_reg[0]' (FD) to 'grp_activation_accelerator_Pipeline_loop_max_fu_753/fcmp_32ns_32ns_1_2_no_dsp_1_U262/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_max_fu_753/fcmp_32ns_32ns_1_2_no_dsp_1_U262/opcode_buf1_reg[2]' (FD) to 'grp_activation_accelerator_Pipeline_loop_max_fu_753/fcmp_32ns_32ns_1_2_no_dsp_1_U262/opcode_buf1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_max_fu_753/\fcmp_32ns_32ns_1_2_no_dsp_1_U262/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_max_fu_753/\fcmp_32ns_32ns_1_2_no_dsp_1_U262/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[16]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[17]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[18]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[19]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[20]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[21]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[22]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[23]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[24]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[25]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[26]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[27]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[28]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[29]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[30]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U329/dout_r_reg[31]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_7_reg_827_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[16]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[17]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[18]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[19]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[20]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[21]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[22]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[23]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[24]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[25]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[26]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[27]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[28]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[29]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[30]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U328/dout_r_reg[31]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_6_reg_822_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[16]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[17]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[18]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[19]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[20]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[21]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[22]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[23]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[24]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[25]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[26]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[27]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[28]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[29]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[30]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U327/dout_r_reg[31]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_5_reg_817_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[16]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[17]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[18]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[19]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[20]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[21]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[22]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[23]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[24]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[25]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[26]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[27]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[28]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[29]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[30]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U325/dout_r_reg[31]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_3_reg_807_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[16]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[17]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[18]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[19]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[20]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[21]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[22]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[23]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[24]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[25]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[26]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[27]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[28]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[29]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[30]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U324/dout_r_reg[31]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_2_reg_802_reg[15]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'fexp_32ns_32ns_32_8_full_dsp_1_U398/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fexp_32ns_32ns_32_8_full_dsp_1_U398/\activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U326/dout_r_reg[16]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_4_reg_812_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U326/dout_r_reg[17]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_4_reg_812_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_loop_12_fu_798/fadd_32ns_32ns_32_4_full_dsp_1_U326/dout_r_reg[18]' (FD) to 'grp_activation_accelerator_Pipeline_loop_12_fu_798/trunc_ln282_4_reg_812_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_12_fu_798/\fadd_32ns_32ns_32_4_full_dsp_1_U324/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_2_fu_701/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_max_fu_753/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_norm_fu_652/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_exp_fu_763/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_norm11_fu_617/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_var_fu_607/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_output_fu_775/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_output_fu_775/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_12_fu_798/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_norm11_fu_617/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_norm_fu_652/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_2_fu_701/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_max_fu_753/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_12_fu_798/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11__6.
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U184/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U183/ce_r_reg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_no_dsp_1_U202/ce_r_reg' into 'fsub_32ns_32ns_32_4_full_dsp_1_U201/ce_r_reg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_8_full_dsp_1_U203/ce_r_reg' into 'fsub_32ns_32ns_32_4_full_dsp_1_U201/ce_r_reg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:46]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB1/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB1/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6793] RAM ("grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 4 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-6793] RAM ("grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 4 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-6793] RAM ("grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 4 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-6793] RAM ("grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 4 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg"
RAM ("activation_accelerator__GB1/y_3_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator__GB1/y_3_U/ram_reg"
RAM ("activation_accelerator__GB1/y_2_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator__GB1/y_2_U/ram_reg"
RAM ("activation_accelerator__GB1/y_1_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator__GB1/y_1_U/ram_reg"
RAM ("activation_accelerator__GB1/y_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator__GB1/y_U/ram_reg"
RAM ("activation_accelerator__GB1/x_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator__GB1/x_U/ram_reg"
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB1/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB1/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_float_mask_safe_softmax_fu_725/\float_mask_safe_softmax_Loop_loop_18_proc5_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U184/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_725/\float_mask_safe_softmax_Loop_loop_18_proc5_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U184/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_725/\float_mask_safe_softmax_Loop_loop_20_proc6_U0/fexp_32ns_32ns_32_8_full_dsp_1_U203/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_725/\float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_725/\float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_25_fu_575/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_25_fu_575/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_mean_fu_598/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_sum_fu_643/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_float_mask_safe_softmax_fu_725/\float_mask_safe_softmax_Loop_loop_18_proc5_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized7.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_8_full_dsp_1_U113/ce_r_reg' into 'fdiv_32ns_32ns_32_9_no_dsp_1_U112/ce_r_reg' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:46]
INFO: [Synth 8-4471] merging register 'sig_reg_444_reg[31:0]' into 'fdiv_32ns_32ns_32_9_no_dsp_1_U112/dout_r_reg[31:0]' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_3.v:767]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_434_reg[31:0]' into 'fexp_32ns_32ns_32_8_full_dsp_1_U113/dout_r_reg[31:0]' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5417/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_3.v:768]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_3_fu_677/\fdiv_32ns_32ns_32_9_no_dsp_1_U112/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_3_fu_677/\fexp_32ns_32ns_32_8_full_dsp_1_U113/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_3_fu_677/\fdiv_32ns_32ns_32_9_no_dsp_1_U112/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_110_fu_323/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_18_fu_351/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_13_fu_491/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_1_fu_519/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_3_fu_677/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_3_fu_677/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_17_fu_379/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_16_fu_407/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_14_fu_435/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_18_fu_351/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_17_fu_379/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_16_fu_407/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_14_fu_435/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_13_fu_491/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_1_fu_519/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_loop_110_fu_323/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_loop_3_fu_677/\fexp_32ns_32ns_32_8_full_dsp_1_U113/dout_r_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11.
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "activation_accelerator__GB4/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "gmem2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem2_m_axi_U/\load_unit/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\store_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\store_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\store_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\load_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\load_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\store_unit/bus_wide_gen.data_gen[0].data_buf_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\store_unit/bus_wide_gen.data_gen[1].data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\load_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\store_unit/bus_wide_gen.data_gen[0].data_buf_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\store_unit/bus_wide_gen.data_gen[1].data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\load_unit/bus_wide_gen.rdata_nvalid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\load_unit/bus_wide_gen.rdata_nvalid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\load_unit/fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/rs_wreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\store_unit/tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_write/rs_wreq/data_p1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem0_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:27 . Memory (MB): peak = 3464.477 ; gain = 772.805 ; free physical = 842 ; free virtual = 79013
Synthesis current peak Physical Memory [PSS] (MB): peak = 10828.123; parent = 2442.154; children = 8670.036
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16738.367; parent = 3432.469; children = 13305.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:44 . Memory (MB): peak = 3699.898 ; gain = 1008.227 ; free physical = 660 ; free virtual = 78690
Synthesis current peak Physical Memory [PSS] (MB): peak = 11234.386; parent = 2749.934; children = 8670.036
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17005.805; parent = 3699.902; children = 13305.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:03:22 . Memory (MB): peak = 3956.516 ; gain = 1264.844 ; free physical = 675 ; free virtual = 78478
Synthesis current peak Physical Memory [PSS] (MB): peak = 11453.328; parent = 2968.887; children = 8670.036
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17262.422; parent = 3956.520; children = 13305.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_17_5/gmem2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_5/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_5/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/exp_vals_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/exp_vals_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/exp_vals_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/exp_vals_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/x_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/x_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/x_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/y_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/y_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/y_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17_0/x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:03:52 . Memory (MB): peak = 3968.441 ; gain = 1276.770 ; free physical = 823 ; free virtual = 77317
Synthesis current peak Physical Memory [PSS] (MB): peak = 13277.366; parent = 2968.887; children = 10486.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19295.605; parent = 3964.527; children = 15331.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/x_mask_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/max_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/exp_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_725/sum_broadcast_stream_U/U_activation_accelerator_fifo_w32_d32768_A_ram/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/exp_vals_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/exp_vals_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/exp_vals_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/exp_vals_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/x_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/x_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/x_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/y_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/y_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/y_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/x_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:04:04 . Memory (MB): peak = 3968.441 ; gain = 1276.770 ; free physical = 925 ; free virtual = 77468
Synthesis current peak Physical Memory [PSS] (MB): peak = 13277.366; parent = 2968.887; children = 10486.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19295.605; parent = 3964.527; children = 15331.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:04:04 . Memory (MB): peak = 3968.441 ; gain = 1276.770 ; free physical = 952 ; free virtual = 77495
Synthesis current peak Physical Memory [PSS] (MB): peak = 13277.366; parent = 2968.887; children = 10486.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19295.605; parent = 3964.527; children = 15331.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:04:08 . Memory (MB): peak = 3968.441 ; gain = 1276.770 ; free physical = 968 ; free virtual = 77511
Synthesis current peak Physical Memory [PSS] (MB): peak = 13277.366; parent = 2968.887; children = 10486.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19295.605; parent = 3964.527; children = 15331.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:04:09 . Memory (MB): peak = 3968.441 ; gain = 1276.770 ; free physical = 959 ; free virtual = 77502
Synthesis current peak Physical Memory [PSS] (MB): peak = 13277.366; parent = 2968.887; children = 10486.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19295.605; parent = 3964.527; children = 15331.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:04:10 . Memory (MB): peak = 3968.441 ; gain = 1276.770 ; free physical = 960 ; free virtual = 77503
Synthesis current peak Physical Memory [PSS] (MB): peak = 13277.366; parent = 2968.887; children = 10486.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19295.605; parent = 3964.527; children = 15331.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:04:11 . Memory (MB): peak = 3968.441 ; gain = 1276.770 ; free physical = 948 ; free virtual = 77491
Synthesis current peak Physical Memory [PSS] (MB): peak = 13277.366; parent = 2968.887; children = 10486.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19295.605; parent = 3964.527; children = 15331.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized8_1239 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_1189 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_1122 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_1072 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_891  | (C+D+A*B)'   | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_954  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_953  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_952  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_949                  | C+A:B        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_948  | (C+A:B)'     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_941  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5_879  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_880  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_877  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_843  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_793  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_776  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_726  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_709  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_659  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_642  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_592  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_575  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_525  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_508  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9_458  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_245  | (C+D+A*B)'   | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_308  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_307  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_306  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_303                  | C+A:B        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_302  | (C+A:B)'     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_295  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5      | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6      | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7      | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3      | (C+D+A*B)'   | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_169  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2      | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                      | C+A:B        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0      | (C+A:B)'     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4      | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8      | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9      | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |   253|
|2     |DSP48E1   |    45|
|3     |LUT1      |   370|
|4     |LUT2      |  1643|
|5     |LUT3      |  5561|
|6     |LUT4      |  3189|
|7     |LUT5      |  2203|
|8     |LUT6      |  6427|
|9     |MUXCY     |  3453|
|10    |MUXF7     |   725|
|11    |MUXF8     |     8|
|12    |RAM128X1S |   384|
|13    |RAMB18E2  |     5|
|16    |RAMB36E2  |   124|
|27    |SRL16E    |   649|
|28    |SRLC32E   |    56|
|29    |XORCY     |  2683|
|30    |FDE       |   105|
|31    |FDRE      | 12757|
|32    |FDSE      |    80|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:04:12 . Memory (MB): peak = 3968.441 ; gain = 1276.770 ; free physical = 951 ; free virtual = 77494
Synthesis current peak Physical Memory [PSS] (MB): peak = 13277.366; parent = 2968.887; children = 10486.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19295.605; parent = 3964.527; children = 15331.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 422 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:43 ; elapsed = 00:03:59 . Memory (MB): peak = 3968.441 ; gain = 1070.020 ; free physical = 11018 ; free virtual = 87562
Synthesis Optimization Complete : Time (s): cpu = 00:03:04 ; elapsed = 00:04:16 . Memory (MB): peak = 3968.441 ; gain = 1276.770 ; free physical = 11029 ; free virtual = 87561
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3968.441 ; gain = 0.000 ; free physical = 11011 ; free virtual = 87543
INFO: [Netlist 29-17] Analyzing 7656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/exp_vals_1_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/exp_vals_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4004.539 ; gain = 0.000 ; free physical = 10927 ; free virtual = 87459
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1114 instances were transformed.
  (CARRY4) => CARRY8: 580 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 45 instances
  FDE => FDRE: 105 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 384 instances

Synth Design complete, checksum: 8dd238ef
INFO: [Common 17-83] Releasing license: Synthesis
794 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:23 ; elapsed = 00:04:36 . Memory (MB): peak = 4004.539 ; gain = 2220.961 ; free physical = 11207 ; free virtual = 87739
INFO: [Common 17-1381] The checkpoint '/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 814604211905463f
INFO: [Coretcl 2-1174] Renamed 1669 cell refs.
INFO: [Common 17-1381] The checkpoint '/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  8 19:30:54 2025...
