
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000824                       # Number of seconds simulated
sim_ticks                                   823929500                       # Number of ticks simulated
final_tick                                  823929500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207855                       # Simulator instruction rate (inst/s)
host_op_rate                                   350321                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56674883                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649476                       # Number of bytes of host memory used
host_seconds                                    14.54                       # Real time elapsed on the host
sim_insts                                     3021710                       # Number of instructions simulated
sim_ops                                       5092876                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            29376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           143232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              172608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        29376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          29376                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               459                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2238                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2697                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            35653536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           173840116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              209493652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       35653536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          35653536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           35653536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          173840116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             209493652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2697                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2697                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  172608                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   172608                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                197                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                129                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                188                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                167                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               180                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               175                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               194                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      823851000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2697                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2392                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      209                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       61                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          305                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     558.793443                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    346.049976                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    415.383415                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            66     21.64%     21.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           47     15.41%     37.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           23      7.54%     44.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      3.61%     48.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           11      3.61%     51.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      2.95%     54.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      4.26%     59.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           22      7.21%     66.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          103     33.77%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           305                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      41046000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 91614750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    13485000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15219.13                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33969.13                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        209.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     209.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.64                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.78                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2382                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  88.32                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      305469.41                       # Average gap between requests
system.mem_ctrl.pageHitRate                     88.32                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1149540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    592020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9424800                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              18654390                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                705600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         48686550                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          7276320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         158416380                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               259042320                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             314.398647                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             781100000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        815500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        5992000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     655465250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     18949750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       35979750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    106727250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1099560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    565455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  9831780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              21655440                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1645920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         76431870                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         29322720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         132285300                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               301726125                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             366.203814                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             771935000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2983500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       12280000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     528176500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     76360750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       36487250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    167641500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  426319                       # Number of BP lookups
system.cpu.branchPred.condPredicted            426319                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7603                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               425882                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     313                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                110                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          425882                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             421515                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4367                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          722                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      998012                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      405473                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           135                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            61                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      405566                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           108                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       823929500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1647860                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             420753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3182999                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      426319                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             421828                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1186600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15350                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           320                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          240                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    405497                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   561                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1615758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.322118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.284727                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   753738     46.65%     46.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7732      0.48%     47.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1524      0.09%     47.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     9217      0.57%     47.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8568      0.53%     48.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   392869     24.31%     72.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3787      0.23%     72.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   198616     12.29%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   239707     14.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1615758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.258711                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.931596                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   410515                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                346047                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    834035                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17486                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7675                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5339406                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7675                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   421589                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   60835                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1240                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    836705                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                287714                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5286954                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   525                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  16520                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    805                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 265778                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             6115283                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              12871452                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5402504                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3120173                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5890967                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   224316                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 28                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     86697                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               991617                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              412885                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               468                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           185031                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5222170                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 156                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5190183                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               279                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          129449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       220754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            146                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1615758                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.212228                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.652452                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              330340     20.44%     20.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              398791     24.68%     45.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               42183      2.61%     47.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               39937      2.47%     50.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              200393     12.40%     62.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               29620      1.83%     64.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              387242     23.97%     88.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              183925     11.38%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3327      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1615758                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1055     19.49%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2595     47.95%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     12      0.22%     67.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    10      0.18%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1727     31.91%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               13      0.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10279      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2908174     56.03%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    99      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              867684     16.72%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2751      0.05%     73.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               11786      0.23%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          995533     19.18%     92.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         393865      7.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5190183                       # Type of FU issued
system.cpu.iq.rate                           3.149650                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        5412                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001043                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7416622                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2994441                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2881033                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4585193                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2357376                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2256940                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2890593                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2294723                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1158                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        28406                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8004                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8142                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7675                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   12735                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 43224                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5222326                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               183                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                991617                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               412885                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 42938                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             42                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6849                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1054                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7903                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5171936                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                998007                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18247                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1403480                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   409289                       # Number of branches executed
system.cpu.iew.exec_stores                     405473                       # Number of stores executed
system.cpu.iew.exec_rate                     3.138577                       # Inst execution rate
system.cpu.iew.wb_sent                        5147847                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5137973                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4278569                       # num instructions producing a value
system.cpu.iew.wb_consumers                   6600644                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.117967                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.648205                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          129467                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7637                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1595849                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.191327                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.989608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       529775     33.20%     33.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       230290     14.43%     47.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        26942      1.69%     49.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        26602      1.67%     50.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28417      1.78%     52.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       351700     22.04%     74.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       179825     11.27%     86.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          606      0.04%     86.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       221692     13.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1595849                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3021710                       # Number of instructions committed
system.cpu.commit.committedOps                5092876                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1368092                       # Number of memory references committed
system.cpu.commit.loads                        963211                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     405068                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2256302                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4182456                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  125                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         9843      0.19%      0.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2847354     55.91%     56.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               8      0.00%     56.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               87      0.00%     56.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         867492     17.03%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1367      0.03%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          11049      0.22%     73.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       961844     18.89%     92.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       393832      7.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5092876                       # Class of committed instruction
system.cpu.commit.bw_lim_events                221692                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6596500                       # The number of ROB reads
system.cpu.rob.rob_writes                    10464651                       # The number of ROB writes
system.cpu.timesIdled                             291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3021710                       # Number of Instructions Simulated
system.cpu.committedOps                       5092876                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.545340                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.545340                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.833718                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.833718                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5289840                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2456728                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3025951                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1872505                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2036649                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1627681                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2212136                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              3511                       # number of replacements
system.cpu.dcache.tags.tagsinuse           949.518256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1388398                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            306.151709                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   949.518256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.927264                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.927264                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2792443                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2792443                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       986610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          986610                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       401788                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         401788                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1388398                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1388398                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1388398                       # number of overall hits
system.cpu.dcache.overall_hits::total         1388398                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2463                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3093                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3093                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         5556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5556                       # number of overall misses
system.cpu.dcache.overall_misses::total          5556                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     72670000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     72670000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    175743499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    175743499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    248413499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    248413499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    248413499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    248413499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       989073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       989073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       404881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       404881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1393954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1393954                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1393954                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1393954                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002490                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007639                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003986                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003986                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 29504.669103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29504.669103                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56819.753961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56819.753961                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44710.852952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44710.852952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44710.852952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44710.852952                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6290                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               893                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.043673                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         3412                       # number of writebacks
system.cpu.dcache.writebacks::total              3412                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1019                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1019                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1021                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1021                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1444                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3091                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3091                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4535                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4535                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4535                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4535                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     37521500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37521500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    172589499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    172589499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    210110999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    210110999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    210110999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    210110999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007634                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003253                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003253                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003253                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25984.418283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25984.418283                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55836.136849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55836.136849                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46330.981036                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46330.981036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46330.981036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46330.981036                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               280                       # number of replacements
system.cpu.icache.tags.tagsinuse           228.977025                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              404817                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               521                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   777                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   228.977025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.894442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.894442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            811511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           811511                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       404817                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          404817                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        404817                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           404817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       404817                       # number of overall hits
system.cpu.icache.overall_hits::total          404817                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           678                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          678                       # number of overall misses
system.cpu.icache.overall_misses::total           678                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     48430498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48430498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     48430498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48430498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     48430498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48430498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       405495                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       405495                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       405495                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       405495                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       405495                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       405495                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001672                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001672                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001672                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001672                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001672                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71431.412979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71431.412979                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 71431.412979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71431.412979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 71431.412979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71431.412979                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          949                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.785714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          522                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          522                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          522                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          522                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          522                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     38398998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38398998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     38398998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38398998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     38398998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38398998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001287                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001287                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001287                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001287                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73561.298851                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73561.298851                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73561.298851                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73561.298851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73561.298851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73561.298851                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           8848                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1965                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          3412                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               380                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3091                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3091                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1966                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1323                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        12581                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   13904                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        33344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       508608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   541952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5058                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000395                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.019883                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5056     99.96%     99.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5058                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              7836000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              781999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             6802500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    1                       # number of replacements
system.l2cache.tags.tagsinuse             2321.993791                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   6148                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2697                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.279570                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   398.011019                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1923.982771                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.097171                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.469722                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.566893                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2696                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2618                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                73465                       # Number of tag accesses
system.l2cache.tags.data_accesses               73465                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks         3412                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3412                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data           985                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              985                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           62                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data         1312                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1374                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               62                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data             2297                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2359                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              62                       # number of overall hits
system.l2cache.overall_hits::cpu.data            2297                       # number of overall hits
system.l2cache.overall_hits::total               2359                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         2106                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2106                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          460                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          132                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          592                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            460                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2238                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2698                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           460                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2238                       # number of overall misses
system.l2cache.overall_misses::total             2698                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    157224000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    157224000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     36959500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     20759000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     57718500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     36959500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    177983000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    214942500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     36959500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    177983000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    214942500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks         3412                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3412                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         3091                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3091                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          522                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         1444                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1966                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          522                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         4535                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5057                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          522                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         4535                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5057                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.681333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.681333                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.881226                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.091413                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.301119                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.881226                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.493495                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.533518                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.881226                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.493495                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.533518                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 74655.270655                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74655.270655                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 80346.739130                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 157265.151515                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97497.466216                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 80346.739130                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 79527.703307                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 79667.346182                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 80346.739130                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 79527.703307                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 79667.346182                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         2106                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2106                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          460                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          132                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          592                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          460                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2238                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2698                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          460                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2238                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2698                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data    136164000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    136164000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     32369500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     19439000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     51808500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     32369500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    155603000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    187972500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     32369500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    155603000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    187972500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.681333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.681333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.881226                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.091413                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.301119                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.881226                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.493495                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.533518                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.881226                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.493495                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.533518                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64655.270655                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64655.270655                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 70368.478261                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 147265.151515                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87514.358108                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70368.478261                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 69527.703307                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69671.052632                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70368.478261                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 69527.703307                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69671.052632                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    823929500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                591                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2106                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           591                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         5395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       172608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       172608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  172608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2697                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2697    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2697                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1349000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7356750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
