--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\Kommon\Applications\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1124 paths analyzed, 421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.026ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[3].U_TQ (SLICE_X54Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_5 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_5 to ila/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.XQ      Tcko                  0.592   rotary/quad_count<5>
                                                       rotary/quad_count_5
    SLICE_X54Y51.BX      net (fanout=15)       7.074   rotary/quad_count<5>
    SLICE_X54Y51.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.026ns (0.952ns logic, 7.074ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[0].U_TQ (SLICE_X55Y55.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_2 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_2 to ila/U0/I_TQ0.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y70.YQ      Tcko                  0.587   rotary/quad_count<2>
                                                       rotary/quad_count_2
    SLICE_X55Y55.BY      net (fanout=17)       6.245   rotary/quad_count<2>
    SLICE_X55Y55.CLK     Tdick                 0.361   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      7.193ns (0.948ns logic, 6.245ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[1].U_TQ (SLICE_X55Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_3 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_3 to ila/U0/I_TQ0.G_TW[1].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.XQ      Tcko                  0.591   rotary/quad_count<3>
                                                       rotary/quad_count_3
    SLICE_X55Y55.BX      net (fanout=19)       6.292   rotary/quad_count<3>
    SLICE_X55Y55.CLK     Tdick                 0.308   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[1].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      7.191ns (0.899ns logic, 6.292ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X52Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[5].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.XQ      Tcko                  0.473   ila/U0/iTRIG_IN<5>
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    SLICE_X52Y54.BX      net (fanout=2)        0.413   ila/U0/iTRIG_IN<5>
    SLICE_X52Y54.CLK     Tdh         (-Th)     0.149   ila/U0/I_NO_D.U_ILA/iDATA<5>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.324ns logic, 0.413ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y5.DIB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.050 - 0.070)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y47.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/iDATA<7>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF
    RAMB16_X1Y5.DIB1     net (fanout=1)        0.374   ila/U0/I_NO_D.U_ILA/iDATA<7>
    RAMB16_X1Y5.CLKB     Tbckd       (-Th)     0.126   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.348ns logic, 0.374ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X52Y54.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[4].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[4].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.YQ      Tcko                  0.470   ila/U0/iTRIG_IN<5>
                                                       ila/U0/I_TQ0.G_TW[4].U_TQ
    SLICE_X52Y54.BY      net (fanout=2)        0.428   ila/U0/iTRIG_IN<4>
    SLICE_X52Y54.CLK     Tdh         (-Th)     0.127   ila/U0/I_NO_D.U_ILA/iDATA<5>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.343ns logic, 0.428ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLK0_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 
20 nS  HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1185 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.969ns.
--------------------------------------------------------------------------------

Paths for end point debounce_ROTCTR/sync_out (SLICE_X50Y44.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_14 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_14 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.YQ      Tcko                  0.587   debounce_ROTCTR/count<1>
                                                       debounce_ROTCTR/count_14
    SLICE_X17Y30.F1      net (fanout=2)        0.839   debounce_ROTCTR/count<14>
    SLICE_X17Y30.X       Tilo                  0.704   debounce_ROTCTR/out4
                                                       debounce_ROTCTR/out4
    SLICE_X16Y29.G1      net (fanout=1)        0.688   debounce_ROTCTR/out4
    SLICE_X16Y29.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X50Y44.CE      net (fanout=16)       2.837   debounce_ROTCTR/count_MAX
    SLICE_X50Y44.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (2.605ns logic, 4.364ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_6 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.764ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_6 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.YQ      Tcko                  0.652   debounce_ROTCTR/count<7>
                                                       debounce_ROTCTR/count_6
    SLICE_X14Y28.F2      net (fanout=2)        0.768   debounce_ROTCTR/count<6>
    SLICE_X14Y28.X       Tilo                  0.759   debounce_ROTCTR/out13
                                                       debounce_ROTCTR/out13
    SLICE_X16Y29.G2      net (fanout=1)        0.434   debounce_ROTCTR/out13
    SLICE_X16Y29.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X50Y44.CE      net (fanout=16)       2.837   debounce_ROTCTR/count_MAX
    SLICE_X50Y44.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (2.725ns logic, 4.039ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_10 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.722ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_10 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.YQ      Tcko                  0.652   debounce_ROTCTR/count<11>
                                                       debounce_ROTCTR/count_10
    SLICE_X17Y30.F2      net (fanout=2)        0.527   debounce_ROTCTR/count<10>
    SLICE_X17Y30.X       Tilo                  0.704   debounce_ROTCTR/out4
                                                       debounce_ROTCTR/out4
    SLICE_X16Y29.G1      net (fanout=1)        0.688   debounce_ROTCTR/out4
    SLICE_X16Y29.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X50Y44.CE      net (fanout=16)       2.837   debounce_ROTCTR/count_MAX
    SLICE_X50Y44.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.722ns (2.670ns logic, 4.052ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTA/sync_out (SLICE_X54Y57.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_9 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.549ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.096 - 0.106)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_9 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.XQ      Tcko                  0.592   debounce_ROTA/count<9>
                                                       debounce_ROTA/count_9
    SLICE_X22Y52.F2      net (fanout=2)        0.755   debounce_ROTA/count<9>
    SLICE_X22Y52.X       Tilo                  0.759   debounce_ROTA/out4
                                                       debounce_ROTA/out4
    SLICE_X24Y48.G1      net (fanout=1)        0.686   debounce_ROTA/out4
    SLICE_X24Y48.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X54Y57.CE      net (fanout=16)       2.443   debounce_ROTA/count_MAX
    SLICE_X54Y57.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.549ns (2.665ns logic, 3.884ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_14 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_14 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y48.YQ      Tcko                  0.587   debounce_ROTA/count<1>
                                                       debounce_ROTA/count_14
    SLICE_X22Y52.F3      net (fanout=2)        0.655   debounce_ROTA/count<14>
    SLICE_X22Y52.X       Tilo                  0.759   debounce_ROTA/out4
                                                       debounce_ROTA/out4
    SLICE_X24Y48.G1      net (fanout=1)        0.686   debounce_ROTA/out4
    SLICE_X24Y48.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X54Y57.CE      net (fanout=16)       2.443   debounce_ROTA/count_MAX
    SLICE_X54Y57.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (2.660ns logic, 3.784ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_10 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.380ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.096 - 0.099)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_10 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y53.YQ      Tcko                  0.652   debounce_ROTA/count<11>
                                                       debounce_ROTA/count_10
    SLICE_X22Y52.F1      net (fanout=2)        0.526   debounce_ROTA/count<10>
    SLICE_X22Y52.X       Tilo                  0.759   debounce_ROTA/out4
                                                       debounce_ROTA/out4
    SLICE_X24Y48.G1      net (fanout=1)        0.686   debounce_ROTA/out4
    SLICE_X24Y48.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X54Y57.CE      net (fanout=16)       2.443   debounce_ROTA/count_MAX
    SLICE_X54Y57.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.380ns (2.725ns logic, 3.655ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTB/sync_out (SLICE_X50Y66.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_7 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.122ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.078 - 0.095)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_7 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y79.XQ      Tcko                  0.592   debounce_ROTB/count<7>
                                                       debounce_ROTB/count_7
    SLICE_X16Y77.F2      net (fanout=2)        0.755   debounce_ROTB/count<7>
    SLICE_X16Y77.X       Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X18Y77.G1      net (fanout=1)        0.724   debounce_ROTB/out13
    SLICE_X18Y77.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X50Y66.CE      net (fanout=16)       1.978   debounce_ROTB/count_MAX
    SLICE_X50Y66.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.122ns (2.665ns logic, 3.457ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_12 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.078 - 0.098)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_12 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y81.YQ      Tcko                  0.652   debounce_ROTB/count<13>
                                                       debounce_ROTB/count_12
    SLICE_X16Y74.F3      net (fanout=2)        0.945   debounce_ROTB/count<12>
    SLICE_X16Y74.X       Tilo                  0.759   debounce_ROTB/out16
                                                       debounce_ROTB/out16
    SLICE_X18Y77.G2      net (fanout=1)        0.434   debounce_ROTB/out16
    SLICE_X18Y77.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X50Y66.CE      net (fanout=16)       1.978   debounce_ROTB/count_MAX
    SLICE_X50Y66.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (2.725ns logic, 3.357ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_14 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.078 - 0.095)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_14 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y78.XQ      Tcko                  0.592   debounce_ROTB/count<14>
                                                       debounce_ROTB/count_14
    SLICE_X19Y78.F3      net (fanout=2)        1.003   debounce_ROTB/count<14>
    SLICE_X19Y78.X       Tilo                  0.704   debounce_ROTB/out4
                                                       debounce_ROTB/out4
    SLICE_X18Y77.G4      net (fanout=1)        0.374   debounce_ROTB/out4
    SLICE_X18Y77.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X50Y66.CE      net (fanout=16)       1.978   debounce_ROTB/count_MAX
    SLICE_X50Y66.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (2.610ns logic, 3.355ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_0 (SLICE_X50Y67.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_0 (FF)
  Destination:          rotary/quad_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_0 to rotary/quad_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.YQ      Tcko                  0.522   rotary/quad_count<1>
                                                       rotary/quad_count_0
    SLICE_X50Y67.BY      net (fanout=7)        0.579   rotary/quad_count<0>
    SLICE_X50Y67.CLK     Tckdi       (-Th)    -0.152   rotary/quad_count<1>
                                                       rotary/quad_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.674ns logic, 0.579ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTA/sync_out (SLICE_X54Y57.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_ROTA/q_1 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.028 - 0.061)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_ROTA/q_1 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.YQ      Tcko                  0.522   debounce_ROTA/q_1
                                                       debounce_ROTA/q_1
    SLICE_X54Y57.BY      net (fanout=1)        0.716   debounce_ROTA/q_1
    SLICE_X54Y57.CLK     Tckdi       (-Th)    -0.152   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.674ns logic, 0.716ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point rotary/current_state_FSM_FFd1 (SLICE_X51Y67.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_ROTB/sync_out (FF)
  Destination:          rotary/current_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_ROTB/sync_out to rotary/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y66.YQ      Tcko                  0.522   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    SLICE_X51Y67.G2      net (fanout=4)        0.444   debounce_ROTB/sync_out
    SLICE_X51Y67.CLK     Tckg        (-Th)    -0.516   rotary/current_state_FSM_FFd2
                                                       rotary/current_state_FSM_FFd1-In1
                                                       rotary/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (1.038ns logic, 0.444ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: clock_divider/DCM_SP_INST/CLK0
  Logical resource: clock_divider/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clock_divider/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: debounce_ROTCTR/count<11>/CLK
  Logical resource: debounce_ROTCTR/count_11/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: debounce_ROTCTR/count<11>/CLK
  Logical resource: debounce_ROTCTR/count_11/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 
nS and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 697 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.352ns.
--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_on (SLICE_X54Y83.F1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.008 - 0.016)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y88.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X61Y91.G2      net (fanout=12)       1.794   vga_timer/CounterX<3>
    SLICE_X61Y91.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.F4      net (fanout=1)        0.349   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X54Y83.F1      net (fanout=11)       1.314   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X54Y83.CLK     Tfck                  0.892   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (2.887ns logic, 3.457ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.008 - 0.016)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X61Y91.G3      net (fanout=14)       1.485   vga_timer/CounterX<4>
    SLICE_X61Y91.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.F4      net (fanout=1)        0.349   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X54Y83.F1      net (fanout=11)       1.314   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X54Y83.CLK     Tfck                  0.892   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      6.039ns (2.891ns logic, 3.148ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.008 - 0.017)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_9 to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.YQ      Tcko                  0.587   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X61Y91.G1      net (fanout=11)       1.123   vga_timer/CounterX<9>
    SLICE_X61Y91.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.F4      net (fanout=1)        0.349   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X54Y83.F1      net (fanout=11)       1.314   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X54Y83.CLK     Tfck                  0.892   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (2.887ns logic, 2.786ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterX_0 (SLICE_X55Y87.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterX_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y88.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X61Y91.G2      net (fanout=12)       1.794   vga_timer/CounterX<3>
    SLICE_X61Y91.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.F4      net (fanout=1)        0.349   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X55Y87.SR      net (fanout=11)       1.201   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X55Y87.CLK     Tsrck                 0.910   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_0
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (2.905ns logic, 3.344ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterX_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.944ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X61Y91.G3      net (fanout=14)       1.485   vga_timer/CounterX<4>
    SLICE_X61Y91.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.F4      net (fanout=1)        0.349   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X55Y87.SR      net (fanout=11)       1.201   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X55Y87.CLK     Tsrck                 0.910   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_0
    -------------------------------------------------  ---------------------------
    Total                                      5.944ns (2.909ns logic, 3.035ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          vga_timer/CounterX_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.578ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.014 - 0.017)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_9 to vga_timer/CounterX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.YQ      Tcko                  0.587   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X61Y91.G1      net (fanout=11)       1.123   vga_timer/CounterX<9>
    SLICE_X61Y91.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.F4      net (fanout=1)        0.349   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X55Y87.SR      net (fanout=11)       1.201   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X55Y87.CLK     Tsrck                 0.910   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_0
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (2.905ns logic, 2.673ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterX_1 (SLICE_X55Y87.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterX_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y88.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X61Y91.G2      net (fanout=12)       1.794   vga_timer/CounterX<3>
    SLICE_X61Y91.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.F4      net (fanout=1)        0.349   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X55Y87.SR      net (fanout=11)       1.201   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X55Y87.CLK     Tsrck                 0.910   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (2.905ns logic, 3.344ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterX_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.944ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X61Y91.G3      net (fanout=14)       1.485   vga_timer/CounterX<4>
    SLICE_X61Y91.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.F4      net (fanout=1)        0.349   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X55Y87.SR      net (fanout=11)       1.201   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X55Y87.CLK     Tsrck                 0.910   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      5.944ns (2.909ns logic, 3.035ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          vga_timer/CounterX_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.578ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.014 - 0.017)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_9 to vga_timer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.YQ      Tcko                  0.587   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X61Y91.G1      net (fanout=11)       1.123   vga_timer/CounterX<9>
    SLICE_X61Y91.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.F4      net (fanout=1)        0.349   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X59Y90.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X55Y87.SR      net (fanout=11)       1.201   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X55Y87.CLK     Tsrck                 0.910   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (2.905ns logic, 2.673ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point oneshot/oneshot_q (SLICE_X49Y70.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_enter/sync_out (FF)
  Destination:          oneshot/oneshot_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.073 - 0.052)
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_enter/sync_out to oneshot/oneshot_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.YQ      Tcko                  0.470   debounce_enter/sync_out
                                                       debounce_enter/sync_out
    SLICE_X49Y70.BY      net (fanout=5)        0.812   debounce_enter/sync_out
    SLICE_X49Y70.CLK     Tckdi       (-Th)    -0.135   oneshot/oneshot_q
                                                       oneshot/oneshot_q
    -------------------------------------------------  ---------------------------
    Total                                      1.417ns (0.605ns logic, 0.812ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point ttt_logic/turn_marker/current_state_0 (SLICE_X48Y70.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               oneshot/oneshot_q (FF)
  Destination:          ttt_logic/turn_marker/current_state_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: oneshot/oneshot_q to ttt_logic/turn_marker/current_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.YQ      Tcko                  0.470   oneshot/oneshot_q
                                                       oneshot/oneshot_q
    SLICE_X48Y70.G3      net (fanout=4)        0.457   oneshot/oneshot_q
    SLICE_X48Y70.CLK     Tckg        (-Th)    -0.560   ttt_logic/turn_marker/current_state<0>
                                                       ttt_logic/turn_marker/current_state[1]_GND_31_o_select_6_OUT<0>1
                                                       ttt_logic/turn_marker/current_state_0
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (1.030ns logic, 0.457ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_on (SLICE_X54Y83.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/vga_on (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/vga_on to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y83.XQ      Tcko                  0.474   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X54Y83.F2      net (fanout=6)        0.470   vga_timer/vga_on
    SLICE_X54Y83.CLK     Tckf        (-Th)    -0.560   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (1.034ns logic, 0.470ns route)
                                                       (68.8% logic, 31.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 33.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: clock_divider/DCM_SP_INST/CLKDV
  Logical resource: clock_divider/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clock_divider/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: vga_timer/vga_VS/CLK
  Logical resource: vga_timer/vga_VS/CK
  Location pin: SLICE_X66Y79.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: vga_timer/vga_VS/CLK
  Logical resource: vga_timer/vga_VS/CK
  Location pin: SLICE_X66Y79.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT                |     20.000ns|      8.026ns|      6.969ns|            0|            0|         1124|         1882|
| clock_divider/CLK0_BUF        |     20.000ns|      6.969ns|          N/A|            0|            0|         1185|            0|
| clock_divider/CLKDV_BUF       |     40.000ns|      6.352ns|          N/A|            0|            0|          697|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |    8.026|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3006 paths, 0 nets, and 1185 connections

Design statistics:
   Minimum period:   8.026ns{1}   (Maximum frequency: 124.595MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 08 20:10:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



