Setup Margin (ns),Hold Margin (ns),Data R/F,Transfer Net,Driver,Receiver,UI (ns),Min Data Etch Delay (ns),Max Data Etch Delay (ns),Min Tco (ns),Max Tco (ns),Setup (ns),Hold (ns),Setup Skew (ns),Hold Skew (ns),Source Clock Net,Target Clock Net,Simulation,Corner
3.351,3.633,R,ADR,designator1,designator2,10.000,0.233,0.949,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_2\designator1_ssse_2.csd,SSSE
2.897,3.701,F,ADR,designator1,designator2,10.000,0.301,1.403,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_2\designator1_ssse_2.csd,SSSE
3.164,3.804,R,ADR,designator1,designator2,10.000,0.404,1.136,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_3\designator1_ssse_3.csd,SSSE
2.799,3.933,F,ADR,designator1,designator2,10.000,0.533,1.501,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_3\designator1_ssse_3.csd,SSSE
3.024,3.931,R,ADR,designator1,designator2,10.000,0.531,1.276,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_4\designator1_ssse_4.csd,SSSE
2.739,4.064,F,ADR,designator1,designator2,10.000,0.664,1.561,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_4\designator1_ssse_4.csd,SSSE
2.844,4.127,R,ADR,designator1,designator2,10.000,0.727,1.456,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_5\designator1_ssse_5.csd,SSSE
2.593,4.225,F,ADR,designator1,designator2,10.000,0.825,1.707,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_5\designator1_ssse_5.csd,SSSE
2.625,4.381,R,ADR,designator1,designator2,10.000,0.981,1.675,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_6\designator1_ssse_6.csd,SSSE
2.410,4.465,F,ADR,designator1,designator2,10.000,1.065,1.890,4.200,4.200,1.500,0.800,0.000,0.000,NA,NA,designator1_ssse_6\designator1_ssse_6.csd,SSSE
5.786,1.597,R,ADR,designator1,designator2,10.000,0.197,0.514,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_2\designator1_fffe_2.csd,FFFE
5.808,1.599,F,ADR,designator1,designator2,10.000,0.199,0.492,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_2\designator1_fffe_2.csd,FFFE
5.640,1.736,R,ADR,designator1,designator2,10.000,0.336,0.660,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_3\designator1_fffe_3.csd,FFFE
5.651,1.731,F,ADR,designator1,designator2,10.000,0.331,0.649,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_3\designator1_fffe_3.csd,FFFE
5.457,1.932,R,ADR,designator1,designator2,10.000,0.532,0.843,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_4\designator1_fffe_4.csd,FFFE
5.460,1.931,F,ADR,designator1,designator2,10.000,0.531,0.840,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_4\designator1_fffe_4.csd,FFFE
5.295,2.096,R,ADR,designator1,designator2,10.000,0.696,1.005,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_5\designator1_fffe_5.csd,FFFE
5.287,2.104,F,ADR,designator1,designator2,10.000,0.704,1.013,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_5\designator1_fffe_5.csd,FFFE
5.155,2.224,R,ADR,designator1,designator2,10.000,0.824,1.145,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_6\designator1_fffe_6.csd,FFFE
5.172,2.225,F,ADR,designator1,designator2,10.000,0.825,1.128,2.200,2.200,1.500,0.800,0.000,0.000,NA,NA,designator1_fffe_6\designator1_fffe_6.csd,FFFE
