# ğŸ—ºï¸ Virtual Memory Management

## Page Tables x86_64

### HiÃ©rarchie 4 Niveaux

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Virtual Address (48 bits)                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Sign â”‚  PML4  â”‚  PDPT  â”‚   PD   â”‚   PT   â”‚  Offset â”‚        â”‚
â”‚ 16b  â”‚  9 bitsâ”‚  9 bitsâ”‚  9 bitsâ”‚  9 bitsâ”‚  12 bitsâ”‚        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚         â”‚         â”‚         â”‚         â”‚
           v         v         v         v         v
        â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚PML4 â”‚â†’ â”‚PDPT â”‚â†’ â”‚ PD  â”‚â†’ â”‚ PT  â”‚â†’ â”‚ Frame   â”‚
        â”‚Entryâ”‚  â”‚Entryâ”‚  â”‚Entryâ”‚  â”‚Entryâ”‚  â”‚ 4KB     â”‚
        â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Page Table Entry

```rust
bitflags! {
    pub struct PageFlags: u64 {
        const PRESENT    = 1 << 0;   // Page prÃ©sente
        const WRITABLE   = 1 << 1;   // Ã‰criture autorisÃ©e
        const USER       = 1 << 2;   // Accessible en ring 3
        const PWT        = 1 << 3;   // Write-through
        const PCD        = 1 << 4;   // Cache disabled
        const ACCESSED   = 1 << 5;   // Page accÃ©dÃ©e
        const DIRTY      = 1 << 6;   // Page modifiÃ©e
        const HUGE       = 1 << 7;   // 2MB/1GB page
        const GLOBAL     = 1 << 8;   // Ne pas flush TLB
        const NO_EXECUTE = 1 << 63;  // Non exÃ©cutable (NX)
    }
}
```

## API

```rust
// Mapper une page
page_table.map(
    VirtualAddress::new(0x1000),
    PhysicalAddress::new(0x2000),
    PageFlags::PRESENT | PageFlags::WRITABLE
)?;

// Unmapper
page_table.unmap(VirtualAddress::new(0x1000))?;

// Traduire
let phys = page_table.translate(VirtualAddress::new(0x1000))?;

// Changer permissions
page_table.remap(virt, PageFlags::PRESENT)?; // Read-only
```

## TLB Management

```rust
// Flush une entrÃ©e
pub fn flush_tlb(addr: VirtualAddress) {
    unsafe {
        asm!("invlpg [{}]", in(reg) addr.as_u64());
    }
}

// Flush tout
pub fn flush_tlb_all() {
    unsafe {
        let cr3: u64;
        asm!("mov {}, cr3", out(reg) cr3);
        asm!("mov cr3, {}", in(reg) cr3);
    }
}

// Flush avec PCID (si disponible)
pub fn flush_tlb_pcid(pcid: u16, addr: VirtualAddress) {
    let descriptor = (pcid as u64) | (addr.as_u64() & !0xFFF);
    unsafe {
        asm!("invpcid {}, [{}]", in(reg) 0u64, in(reg) &descriptor);
    }
}
```

## Memory Map Kernel

```
0xFFFF_8000_0000_0000 â”€â”¬â”€ Higher Half Start
                       â”‚
0xFFFF_8000_0000_0000 â”€â”¼â”€ Direct Physical Map (identity)
                       â”‚  Tout l'espace physique mappÃ©
                       â”‚
0xFFFF_C000_0000_0000 â”€â”¼â”€ Kernel Code/Data
                       â”‚
0xFFFF_D000_0000_0000 â”€â”¼â”€ Kernel Heap
                       â”‚
0xFFFF_E000_0000_0000 â”€â”¼â”€ Kernel Stacks
                       â”‚
0xFFFF_F000_0000_0000 â”€â”¼â”€ Device MMIO
                       â”‚
0xFFFF_FFFF_FFFF_FFFF â”€â”´â”€ End
```
