begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Disassemble MSP430 instructions.    Copyright (C) 2002, 2004, 2005 Free Software Foundation, Inc.        Contributed by Dmitry Diky<diwil@mail.ru>             This program is free software; you can redistribute it and/or modify    it under the terms of the GNU General Public License as published by    the Free Software Foundation; either version 2 of the License, or    (at your option) any later version.        This program is distributed in the hope that it will be useful,    but WITHOUT ANY WARRANTY; without even the implied warranty of    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the    GNU General Public License for more details.        You should have received a copy of the GNU General Public License    along with this program; if not, write to the Free Software    Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,    MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<ctype.h>
end_include

begin_include
include|#
directive|include
file|<string.h>
end_include

begin_include
include|#
directive|include
file|<sys/types.h>
end_include

begin_include
include|#
directive|include
file|"dis-asm.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_define
define|#
directive|define
name|DASM_SECTION
end_define

begin_include
include|#
directive|include
file|"opcode/msp430.h"
end_include

begin_undef
undef|#
directive|undef
name|DASM_SECTION
end_undef

begin_define
define|#
directive|define
name|PS
parameter_list|(
name|x
parameter_list|)
value|(0xffff& (x))
end_define

begin_function
specifier|static
name|unsigned
name|short
name|msp430dis_opcode
parameter_list|(
name|bfd_vma
name|addr
parameter_list|,
name|disassemble_info
modifier|*
name|info
parameter_list|)
block|{
name|bfd_byte
name|buffer
index|[
literal|2
index|]
decl_stmt|;
name|int
name|status
decl_stmt|;
name|status
operator|=
name|info
operator|->
name|read_memory_func
argument_list|(
name|addr
argument_list|,
name|buffer
argument_list|,
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|!=
literal|0
condition|)
block|{
name|info
operator|->
name|memory_error_func
argument_list|(
name|status
argument_list|,
name|addr
argument_list|,
name|info
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
return|return
name|bfd_getl16
argument_list|(
name|buffer
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|msp430_nooperands
parameter_list|(
name|struct
name|msp430_opcode_s
modifier|*
name|opcode
parameter_list|,
name|bfd_vma
name|addr
name|ATTRIBUTE_UNUSED
parameter_list|,
name|unsigned
name|short
name|insn
name|ATTRIBUTE_UNUSED
parameter_list|,
name|char
modifier|*
name|comm
parameter_list|,
name|int
modifier|*
name|cycles
parameter_list|)
block|{
comment|/* Pop with constant.  */
if|if
condition|(
name|insn
operator|==
literal|0x43b2
condition|)
return|return
literal|0
return|;
if|if
condition|(
name|insn
operator|==
name|opcode
operator|->
name|bin_opcode
condition|)
return|return
literal|2
return|;
if|if
condition|(
name|opcode
operator|->
name|fmt
operator|==
literal|0
condition|)
block|{
if|if
condition|(
operator|(
name|insn
operator|&
literal|0x0f00
operator|)
operator|!=
literal|3
operator|||
operator|(
name|insn
operator|&
literal|0x0f00
operator|)
operator|!=
literal|2
condition|)
return|return
literal|0
return|;
name|strcpy
argument_list|(
name|comm
argument_list|,
literal|"emulated..."
argument_list|)
expr_stmt|;
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
block|}
else|else
block|{
name|strcpy
argument_list|(
name|comm
argument_list|,
literal|"return from interupt"
argument_list|)
expr_stmt|;
operator|*
name|cycles
operator|=
literal|5
expr_stmt|;
block|}
return|return
literal|2
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|msp430_singleoperand
parameter_list|(
name|disassemble_info
modifier|*
name|info
parameter_list|,
name|struct
name|msp430_opcode_s
modifier|*
name|opcode
parameter_list|,
name|bfd_vma
name|addr
parameter_list|,
name|unsigned
name|short
name|insn
parameter_list|,
name|char
modifier|*
name|op
parameter_list|,
name|char
modifier|*
name|comm
parameter_list|,
name|int
modifier|*
name|cycles
parameter_list|)
block|{
name|int
name|regs
init|=
literal|0
decl_stmt|,
name|regd
init|=
literal|0
decl_stmt|;
name|int
name|ad
init|=
literal|0
decl_stmt|,
name|as
init|=
literal|0
decl_stmt|;
name|int
name|where
init|=
literal|0
decl_stmt|;
name|int
name|cmd_len
init|=
literal|2
decl_stmt|;
name|short
name|dst
init|=
literal|0
decl_stmt|;
name|regd
operator|=
name|insn
operator|&
literal|0x0f
expr_stmt|;
name|regs
operator|=
operator|(
name|insn
operator|&
literal|0x0f00
operator|)
operator|>>
literal|8
expr_stmt|;
name|as
operator|=
operator|(
name|insn
operator|&
literal|0x0030
operator|)
operator|>>
literal|4
expr_stmt|;
name|ad
operator|=
operator|(
name|insn
operator|&
literal|0x0080
operator|)
operator|>>
literal|7
expr_stmt|;
switch|switch
condition|(
name|opcode
operator|->
name|fmt
condition|)
block|{
case|case
literal|0
case|:
comment|/* Emulated work with dst register.  */
if|if
condition|(
name|regs
operator|!=
literal|2
operator|&&
name|regs
operator|!=
literal|3
operator|&&
name|regs
operator|!=
literal|1
condition|)
return|return
literal|0
return|;
comment|/* Check if not clr insn.  */
if|if
condition|(
name|opcode
operator|->
name|bin_opcode
operator|==
literal|0x4300
operator|&&
operator|(
name|ad
operator|||
name|as
operator|)
condition|)
return|return
literal|0
return|;
comment|/* Check if really inc, incd insns.  */
if|if
condition|(
operator|(
name|opcode
operator|->
name|bin_opcode
operator|&
literal|0xff00
operator|)
operator|==
literal|0x5300
operator|&&
name|as
operator|==
literal|3
condition|)
return|return
literal|0
return|;
if|if
condition|(
name|ad
operator|==
literal|0
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
comment|/* Register.  */
if|if
condition|(
name|regd
operator|==
literal|0
condition|)
block|{
operator|*
name|cycles
operator|+=
literal|1
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"r0"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|1
condition|)
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"r1"
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|regd
operator|==
literal|2
condition|)
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"r2"
argument_list|)
expr_stmt|;
else|else
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"r%d"
argument_list|,
name|regd
argument_list|)
expr_stmt|;
block|}
else|else
comment|/* ad == 1 msp430dis_opcode.  */
block|{
if|if
condition|(
name|regd
operator|==
literal|0
condition|)
block|{
comment|/* PC relative.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
operator|*
name|cycles
operator|=
literal|4
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"0x%04x"
argument_list|,
name|dst
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"PC rel. abs addr 0x%04x"
argument_list|,
name|PS
argument_list|(
call|(
name|short
call|)
argument_list|(
name|addr
operator|+
literal|2
argument_list|)
operator|+
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|2
condition|)
block|{
comment|/* Absolute.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
operator|*
name|cycles
operator|=
literal|4
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"&0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
operator|*
name|cycles
operator|=
literal|4
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"%d(r%d)"
argument_list|,
name|dst
argument_list|,
name|regd
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|2
case|:
comment|/* rrc, push, call, swpb, rra, sxt, push, call, reti etc...  */
if|if
condition|(
name|as
operator|==
literal|0
condition|)
block|{
if|if
condition|(
name|regd
operator|==
literal|3
condition|)
block|{
comment|/* Constsnts.  */
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"#0"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"r3 As==00"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Register.  */
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"r%d"
argument_list|,
name|regd
argument_list|)
expr_stmt|;
block|}
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|as
operator|==
literal|2
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|regd
operator|==
literal|2
condition|)
block|{
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"#4"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"r2 As==10"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|3
condition|)
block|{
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"#2"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"r3 As==10"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
operator|*
name|cycles
operator|=
literal|3
expr_stmt|;
comment|/* Indexed register mode @Rn.  */
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"@r%d"
argument_list|,
name|regd
argument_list|)
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|as
operator|==
literal|3
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|regd
operator|==
literal|2
condition|)
block|{
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"#8"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"r2 As==11"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|3
condition|)
block|{
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"#-1"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"r3 As==11"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|0
condition|)
block|{
operator|*
name|cycles
operator|=
literal|3
expr_stmt|;
comment|/* absolute. @pc+ */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"#%d"
argument_list|,
name|dst
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"#0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
operator|*
name|cycles
operator|=
literal|3
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"@r%d+"
argument_list|,
name|regd
argument_list|)
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|as
operator|==
literal|1
condition|)
block|{
operator|*
name|cycles
operator|=
literal|4
expr_stmt|;
if|if
condition|(
name|regd
operator|==
literal|0
condition|)
block|{
comment|/* PC relative.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"PC rel. 0x%04x"
argument_list|,
name|PS
argument_list|(
operator|(
name|short
operator|)
name|addr
operator|+
literal|2
operator|+
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|2
condition|)
block|{
comment|/* Absolute.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"&0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|3
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"#1"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"r3 As==01"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Indexd.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"%d(r%d)"
argument_list|,
name|dst
argument_list|,
name|regd
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|3
case|:
comment|/* Jumps.  */
name|where
operator|=
name|insn
operator|&
literal|0x03ff
expr_stmt|;
if|if
condition|(
name|where
operator|&
literal|0x200
condition|)
name|where
operator||=
operator|~
literal|0x03ff
expr_stmt|;
if|if
condition|(
name|where
operator|>
literal|512
operator|||
name|where
operator|<
operator|-
literal|511
condition|)
return|return
literal|0
return|;
name|where
operator|*=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op
argument_list|,
literal|"$%+-8d"
argument_list|,
name|where
operator|+
literal|2
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm
argument_list|,
literal|"abs 0x%x"
argument_list|,
name|PS
argument_list|(
call|(
name|short
call|)
argument_list|(
name|addr
argument_list|)
operator|+
literal|2
operator|+
name|where
argument_list|)
argument_list|)
expr_stmt|;
operator|*
name|cycles
operator|=
literal|2
expr_stmt|;
return|return
literal|2
return|;
break|break;
default|default:
name|cmd_len
operator|=
literal|0
expr_stmt|;
block|}
return|return
name|cmd_len
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|msp430_doubleoperand
parameter_list|(
name|disassemble_info
modifier|*
name|info
parameter_list|,
name|struct
name|msp430_opcode_s
modifier|*
name|opcode
parameter_list|,
name|bfd_vma
name|addr
parameter_list|,
name|unsigned
name|short
name|insn
parameter_list|,
name|char
modifier|*
name|op1
parameter_list|,
name|char
modifier|*
name|op2
parameter_list|,
name|char
modifier|*
name|comm1
parameter_list|,
name|char
modifier|*
name|comm2
parameter_list|,
name|int
modifier|*
name|cycles
parameter_list|)
block|{
name|int
name|regs
init|=
literal|0
decl_stmt|,
name|regd
init|=
literal|0
decl_stmt|;
name|int
name|ad
init|=
literal|0
decl_stmt|,
name|as
init|=
literal|0
decl_stmt|;
name|int
name|cmd_len
init|=
literal|2
decl_stmt|;
name|short
name|dst
init|=
literal|0
decl_stmt|;
name|regd
operator|=
name|insn
operator|&
literal|0x0f
expr_stmt|;
name|regs
operator|=
operator|(
name|insn
operator|&
literal|0x0f00
operator|)
operator|>>
literal|8
expr_stmt|;
name|as
operator|=
operator|(
name|insn
operator|&
literal|0x0030
operator|)
operator|>>
literal|4
expr_stmt|;
name|ad
operator|=
operator|(
name|insn
operator|&
literal|0x0080
operator|)
operator|>>
literal|7
expr_stmt|;
if|if
condition|(
name|opcode
operator|->
name|fmt
operator|==
literal|0
condition|)
block|{
comment|/* Special case: rla and rlc are the only 2 emulated instructions that 	 fall into two operand instructions.  */
comment|/* With dst, there are only: 	 Rm       	Register,          x(Rm)     	Indexed,          0xXXXX    	Relative,&0xXXXX    	Absolute           emulated_ins   dst          basic_ins      dst, dst.  */
if|if
condition|(
name|regd
operator|!=
name|regs
operator|||
name|as
operator|!=
name|ad
condition|)
return|return
literal|0
return|;
comment|/* May be 'data' section.  */
if|if
condition|(
name|ad
operator|==
literal|0
condition|)
block|{
comment|/* Register mode.  */
if|if
condition|(
name|regd
operator|==
literal|3
condition|)
block|{
name|strcpy
argument_list|(
name|comm1
argument_list|,
name|_
argument_list|(
literal|"Illegal as emulation instr"
argument_list|)
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"r%d"
argument_list|,
name|regd
argument_list|)
expr_stmt|;
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
block|}
else|else
comment|/* ad == 1 */
block|{
if|if
condition|(
name|regd
operator|==
literal|0
condition|)
block|{
comment|/* PC relative, Symbolic.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|4
expr_stmt|;
operator|*
name|cycles
operator|=
literal|6
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"PC rel. 0x%04x"
argument_list|,
name|PS
argument_list|(
operator|(
name|short
operator|)
name|addr
operator|+
literal|2
operator|+
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|2
condition|)
block|{
comment|/* Absolute.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
comment|/* If the 'src' field is not the same as the dst 		 then this is not an rla instruction.  */
if|if
condition|(
name|dst
operator|!=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|4
argument_list|,
name|info
argument_list|)
condition|)
return|return
literal|0
return|;
name|cmd_len
operator|+=
literal|4
expr_stmt|;
operator|*
name|cycles
operator|=
literal|6
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"&0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Indexed.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|4
expr_stmt|;
operator|*
name|cycles
operator|=
literal|6
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"%d(r%d)"
argument_list|,
name|dst
argument_list|,
name|regd
argument_list|)
expr_stmt|;
block|}
block|}
operator|*
name|op2
operator|=
literal|0
expr_stmt|;
operator|*
name|comm2
operator|=
literal|0
expr_stmt|;
return|return
name|cmd_len
return|;
block|}
comment|/* Two operands exactly.  */
if|if
condition|(
name|ad
operator|==
literal|0
operator|&&
name|regd
operator|==
literal|3
condition|)
block|{
comment|/* R2/R3 are illegal as dest: may be data section.  */
name|strcpy
argument_list|(
name|comm1
argument_list|,
name|_
argument_list|(
literal|"Illegal as 2-op instr"
argument_list|)
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
comment|/* Source.  */
if|if
condition|(
name|as
operator|==
literal|0
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|regs
operator|==
literal|3
condition|)
block|{
comment|/* Constsnts.  */
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#0"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r3 As==00"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Register.  */
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"r%d"
argument_list|,
name|regs
argument_list|)
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|as
operator|==
literal|2
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|regs
operator|==
literal|2
condition|)
block|{
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#4"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r2 As==10"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|3
condition|)
block|{
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#2"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r3 As==10"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
operator|*
name|cycles
operator|=
literal|2
expr_stmt|;
comment|/* Indexed register mode @Rn.  */
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"@r%d"
argument_list|,
name|regs
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
operator|!
name|regs
condition|)
operator|*
name|cycles
operator|=
literal|3
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|as
operator|==
literal|3
condition|)
block|{
if|if
condition|(
name|regs
operator|==
literal|2
condition|)
block|{
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#8"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r2 As==11"
argument_list|)
expr_stmt|;
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|3
condition|)
block|{
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#-1"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r3 As==11"
argument_list|)
expr_stmt|;
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|0
condition|)
block|{
operator|*
name|cycles
operator|=
literal|3
expr_stmt|;
comment|/* Absolute. @pc+.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#%d"
argument_list|,
name|dst
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"#0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
operator|*
name|cycles
operator|=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"@r%d+"
argument_list|,
name|regs
argument_list|)
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|as
operator|==
literal|1
condition|)
block|{
if|if
condition|(
name|regs
operator|==
literal|0
condition|)
block|{
operator|*
name|cycles
operator|=
literal|4
expr_stmt|;
comment|/* PC relative.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"PC rel. 0x%04x"
argument_list|,
name|PS
argument_list|(
operator|(
name|short
operator|)
name|addr
operator|+
literal|2
operator|+
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|2
condition|)
block|{
operator|*
name|cycles
operator|=
literal|2
expr_stmt|;
comment|/* Absolute.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"&0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|3
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#1"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r3 As==01"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
operator|*
name|cycles
operator|=
literal|3
expr_stmt|;
comment|/* Indexed.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"%d(r%d)"
argument_list|,
name|dst
argument_list|,
name|regs
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* Destination. Special care needed on addr + XXXX.  */
if|if
condition|(
name|ad
operator|==
literal|0
condition|)
block|{
comment|/* Register.  */
if|if
condition|(
name|regd
operator|==
literal|0
condition|)
block|{
operator|*
name|cycles
operator|+=
literal|1
expr_stmt|;
name|sprintf
argument_list|(
name|op2
argument_list|,
literal|"r0"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|1
condition|)
name|sprintf
argument_list|(
name|op2
argument_list|,
literal|"r1"
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|regd
operator|==
literal|2
condition|)
name|sprintf
argument_list|(
name|op2
argument_list|,
literal|"r2"
argument_list|)
expr_stmt|;
else|else
name|sprintf
argument_list|(
name|op2
argument_list|,
literal|"r%d"
argument_list|,
name|regd
argument_list|)
expr_stmt|;
block|}
else|else
comment|/* ad == 1.  */
block|{
operator|*
name|cycles
operator|+=
literal|3
expr_stmt|;
if|if
condition|(
name|regd
operator|==
literal|0
condition|)
block|{
comment|/* PC relative.  */
operator|*
name|cycles
operator|+=
literal|1
expr_stmt|;
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
name|cmd_len
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|op2
argument_list|,
literal|"0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm2
argument_list|,
literal|"PC rel. 0x%04x"
argument_list|,
name|PS
argument_list|(
operator|(
name|short
operator|)
name|addr
operator|+
name|cmd_len
operator|+
name|dst
argument_list|)
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regd
operator|==
literal|2
condition|)
block|{
comment|/* Absolute.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
name|cmd_len
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op2
argument_list|,
literal|"&0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
name|cmd_len
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op2
argument_list|,
literal|"%d(r%d)"
argument_list|,
name|dst
argument_list|,
name|regd
argument_list|)
expr_stmt|;
block|}
block|}
return|return
name|cmd_len
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|msp430_branchinstr
parameter_list|(
name|disassemble_info
modifier|*
name|info
parameter_list|,
name|struct
name|msp430_opcode_s
modifier|*
name|opcode
name|ATTRIBUTE_UNUSED
parameter_list|,
name|bfd_vma
name|addr
name|ATTRIBUTE_UNUSED
parameter_list|,
name|unsigned
name|short
name|insn
parameter_list|,
name|char
modifier|*
name|op1
parameter_list|,
name|char
modifier|*
name|comm1
parameter_list|,
name|int
modifier|*
name|cycles
parameter_list|)
block|{
name|int
name|regs
init|=
literal|0
decl_stmt|,
name|regd
init|=
literal|0
decl_stmt|;
name|int
name|ad
init|=
literal|0
decl_stmt|,
name|as
init|=
literal|0
decl_stmt|;
name|int
name|cmd_len
init|=
literal|2
decl_stmt|;
name|short
name|dst
init|=
literal|0
decl_stmt|;
name|regd
operator|=
name|insn
operator|&
literal|0x0f
expr_stmt|;
name|regs
operator|=
operator|(
name|insn
operator|&
literal|0x0f00
operator|)
operator|>>
literal|8
expr_stmt|;
name|as
operator|=
operator|(
name|insn
operator|&
literal|0x0030
operator|)
operator|>>
literal|4
expr_stmt|;
name|ad
operator|=
operator|(
name|insn
operator|&
literal|0x0080
operator|)
operator|>>
literal|7
expr_stmt|;
if|if
condition|(
name|regd
operator|!=
literal|0
condition|)
comment|/* Destination register is not a PC.  */
return|return
literal|0
return|;
comment|/* dst is a source register.  */
if|if
condition|(
name|as
operator|==
literal|0
condition|)
block|{
comment|/* Constants.  */
if|if
condition|(
name|regs
operator|==
literal|3
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#0"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r3 As==00"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Register.  */
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"r%d"
argument_list|,
name|regs
argument_list|)
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|as
operator|==
literal|2
condition|)
block|{
if|if
condition|(
name|regs
operator|==
literal|2
condition|)
block|{
operator|*
name|cycles
operator|=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#4"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r2 As==10"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|3
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#2"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r3 As==10"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Indexed register mode @Rn.  */
operator|*
name|cycles
operator|=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"@r%d"
argument_list|,
name|regs
argument_list|)
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|as
operator|==
literal|3
condition|)
block|{
if|if
condition|(
name|regs
operator|==
literal|2
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#8"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r2 As==11"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|3
condition|)
block|{
operator|*
name|cycles
operator|=
literal|1
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#-1"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r3 As==11"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|0
condition|)
block|{
comment|/* Absolute. @pc+  */
operator|*
name|cycles
operator|=
literal|3
expr_stmt|;
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
operator|*
name|cycles
operator|=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"@r%d+"
argument_list|,
name|regs
argument_list|)
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|as
operator|==
literal|1
condition|)
block|{
operator|*
name|cycles
operator|=
literal|3
expr_stmt|;
if|if
condition|(
name|regs
operator|==
literal|0
condition|)
block|{
comment|/* PC relative.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
operator|(
operator|*
name|cycles
operator|)
operator|++
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"PC rel. 0x%04x"
argument_list|,
name|PS
argument_list|(
operator|(
name|short
operator|)
name|addr
operator|+
literal|2
operator|+
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|2
condition|)
block|{
comment|/* Absolute.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"&0x%04x"
argument_list|,
name|PS
argument_list|(
name|dst
argument_list|)
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|regs
operator|==
literal|3
condition|)
block|{
operator|(
operator|*
name|cycles
operator|)
operator|--
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"#1"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|comm1
argument_list|,
literal|"r3 As==01"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Indexd.  */
name|dst
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
operator|+
literal|2
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|cmd_len
operator|+=
literal|2
expr_stmt|;
name|sprintf
argument_list|(
name|op1
argument_list|,
literal|"%d(r%d)"
argument_list|,
name|dst
argument_list|,
name|regs
argument_list|)
expr_stmt|;
block|}
block|}
return|return
name|cmd_len
return|;
block|}
end_function

begin_function
name|int
name|print_insn_msp430
parameter_list|(
name|bfd_vma
name|addr
parameter_list|,
name|disassemble_info
modifier|*
name|info
parameter_list|)
block|{
name|void
modifier|*
name|stream
init|=
name|info
operator|->
name|stream
decl_stmt|;
name|fprintf_ftype
name|prin
init|=
name|info
operator|->
name|fprintf_func
decl_stmt|;
name|struct
name|msp430_opcode_s
modifier|*
name|opcode
decl_stmt|;
name|char
name|op1
index|[
literal|32
index|]
decl_stmt|,
name|op2
index|[
literal|32
index|]
decl_stmt|,
name|comm1
index|[
literal|64
index|]
decl_stmt|,
name|comm2
index|[
literal|64
index|]
decl_stmt|;
name|int
name|cmd_len
init|=
literal|0
decl_stmt|;
name|unsigned
name|short
name|insn
decl_stmt|;
name|int
name|cycles
init|=
literal|0
decl_stmt|;
name|char
modifier|*
name|bc
init|=
literal|""
decl_stmt|;
name|char
name|dinfo
index|[
literal|32
index|]
decl_stmt|;
comment|/* Debug purposes.  */
name|insn
operator|=
name|msp430dis_opcode
argument_list|(
name|addr
argument_list|,
name|info
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|dinfo
argument_list|,
literal|"0x%04x"
argument_list|,
name|insn
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
operator|(
name|int
operator|)
name|addr
operator|&
literal|0xffff
operator|)
operator|>
literal|0xffdf
condition|)
block|{
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|"interrupt service routine at 0x%04x"
argument_list|,
literal|0xffff
operator|&
name|insn
argument_list|)
expr_stmt|;
return|return
literal|2
return|;
block|}
operator|*
name|comm1
operator|=
literal|0
expr_stmt|;
operator|*
name|comm2
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|opcode
operator|=
name|msp430_opcodes
init|;
name|opcode
operator|->
name|name
condition|;
name|opcode
operator|++
control|)
block|{
if|if
condition|(
operator|(
name|insn
operator|&
name|opcode
operator|->
name|bin_mask
operator|)
operator|==
name|opcode
operator|->
name|bin_opcode
operator|&&
name|opcode
operator|->
name|bin_opcode
operator|!=
literal|0x9300
condition|)
block|{
operator|*
name|op1
operator|=
literal|0
expr_stmt|;
operator|*
name|op2
operator|=
literal|0
expr_stmt|;
operator|*
name|comm1
operator|=
literal|0
expr_stmt|;
operator|*
name|comm2
operator|=
literal|0
expr_stmt|;
comment|/* r0 as destination. Ad should be zero.  */
if|if
condition|(
name|opcode
operator|->
name|insn_opnumb
operator|==
literal|3
operator|&&
operator|(
name|insn
operator|&
literal|0x000f
operator|)
operator|==
literal|0
operator|&&
operator|(
literal|0x0080
operator|&
name|insn
operator|)
operator|==
literal|0
condition|)
block|{
name|cmd_len
operator|=
name|msp430_branchinstr
argument_list|(
name|info
argument_list|,
name|opcode
argument_list|,
name|addr
argument_list|,
name|insn
argument_list|,
name|op1
argument_list|,
name|comm1
argument_list|,
operator|&
name|cycles
argument_list|)
expr_stmt|;
if|if
condition|(
name|cmd_len
condition|)
break|break;
block|}
switch|switch
condition|(
name|opcode
operator|->
name|insn_opnumb
condition|)
block|{
case|case
literal|0
case|:
name|cmd_len
operator|=
name|msp430_nooperands
argument_list|(
name|opcode
argument_list|,
name|addr
argument_list|,
name|insn
argument_list|,
name|comm1
argument_list|,
operator|&
name|cycles
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|cmd_len
operator|=
name|msp430_doubleoperand
argument_list|(
name|info
argument_list|,
name|opcode
argument_list|,
name|addr
argument_list|,
name|insn
argument_list|,
name|op1
argument_list|,
name|op2
argument_list|,
name|comm1
argument_list|,
name|comm2
argument_list|,
operator|&
name|cycles
argument_list|)
expr_stmt|;
if|if
condition|(
name|insn
operator|&
name|BYTE_OPERATION
condition|)
name|bc
operator|=
literal|".b"
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|cmd_len
operator|=
name|msp430_singleoperand
argument_list|(
name|info
argument_list|,
name|opcode
argument_list|,
name|addr
argument_list|,
name|insn
argument_list|,
name|op1
argument_list|,
name|comm1
argument_list|,
operator|&
name|cycles
argument_list|)
expr_stmt|;
if|if
condition|(
name|insn
operator|&
name|BYTE_OPERATION
operator|&&
name|opcode
operator|->
name|fmt
operator|!=
literal|3
condition|)
name|bc
operator|=
literal|".b"
expr_stmt|;
break|break;
default|default:
break|break;
block|}
block|}
if|if
condition|(
name|cmd_len
condition|)
break|break;
block|}
name|dinfo
index|[
literal|5
index|]
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|cmd_len
operator|<
literal|1
condition|)
block|{
comment|/* Unknown opcode, or invalid combination of operands.  */
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|".word	0x%04x;	????"
argument_list|,
name|PS
argument_list|(
name|insn
argument_list|)
argument_list|)
expr_stmt|;
return|return
literal|2
return|;
block|}
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|"%s%s"
argument_list|,
name|opcode
operator|->
name|name
argument_list|,
name|bc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|*
name|op1
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|"\t%s"
argument_list|,
name|op1
argument_list|)
expr_stmt|;
if|if
condition|(
operator|*
name|op2
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|","
argument_list|)
expr_stmt|;
if|if
condition|(
name|strlen
argument_list|(
name|op1
argument_list|)
operator|<
literal|7
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|"\t"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|strlen
argument_list|(
name|op1
argument_list|)
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|"\t"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|*
name|op2
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|op2
argument_list|)
expr_stmt|;
if|if
condition|(
name|strlen
argument_list|(
name|op2
argument_list|)
operator|<
literal|8
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|"\t"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|*
name|comm1
operator|||
operator|*
name|comm2
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|";"
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|cycles
condition|)
block|{
if|if
condition|(
operator|*
name|op2
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|";"
argument_list|)
expr_stmt|;
else|else
block|{
if|if
condition|(
name|strlen
argument_list|(
name|op1
argument_list|)
operator|<
literal|7
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|";"
argument_list|)
expr_stmt|;
else|else
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|"\t;"
argument_list|)
expr_stmt|;
block|}
block|}
if|if
condition|(
operator|*
name|comm1
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|comm1
argument_list|)
expr_stmt|;
if|if
condition|(
operator|*
name|comm1
operator|&&
operator|*
name|comm2
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|","
argument_list|)
expr_stmt|;
if|if
condition|(
operator|*
name|comm2
condition|)
call|(
modifier|*
name|prin
call|)
argument_list|(
name|stream
argument_list|,
literal|" %s"
argument_list|,
name|comm2
argument_list|)
expr_stmt|;
return|return
name|cmd_len
return|;
block|}
end_function

end_unit

