{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601483877022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601483877022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 18:37:56 2020 " "Processing started: Wed Sep 30 18:37:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601483877022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601483877022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part_6 -c part_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part_6 -c part_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601483877023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601483878097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601483878097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part_6-Behavioral " "Found design unit 1: part_6-Behavioral" {  } { { "part_6.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Lab_2/lab_2_6/part_6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601483892609 ""} { "Info" "ISGN_ENTITY_NAME" "1 part_6 " "Found entity 1: part_6" {  } { { "part_6.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Lab_2/lab_2_6/part_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601483892609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601483892609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part_6 " "Elaborating entity \"part_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601483892690 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..6\] part_6.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[9..6\]\" at part_6.vhd(9)" {  } { { "part_6.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Lab_2/lab_2_6/part_6.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601483892698 "|part_6"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DISP1 Bdc7seg " "Node instance \"DISP1\" instantiates undefined entity \"Bdc7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "part_6.vhd" "DISP1" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Lab_2/lab_2_6/part_6.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1601483892794 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DISP0 Bdc7seg " "Node instance \"DISP0\" instantiates undefined entity \"Bdc7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "part_6.vhd" "DISP0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Lab_2/lab_2_6/part_6.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1601483892796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601483893214 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 30 18:38:13 2020 " "Processing ended: Wed Sep 30 18:38:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601483893214 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601483893214 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601483893214 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601483893214 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601483893996 ""}
