=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
=== Compilation ===
Return code: 15
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:1: error: `timescale directive can not be inside a module definition.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:6: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:13: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:10: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:14: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:32: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:32: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:36: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:43: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:43: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:44: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:90: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:90: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_test.sv:91: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob109_fsm1_ref.sv:15: error: Incomprehensible case expression.
