Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 19 19:43:07 2023
| Host         : 603lab running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SUBWAY_timing_summary_routed.rpt -pb SUBWAY_timing_summary_routed.pb -rpx SUBWAY_timing_summary_routed.rpx -warn_on_violation
| Design       : SUBWAY
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  356         
TIMING-23  Warning           Combinational loop found     38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (356)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1008)
5. checking no_input_delay (12)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (40)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (356)
--------------------------
 There are 356 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1008)
---------------------------------------------------
 There are 1008 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (40)
----------------------
 There are 40 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1011          inf        0.000                      0                 1011           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1011 Endpoints
Min Delay          1011 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[46][1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 0.753ns (9.069%)  route 7.550ns (90.931%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 r  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 f  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 f  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.865     4.749    NEXT__0[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.053     4.802 f  movement[1][1]_P_i_21/O
                         net (fo=4, routed)           0.718     5.520    movement[1][1]_P_i_21_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.053     5.573 f  movement[1][1]_P_i_15/O
                         net (fo=1, routed)           0.599     6.172    movement[1][1]_P_i_15_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.225 f  movement[1][1]_P_i_7/O
                         net (fo=2, routed)           0.372     6.596    movement[1][1]_P_i_7_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.649 r  movement[1][1]_P_i_3/O
                         net (fo=8, routed)           0.146     6.796    movement[1][1]_P_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.053     6.849 r  movement[1][1]_P_i_1/O
                         net (fo=106, routed)         1.454     8.303    movement[1][1]_P_i_1_n_0
    SLICE_X14Y14         FDPE                                         r  movement_reg[46][1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[47][1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 0.753ns (9.069%)  route 7.550ns (90.931%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 r  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 f  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 f  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.865     4.749    NEXT__0[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.053     4.802 f  movement[1][1]_P_i_21/O
                         net (fo=4, routed)           0.718     5.520    movement[1][1]_P_i_21_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.053     5.573 f  movement[1][1]_P_i_15/O
                         net (fo=1, routed)           0.599     6.172    movement[1][1]_P_i_15_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.225 f  movement[1][1]_P_i_7/O
                         net (fo=2, routed)           0.372     6.596    movement[1][1]_P_i_7_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.649 r  movement[1][1]_P_i_3/O
                         net (fo=8, routed)           0.146     6.796    movement[1][1]_P_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.053     6.849 r  movement[1][1]_P_i_1/O
                         net (fo=106, routed)         1.454     8.303    movement[1][1]_P_i_1_n_0
    SLICE_X14Y14         FDPE                                         r  movement_reg[47][1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[52][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 0.753ns (9.119%)  route 7.505ns (90.881%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 r  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 f  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 f  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.865     4.749    NEXT__0[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.053     4.802 f  movement[1][1]_P_i_21/O
                         net (fo=4, routed)           0.718     5.520    movement[1][1]_P_i_21_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.053     5.573 f  movement[1][1]_P_i_15/O
                         net (fo=1, routed)           0.599     6.172    movement[1][1]_P_i_15_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.225 f  movement[1][1]_P_i_7/O
                         net (fo=2, routed)           0.372     6.596    movement[1][1]_P_i_7_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.649 r  movement[1][1]_P_i_3/O
                         net (fo=8, routed)           0.146     6.796    movement[1][1]_P_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.053     6.849 r  movement[1][1]_P_i_1/O
                         net (fo=106, routed)         1.409     8.258    movement[1][1]_P_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  movement_reg[52][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[15][1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 0.881ns (10.717%)  route 7.339ns (89.283%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 f  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 r  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 r  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.850     4.733    NEXT__0[0]
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.053     4.786 r  movement[45][1]_P_i_13/O
                         net (fo=2, routed)           0.565     5.351    movement[45][1]_P_i_13_n_0
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.064     5.415 r  movement[45][1]_P_i_5/O
                         net (fo=14, routed)          0.477     5.893    movement[45][1]_P_i_5_n_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I4_O)        0.170     6.063 r  movement[21][1]_P_i_3/O
                         net (fo=15, routed)          1.310     7.373    movement[21][1]_P_i_3_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.053     7.426 r  movement[9][1]_P_i_3/O
                         net (fo=7, routed)           0.741     8.167    movement[9][1]_P_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.053     8.220 r  movement[15][1]_P_i_1/O
                         net (fo=1, routed)           0.000     8.220    movement[15][1]_P_i_1_n_0
    SLICE_X2Y18          FDPE                                         r  movement_reg[15][1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[9][1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 0.881ns (10.736%)  route 7.325ns (89.264%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 f  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 r  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 r  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.850     4.733    NEXT__0[0]
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.053     4.786 r  movement[45][1]_P_i_13/O
                         net (fo=2, routed)           0.565     5.351    movement[45][1]_P_i_13_n_0
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.064     5.415 r  movement[45][1]_P_i_5/O
                         net (fo=14, routed)          0.477     5.893    movement[45][1]_P_i_5_n_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I4_O)        0.170     6.063 r  movement[21][1]_P_i_3/O
                         net (fo=15, routed)          1.310     7.373    movement[21][1]_P_i_3_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.053     7.426 r  movement[9][1]_P_i_3/O
                         net (fo=7, routed)           0.727     8.153    movement[9][1]_P_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.053     8.206 r  movement[9][1]_P_i_1/O
                         net (fo=1, routed)           0.000     8.206    movement[9][1]_P_i_1_n_0
    SLICE_X4Y17          FDPE                                         r  movement_reg[9][1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[38][1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 0.753ns (9.207%)  route 7.425ns (90.793%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 r  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 f  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 f  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.865     4.749    NEXT__0[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.053     4.802 f  movement[1][1]_P_i_21/O
                         net (fo=4, routed)           0.718     5.520    movement[1][1]_P_i_21_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.053     5.573 f  movement[1][1]_P_i_15/O
                         net (fo=1, routed)           0.599     6.172    movement[1][1]_P_i_15_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.225 f  movement[1][1]_P_i_7/O
                         net (fo=2, routed)           0.372     6.596    movement[1][1]_P_i_7_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.649 r  movement[1][1]_P_i_3/O
                         net (fo=8, routed)           0.146     6.796    movement[1][1]_P_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.053     6.849 r  movement[1][1]_P_i_1/O
                         net (fo=106, routed)         1.330     8.178    movement[1][1]_P_i_1_n_0
    SLICE_X14Y15         FDPE                                         r  movement_reg[38][1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[39][1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 0.753ns (9.207%)  route 7.425ns (90.793%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 r  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 f  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 f  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.865     4.749    NEXT__0[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.053     4.802 f  movement[1][1]_P_i_21/O
                         net (fo=4, routed)           0.718     5.520    movement[1][1]_P_i_21_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.053     5.573 f  movement[1][1]_P_i_15/O
                         net (fo=1, routed)           0.599     6.172    movement[1][1]_P_i_15_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.225 f  movement[1][1]_P_i_7/O
                         net (fo=2, routed)           0.372     6.596    movement[1][1]_P_i_7_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.649 r  movement[1][1]_P_i_3/O
                         net (fo=8, routed)           0.146     6.796    movement[1][1]_P_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.053     6.849 r  movement[1][1]_P_i_1/O
                         net (fo=106, routed)         1.330     8.178    movement[1][1]_P_i_1_n_0
    SLICE_X14Y15         FDPE                                         r  movement_reg[39][1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[44][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 0.753ns (9.229%)  route 7.406ns (90.771%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 r  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 f  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 f  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.865     4.749    NEXT__0[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.053     4.802 f  movement[1][1]_P_i_21/O
                         net (fo=4, routed)           0.718     5.520    movement[1][1]_P_i_21_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.053     5.573 f  movement[1][1]_P_i_15/O
                         net (fo=1, routed)           0.599     6.172    movement[1][1]_P_i_15_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.225 f  movement[1][1]_P_i_7/O
                         net (fo=2, routed)           0.372     6.596    movement[1][1]_P_i_7_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.649 r  movement[1][1]_P_i_3/O
                         net (fo=8, routed)           0.146     6.796    movement[1][1]_P_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.053     6.849 r  movement[1][1]_P_i_1/O
                         net (fo=106, routed)         1.310     8.159    movement[1][1]_P_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  movement_reg[44][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[46][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 0.753ns (9.229%)  route 7.406ns (90.771%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 r  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 f  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 f  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.865     4.749    NEXT__0[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.053     4.802 f  movement[1][1]_P_i_21/O
                         net (fo=4, routed)           0.718     5.520    movement[1][1]_P_i_21_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.053     5.573 f  movement[1][1]_P_i_15/O
                         net (fo=1, routed)           0.599     6.172    movement[1][1]_P_i_15_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.225 f  movement[1][1]_P_i_7/O
                         net (fo=2, routed)           0.372     6.596    movement[1][1]_P_i_7_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.649 r  movement[1][1]_P_i_3/O
                         net (fo=8, routed)           0.146     6.796    movement[1][1]_P_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.053     6.849 r  movement[1][1]_P_i_1/O
                         net (fo=106, routed)         1.310     8.159    movement[1][1]_P_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  movement_reg[46][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[47][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 0.753ns (9.229%)  route 7.406ns (90.771%))
  Logic Levels:           8  (FDCE=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 r  cnt_reg[3]/Q
                         net (fo=30, routed)          1.676     1.958    cnt_reg_n_0_[3]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.153     2.111 f  map_design[2][16][1]_i_2/O
                         net (fo=3, routed)           0.720     2.830    map_design[2][16][1]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.053     2.883 f  FSM_sequential_STATE[0]_i_2/O
                         net (fo=117, routed)         1.865     4.749    NEXT__0[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.053     4.802 f  movement[1][1]_P_i_21/O
                         net (fo=4, routed)           0.718     5.520    movement[1][1]_P_i_21_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.053     5.573 f  movement[1][1]_P_i_15/O
                         net (fo=1, routed)           0.599     6.172    movement[1][1]_P_i_15_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.225 f  movement[1][1]_P_i_7/O
                         net (fo=2, routed)           0.372     6.596    movement[1][1]_P_i_7_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.649 r  movement[1][1]_P_i_3/O
                         net (fo=8, routed)           0.146     6.796    movement[1][1]_P_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.053     6.849 r  movement[1][1]_P_i_1/O
                         net (fo=106, routed)         1.310     8.159    movement[1][1]_P_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  movement_reg[47][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.228%)  route 0.137ns (51.772%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  cnt_reg[5]/Q
                         net (fo=26, routed)          0.137     0.237    cnt_reg_n_0_[5]
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.028     0.265 r  out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.265    out[1]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement_reg[4][1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[4][1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.079%)  route 0.150ns (53.921%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE                         0.000     0.000 r  movement_reg[4][1]_C/C
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  movement_reg[4][1]_C/Q
                         net (fo=2, routed)           0.150     0.250    movement_reg[4]__0[1]
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.028     0.278 r  movement[4][1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.278    movement[4][1]_C_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  movement_reg[4][1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 initial_position_design_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            initial_position_design_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.750%)  route 0.152ns (54.250%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  initial_position_design_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  initial_position_design_reg[0]/Q
                         net (fo=19, routed)          0.152     0.252    initial_position_design[0]
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.028     0.280 r  initial_position_design[0]_i_1/O
                         net (fo=1, routed)           0.000     0.280    initial_position_design[0]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  initial_position_design_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.346%)  route 0.154ns (54.654%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  FSM_sequential_STATE_reg[0]/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_sequential_STATE_reg[0]/Q
                         net (fo=6, routed)           0.154     0.254    STATE[0]
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.028     0.282 r  FSM_sequential_STATE[1]_i_1/O
                         net (fo=105, routed)         0.000     0.282    FSM_sequential_STATE[1]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (44.054%)  route 0.163ns (55.946%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  cnt_reg[4]/Q
                         net (fo=31, routed)          0.163     0.263    cnt_reg_n_0_[4]
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.028     0.291 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.291    cnt[4]_i_1_n_0
    SLICE_X7Y11          FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement_reg[4][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE                         0.000     0.000 r  movement_reg[4][0]/C
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  movement_reg[4][0]/Q
                         net (fo=2, routed)           0.151     0.269    movement_reg[4]__0[0]
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.028     0.297 r  movement[4][0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    movement[4][0]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  movement_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.505%)  route 0.173ns (57.495%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  cnt_reg[5]/Q
                         net (fo=26, routed)          0.173     0.273    cnt_reg_n_0_[5]
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.028     0.301 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.301    cnt[5]_i_1_n_0
    SLICE_X4Y15          FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.146ns (47.417%)  route 0.162ns (52.583%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cnt_reg[6]/Q
                         net (fo=26, routed)          0.162     0.280    in3__0
    SLICE_X10Y11         LUT6 (Prop_lut6_I5_O)        0.028     0.308 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    cnt[6]_i_1_n_0
    SLICE_X10Y11         FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_design_reg[1][56][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[55][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (40.961%)  route 0.184ns (59.039%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE                         0.000     0.000 r  map_design_reg[1][56][0]/C
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  map_design_reg[1][56][0]/Q
                         net (fo=13, routed)          0.184     0.284    map_design_reg[1][56][0]
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.028     0.312 r  movement[55][0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    movement[55][0]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  movement_reg[55][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_design_reg[1][56][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            movement_reg[54][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.128ns (40.701%)  route 0.186ns (59.299%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE                         0.000     0.000 r  map_design_reg[1][56][0]/C
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  map_design_reg[1][56][0]/Q
                         net (fo=13, routed)          0.186     0.286    map_design_reg[1][56][0]
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.028     0.314 r  movement[54][0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    movement[54][0]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  movement_reg[54][0]/D
  -------------------------------------------------------------------    -------------------





