setting auto_restore_mw_cel_lib_setup true
icc2_shell> o
setting top_design to: 
ORCA_TOP
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 1
1
set add_ios 0
0
set pad_design 0
0
set design_size {1000 800}
1000 800
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft 1
1
set innovus_enable_manual_macro_placement 1
1
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
#set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set fast_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
stdcell_hvt stdcell_rvt stdcell_lvt sram
# Get just the main standard cells, srams
set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ 
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/home/ramadugu/common/Documents/freshp/final_prj-team_10-master/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $lib_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $lib_dir/lib/$i/ndm/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/
set tlu_dir "$lib_dir/tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  #                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  #                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/ORCA_TOP.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{ORCA_TOP_lib}
create_block ${top_design}
Information: Creating block 'ORCA_TOP.design' in library 'ORCA_TOP_lib'. (DES-013)
{ORCA_TOP_lib:ORCA_TOP.design}
open_block ${top_design}
Information: Incrementing open_count of block 'ORCA_TOP_lib:ORCA_TOP.design' to 2. (DES-021)
{ORCA_TOP_lib:ORCA_TOP.design}
#import_designs $verilog_file # -format verilog #       -cel $top_design #      -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/home/ramadugu/common/Documents/freshp/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg'
Warning: Found redefinition of module 'ORCA_TOP' (overwriting with new version found at line 71597 in /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg). (VR-018)
Number of modules read: 65
Top level ports: 241
Total ports in all modules: 2735
Total nets in all modules: 50901
Total instances in all modules: 45664
Elapsed = 00:00:00.74, CPU = 00:00:00.71
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] } {
        switch $synopsys_program_name {
         "icc2_shell"  {
                # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
                # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [info exists flow ] } {
                    puts " Sourcing the Physical Synthesis DCT UPF"
                    source ../../syn/outputs/ORCA_TOP.dct.upf
                } else {
                    puts " Sourcing the Logical Synthesis DC UPF"
                    source ../../syn/outputs/ORCA_TOP.dc.upf
                }

                puts " Creating ICC2 MCMM "
                foreach mode { func test scan atspeed funcu} {
                  create_mode $mode
                }
                foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
                  set corner_name [lindex $corner 0 ]
                  set corner_temp [lindex $corner 1 ]
                  set corner_op_cond [ lindex $corner 2 ]
                  create_corner $corner_name
                  # Read the TLUplus file and give it a name.  
                  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
                  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
                  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
                  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
                  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
                  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
                  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
                  # UPF may indicate additional information for the voltage in a multivoltage design.
                  set_operating_condition $corner_op_cond -library saed32lvt_c
                }

                #foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_cap atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_cap scan Cmax}  }
foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} }  {
                  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
                  current_scenario [lindex $scenario 0]
                  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
                  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
                }

                set_scenario_status func_worst -active true -hold false -setup true
                set_scenario_status func_best  -active true -hold true  -setup false
                set_scenario_status test_worst -active true -hold false -setup true
                set_scenario_status test_best  -active true -hold true  -setup false

                current_scenario "func_worst"

         }
         "dc_shell" {
                 set upf_create_implicit_supply_sets false
                source ../../constraints/ORCA_TOP.upf
                set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                source ../../constraints/ORCA_TOP_func_worst.sdc
                set_false_path -from SDRAM_CLK -to SD_DDR_CLK

                # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
                # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
                if { [ info exists mw_lib ] } {
                   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
                }
         }
         "pt_shell" {
                source $topdir/apr/outputs/ORCA_TOP.route2.upf
                if [ regexp "max" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                if [ regexp "min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                if [ regexp "max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
                 if [ regexp "cc_min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "cc_max" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                 if [ regexp "cc_min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                 if [ regexp "cc_max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
if [ regexp "max_capture" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
                }
if [ regexp "min_scan" $corner_name ] {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
                }
if [ regexp "min_capture" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
                }
if [ regexp "min_shift" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
                }
}

}
         
        
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
 Sourcing the Physical Synthesis DCT UPF
Using libraries: ORCA_TOP_lib saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32sram_c
Linking block ORCA_TOP_lib:ORCA_TOP.design
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Design 'ORCA_TOP' was successfully linked.
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
 Creating ICC2 MCMM 
Warning: use early spec Cmax.tlup for late which is not specified
Warning: use late spec Cmax.tlup for early which spec is not specified. 
Warning: use early spec Cmin.tlup for late which is not specified
Warning: use late spec Cmin.tlup for early which spec is not specified. 
Created scenario func_worst for mode func and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
Information: Timer using 1 threads
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
        set_timing_derate -early -net_delay 0.95 
        set_timing_derate -early -cell_delay 0.95 
        set_voltage 0  -min 0  -object_list VSS
        set_voltage 0.75  -min 0.75  -object_list VDD
        set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best for mode func and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 256 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 263; /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 264 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 267 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 281 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 288 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario test_worst for mode test and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_worst] on Sat Feb 29 19:46:17 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 6  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 6  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
set_timing_derate -early -net_delay 0.95 
1
set_timing_derate -early -cell_delay 0.95 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.75  -min 0.75  -object_list VDD
1
set_voltage 0.95  -min 0.95  -object_list VDDH
1
Created scenario test_best for mode test and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_best] on Sat Feb 29 19:46:16 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 259 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 266; /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 267 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 270 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 284 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 291 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 308 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.1 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 5  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 5  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Scenario func_worst (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_best (mode func corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_worst (mode test corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_best (mode test corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
{func_worst}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 47.60%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

        if { $synopsys_program_name == "dc_shell" } {
        
                set auto_insert_level_shifters_on_clocks all
        }

        if { $synopsys_program_name == "icc2_shell" } {

                ####### FLOORPLANNING OPTIONS
                if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
                }

                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
                place_pins -self
                #set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
            #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

                if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
                        create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
                #       create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
                }

                
                if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
                create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
                create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
                create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
                create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
                
                }
                ######PLACE

                set_app_option -name place.coarse.continue_on_missing_scandef -value true

                set_app_option -name place_opt.initial_place.effort -value medium
                set_app_option -name place_opt.final_place.effort -value medium


                #set enable_recovery_removal_arcs true
                set_app_option -name time.disable_recovery_removal_checks -value false
                #set timing_enable_multiple_clocks_per_reg true
                #set timing_remove_clock_reconvergence_pessimism true
                set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

                #set physopt_enable_via_res_support true
                #set physopt_hard_keepout_distance 5
                #set_preferred_routing_direction -direction vertical -l {M2 M4}
                #set_preferred_routing_direction -direction horizontal -l {M3 M5}
                set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


                # To optimize DW components (I think only adders right now??) - default is false
                #set physopt_dw_opto true

                #set_ahfs_options -remove_effort high
                #set_buffer_opt_strategy -effort medium


                ###########################  CTS Related
                create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
                #set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

                set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

                # don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
                set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

                # dont allow INV* for CTS since I think they are unbalanced rise/fall
                set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

                # potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
                set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
                #set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

                # dont allow slower cells on clock trees.  
                set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

                set_max_transition 0.15 -clock_path $cts_clks 

                # Other potential options
                # set_max_capacitance cap_value -clock_path $cts_clks
                # set_app_option -name cts.common.max_net_length  -value float
                # set_app_option -name cts.common.max_fanout  -value <2-1000000>
                # set_clock_tree_options -target_skew value -clock $cts_clks 
                # set_clock_tree_options -target_latency value -clock $cts_clks

                #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name place_opt.flow.enable_ccd -value false
                set_app_options -name clock_opt.flow.enable_ccd -value false
                set_app_options -name route_opt.flow.enable_ccd -value false
                set_app_options -name ccd.max_postpone -value 0
                set_app_options -name ccd.max_prepone -value 0


                # If design blows up, try turning hold fixing off. 
                # set_app_option -name clock_opt.flow.skip_hold -value true

                # Dont use delay buffers
                #set_dont_use [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

                ########################## Route related
                set_app_option -name route_opt.flow.xtalk_reduction -value true
                set_app_option -name time.si_enable_analysis -value true

        }
} elseif {[get_db root: .program_short_name] == "innovus"} {

        #Read in upf dumped from genus  
        read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
        commit_power_intent
        #Edit box when you reduce fp size
        modifyPowerDomainAttr PD_RISC_CORE -box 580 0 1000 400

        setNanoRouteMode -drouteEndIteration 10
        set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

        #set_max_transition 0.1 -clock_path $cts_clks
        set_ccopt_property target_max_trans 0.3ns

        # Try reducing the search and repair iterations for now.
    
        setNanoRouteMode -drouteEndIteration 5 
        #setNanoRouteMode -drouteEndIteration 0
    
        #setNanoRouteMode -routeWithViaInPin true
        #setNanoRouteMode -routeWithViaInPin 1:1
        setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
        setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
    
        setOptMode -usefulSkew false
        setOptMode -usefulSkewCCOpt none
        setOptMode -usefulSkewPostRoute false
        setOptMode -usefulSkewPreCTS false
    
        #Cadence method.  Not floating with these statements
        setPinAssignMode -pinEditInBatch true
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        setPinAssignMode -pinEditInBatch false
}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-24 20:24:29 / Session: 0.01 hr / Command: 0.00 hr / Memory: 454 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.05u 00:00:00.01s 00:00:00.06e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 241
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.59u 00:00:00.08s 00:00:00.57e: 
Total Pin Placement CPU Time: 00:00:00.67u 00:00:00.10s 00:00:00.66e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-24 20:24:29 / Session: 0.01 hr / Command: 0.00 hr / Memory: 465 MB (FLW-8100)
Warning: No placement_blockage objects matched 'pb*' (SEL-004)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BUSKP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CLOAD1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DCAP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLH2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHLHLS11_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL128_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL64_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEH_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEL_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ANTENNA_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BUSKP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CLOAD1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DCAP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLH2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHLHLS11_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL128_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL64_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
#derive_pg_connection -tie
connect_pg_net -automatic
Information: Committing UPF. (MV-134)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: The power domain PD_RISC_CORE is associated to the voltage area DEFAULT_VA by enable_missing_voltage_area. (MV-231)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Wed May 24 20:24:31 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  0/43669
Power net VDDH                 0/1966
Ground net VSS                 0/45600
--------------------------------------------------------------------------------
Information: connections of 91235 power/ground pin(s) are created or changed.
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/home/ramadugu/common/Documents/freshp/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 6/6
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-24 20:24:31 / Session: 0.01 hr / Command: 0.00 hr / Memory: 467 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.10u 00:00:00.01s 00:00:00.10e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Error: MV voltage area setup is not ready for physical implementation. (MV-511a)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
ORCA_TOP               M2      M7      MRDL     Not allowed

When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 2316 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67,-1.67,1021.53,820.89)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   53  Alloctr   54  Proc 2319 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets to route for block pin placement     = 194
Number of interface nets to route for block pin placement = 194
Number of single or zero port nets = 2
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   54  Proc 2319 
Average gCell capacity  61.62    on layer (1)    M1
Average gCell capacity  63.05    on layer (2)    M2
Average gCell capacity  31.23    on layer (3)    M3
Average gCell capacity  31.92    on layer (4)    M4
Average gCell capacity  15.70    on layer (5)    M5
Average gCell capacity  21.29    on layer (6)    M6
Average gCell capacity  10.56    on layer (7)    M7
Average gCell capacity  10.65    on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 84.56         on layer (1)    M1
Average number of tracks per gCell 85.22         on layer (2)    M2
Average number of tracks per gCell 42.30         on layer (3)    M3
Average number of tracks per gCell 42.62         on layer (4)    M4
Average number of tracks per gCell 21.17         on layer (5)    M5
Average number of tracks per gCell 21.33         on layer (6)    M6
Average number of tracks per gCell 10.59         on layer (7)    M7
Average number of tracks per gCell 10.67         on layer (8)    M8
Average number of tracks per gCell 5.31  on layer (9)    M9
Average number of tracks per gCell 2.67  on layer (10)   MRDL
Number of gCells = 50560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc   31 
[End of Build Congestion map] Total (MB): Used   54  Alloctr   55  Proc 2351 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc   31 
[End of Build Data] Total (MB): Used   54  Alloctr   55  Proc 2351 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   66  Alloctr   67  Proc 2351 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   66  Alloctr   67  Proc 2351 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 709.47
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 370.55
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 338.93
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 379
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 189
Initial. Via VIA56SQ_C count = 190
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc   31 
[End of Whole Chip Routing] Total (MB): Used   66  Alloctr   67  Proc 2351 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2351 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   18  Alloctr   17  Proc   34 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2351 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc   34 
[End of Global Routing] Total (MB): Used   55  Alloctr   56  Proc 2351 
CPU Time for Global Route: 00:00:01.27u 00:00:00.04s 00:00:01.31e: 
Number of block ports: 241
Number of block pin locations assigned from router: 191
CPU Time for Pin Preparation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.12u 00:00:00.00s 00:00:00.12e: 
Total Pin Placement CPU Time: 00:00:01.53u 00:00:00.05s 00:00:01.58e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-24 20:24:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 541 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}       {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 40
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 323 wires for strategy mesh_strat.
Checking DRC for 323 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 323 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 124 wires for strategy lmesh_strat.
Checking DRC for 124 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 562 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 12338
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 12338 stacked vias for strategy mesh_strat.
Checking DRC for 12338 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 3.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 2071 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 2087 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 52535 stacked vias.
Checking DRC for 52535 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 152.00 seconds.
via connection runtime: 153 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 31539 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 33894 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 33268 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 2920 wires.
Committing wires takes 0.00 seconds.
Committed 96622 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 163 seconds.
Successfully compiled PG.
Overall runtime: 163 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Using CL to insert boundary cells
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1731 sectors on layer M7:
Layer M7: 928 straps, 803 other, 0 preroute
Layer M7: 237 secDefs  1731 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169601
Num SecDefs:  1012

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Warning: The design already has boundary cells of type DCAP_HVT. (CHF-127)
Information: Starting boundary cell insertion into ORCA_TOP using site master "unit". (CHF-200)
Information: Total 2109 left cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 2109 right cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 4218 boundary cells inserted successfully into ORCA_TOP. (CHF-100)
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604  -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Wed May 24 20:27:21 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 478
TRACKS                         : 20
VIAS                           : 69
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 6
SPECIALNETS                    : 3
NETS                           : 48229
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Wed May 24 20:27:22 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 6
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/home/ramadugu/common/Documents/freshp/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 6/6
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
# if before place, place the cells around the design, but don't waste time with it
#create_placement -effort very_low
# Insert buffers on SRAM output pins.  The only timing available for SRAM is at a different voltage than std cells.
# This is causing a multivoltage situation and preventing buffers from being inserted automatically, 
# so insert manually for now.  Try to address the multi-voltage problem better somehow.
set bufs [ insert_buffer -new_cell_names sram_fixcell -new_net_names sram_fixnet [ get_pins -of_obj [get_cells -hier -filter "is_hard_macro==true" ] -filter "direction==out&&net_name!~*UNCONNECTED*" ] -lib_cell NBUFFX16_LVT ]
Cell is added at (772.9150 122.0910).
Cell is added at (759.2350 122.0910).
Cell is added at (777.0200 122.0910).
Cell is added at (764.7070 122.0910).
Cell is added at (781.1230 122.0910).
Cell is added at (774.2830 122.0910).
Cell is added at (768.8110 122.0910).
Cell is added at (783.8590 122.0910).
Cell is added at (770.1790 122.0910).
Cell is added at (775.6510 122.0910).
Cell is added at (778.3870 122.0910).
Cell is added at (782.4910 122.0910).
Cell is added at (757.8670 122.0910).
Cell is added at (786.5950 122.0910).
Cell is added at (787.9630 122.0910).
Cell is added at (793.4350 122.0910).
Cell is added at (779.7550 122.0910).
Cell is added at (756.5000 122.0910).
Cell is added at (761.9710 122.0910).
Cell is added at (796.1710 122.0910).
Cell is added at (766.0750 122.0910).
Cell is added at (789.3310 122.0910).
Cell is added at (790.6990 122.0910).
Cell is added at (794.8030 122.0910).
Cell is added at (785.2270 122.0910).
Cell is added at (755.1310 122.0910).
Cell is added at (760.6030 122.0910).
Cell is added at (767.4420 122.0910).
Cell is added at (792.0670 122.0910).
Cell is added at (753.7590 122.0910).
Cell is added at (763.3390 122.0910).
Cell is added at (771.5470 122.0910).
Cell is added at (818.3630 106.4780).
Cell is added at (832.0430 106.4780).
Cell is added at (814.2580 106.4780).
Cell is added at (826.5710 106.4780).
Cell is added at (810.1550 106.4780).
Cell is added at (816.9950 106.4780).
Cell is added at (822.4670 106.4780).
Cell is added at (807.4190 106.4780).
Cell is added at (821.0990 106.4780).
Cell is added at (815.6270 106.4780).
Cell is added at (812.8910 106.4780).
Cell is added at (808.7870 106.4780).
Cell is added at (833.4110 106.4780).
Cell is added at (804.6830 106.4780).
Cell is added at (803.3150 106.4780).
Cell is added at (797.8430 106.4780).
Cell is added at (811.5230 106.4780).
Cell is added at (834.7780 106.4780).
Cell is added at (829.3070 106.4780).
Cell is added at (795.1070 106.4780).
Cell is added at (825.2030 106.4780).
Cell is added at (801.9470 106.4780).
Cell is added at (800.5790 106.4780).
Cell is added at (796.4750 106.4780).
Cell is added at (806.0510 106.4780).
Cell is added at (836.1470 106.4780).
Cell is added at (830.6750 106.4780).
Cell is added at (823.8360 106.4780).
Cell is added at (799.2110 106.4780).
Cell is added at (837.5190 106.4780).
Cell is added at (827.9390 106.4780).
Cell is added at (819.7310 106.4780).
Cell is added at (919.3210 122.0910).
Cell is added at (905.6410 122.0910).
Cell is added at (923.4260 122.0910).
Cell is added at (911.1130 122.0910).
Cell is added at (927.5290 122.0910).
Cell is added at (920.6890 122.0910).
Cell is added at (915.2170 122.0910).
Cell is added at (930.2650 122.0910).
Cell is added at (916.5850 122.0910).
Cell is added at (922.0570 122.0910).
Cell is added at (924.7930 122.0910).
Cell is added at (928.8970 122.0910).
Cell is added at (904.2730 122.0910).
Cell is added at (933.0010 122.0910).
Cell is added at (934.3690 122.0910).
Cell is added at (939.8410 122.0910).
Cell is added at (926.1610 122.0910).
Cell is added at (902.9060 122.0910).
Cell is added at (908.3770 122.0910).
Cell is added at (942.5770 122.0910).
Cell is added at (912.4810 122.0910).
Cell is added at (935.7370 122.0910).
Cell is added at (937.1050 122.0910).
Cell is added at (941.2090 122.0910).
Cell is added at (931.6330 122.0910).
Cell is added at (901.5370 122.0910).
Cell is added at (907.0090 122.0910).
Cell is added at (913.8480 122.0910).
Cell is added at (938.4730 122.0910).
Cell is added at (900.1650 122.0910).
Cell is added at (909.7450 122.0910).
Cell is added at (917.9530 122.0910).
Cell is added at (919.3210 12.1830).
Cell is added at (905.6410 12.1830).
Cell is added at (923.4260 12.1830).
Cell is added at (911.1130 12.1830).
Cell is added at (927.5290 12.1830).
Cell is added at (920.6890 12.1830).
Cell is added at (915.2170 12.1830).
Cell is added at (930.2650 12.1830).
Cell is added at (916.5850 12.1830).
Cell is added at (922.0570 12.1830).
Cell is added at (924.7930 12.1830).
Cell is added at (928.8970 12.1830).
Cell is added at (904.2730 12.1830).
Cell is added at (933.0010 12.1830).
Cell is added at (934.3690 12.1830).
Cell is added at (939.8410 12.1830).
Cell is added at (926.1610 12.1830).
Cell is added at (902.9060 12.1830).
Cell is added at (908.3770 12.1830).
Cell is added at (942.5770 12.1830).
Cell is added at (912.4810 12.1830).
Cell is added at (935.7370 12.1830).
Cell is added at (937.1050 12.1830).
Cell is added at (941.2090 12.1830).
Cell is added at (931.6330 12.1830).
Cell is added at (901.5370 12.1830).
Cell is added at (907.0090 12.1830).
Cell is added at (913.8480 12.1830).
Cell is added at (938.4730 12.1830).
Cell is added at (900.1650 12.1830).
Cell is added at (909.7450 12.1830).
Cell is added at (917.9530 12.1830).
Cell is added at (168.0870 624.7830).
Cell is added at (168.0870 611.1030).
Cell is added at (168.0870 613.8390).
Cell is added at (168.0870 619.3110).
Cell is added at (168.0870 620.6790).
Cell is added at (168.0870 606.9990).
Cell is added at (168.0870 609.7350).
Cell is added at (168.0870 608.3670).
Cell is added at (168.0870 617.9430).
Cell is added at (168.0870 626.1510).
Cell is added at (168.0870 616.5750).
Cell is added at (168.0870 622.0470).
Cell is added at (168.0870 605.6310).
Cell is added at (168.0870 623.4150).
Cell is added at (168.0870 615.2070).
Cell is added at (168.0870 612.4710).
Cell is added at (147.2450 624.7830).
Cell is added at (147.2450 611.1030).
Cell is added at (147.2450 613.8390).
Cell is added at (147.2450 619.3110).
Cell is added at (147.2450 620.6790).
Cell is added at (147.2450 606.9990).
Cell is added at (147.2450 609.7350).
Cell is added at (147.2450 608.3670).
Cell is added at (168.0870 521.5870).
Cell is added at (168.0870 507.9070).
Cell is added at (168.0870 510.6430).
Cell is added at (168.0870 516.1150).
Cell is added at (168.0870 517.4830).
Cell is added at (168.0870 503.8030).
Cell is added at (168.0870 506.5390).
Cell is added at (168.0870 505.1710).
Cell is added at (168.0870 514.7470).
Cell is added at (168.0870 522.9550).
Cell is added at (168.0870 513.3790).
Cell is added at (168.0870 518.8510).
Cell is added at (168.0870 502.4350).
Cell is added at (168.0870 520.2190).
Cell is added at (168.0870 512.0110).
Cell is added at (168.0870 509.2750).
Cell is added at (147.2450 514.7470).
Cell is added at (147.2450 522.9550).
Cell is added at (147.2450 513.3790).
Cell is added at (147.2450 518.8510).
Cell is added at (147.2450 502.4350).
Cell is added at (147.2450 520.2190).
Cell is added at (147.2450 512.0110).
Cell is added at (147.2450 509.2750).
Cell is added at (619.8780 611.2540).
Cell is added at (619.8780 613.9900).
Cell is added at (619.8780 619.4620).
Cell is added at (619.8780 615.3580).
Cell is added at (619.8780 618.0940).
Cell is added at (619.8780 616.7260).
Cell is added at (619.8780 612.6220).
Cell is added at (619.8780 609.8860).
Cell is added at (716.9290 626.5800).
Cell is added at (716.9290 623.8440).
Cell is added at (716.9290 618.3720).
Cell is added at (716.9290 622.4760).
Cell is added at (716.9290 619.7400).
Cell is added at (716.9290 621.1080).
Cell is added at (716.9290 625.2120).
Cell is added at (716.9290 627.9480).
Cell is added at (619.8780 530.5120).
Cell is added at (619.8780 533.2480).
Cell is added at (619.8780 538.7200).
Cell is added at (619.8780 534.6160).
Cell is added at (619.8780 537.3520).
Cell is added at (619.8780 535.9840).
Cell is added at (619.8780 531.8800).
Cell is added at (619.8780 529.1440).
Cell is added at (716.9290 545.8380).
Cell is added at (716.9290 543.1020).
Cell is added at (716.9290 537.6300).
Cell is added at (716.9290 541.7340).
Cell is added at (716.9290 538.9980).
Cell is added at (716.9290 540.3660).
Cell is added at (716.9290 544.4700).
Cell is added at (716.9290 547.2060).
Cell is added at (926.2310 530.5120).
Cell is added at (926.2310 533.2480).
Cell is added at (926.2310 538.7200).
Cell is added at (926.2310 534.6160).
Cell is added at (926.2310 537.3520).
Cell is added at (926.2310 535.9840).
Cell is added at (926.2310 531.8800).
Cell is added at (926.2310 529.1440).
Cell is added at (911.0310 530.5120).
Cell is added at (911.0310 533.2480).
Cell is added at (911.0310 538.7200).
Cell is added at (911.0310 534.6160).
Cell is added at (911.0310 537.3520).
Cell is added at (911.0310 535.9840).
Cell is added at (911.0310 531.8800).
Cell is added at (911.0310 529.1440).
Cell is added at (926.2310 449.7700).
Cell is added at (926.2310 452.5060).
Cell is added at (926.2310 457.9780).
Cell is added at (926.2310 453.8740).
Cell is added at (926.2310 456.6100).
Cell is added at (926.2310 455.2420).
Cell is added at (926.2310 451.1380).
Cell is added at (926.2310 448.4020).
Cell is added at (911.0310 449.7700).
Cell is added at (911.0310 452.5060).
Cell is added at (911.0310 457.9780).
Cell is added at (911.0310 453.8740).
Cell is added at (911.0310 456.6100).
Cell is added at (911.0310 455.2420).
Cell is added at (911.0310 451.1380).
Cell is added at (911.0310 448.4020).
Cell is added at (813.9800 611.2540).
Cell is added at (813.9800 613.9900).
Cell is added at (813.9800 619.4620).
Cell is added at (813.9800 615.3580).
Cell is added at (813.9800 618.0940).
Cell is added at (813.9800 616.7260).
Cell is added at (813.9800 612.6220).
Cell is added at (813.9800 609.8860).
Cell is added at (813.9800 530.5120).
Cell is added at (813.9800 533.2480).
Cell is added at (813.9800 538.7200).
Cell is added at (813.9800 534.6160).
Cell is added at (813.9800 537.3520).
Cell is added at (813.9800 535.9840).
Cell is added at (813.9800 531.8800).
Cell is added at (813.9800 529.1440).
Cell is added at (926.2310 611.2540).
Cell is added at (926.2310 613.9900).
Cell is added at (926.2310 619.4620).
Cell is added at (926.2310 615.3580).
Cell is added at (926.2310 618.0940).
Cell is added at (926.2310 616.7260).
Cell is added at (926.2310 612.6220).
Cell is added at (926.2310 609.8860).
Cell is added at (911.0310 611.2540).
Cell is added at (911.0310 613.9900).
Cell is added at (911.0310 619.4620).
Cell is added at (911.0310 615.3580).
Cell is added at (911.0310 618.0940).
Cell is added at (911.0310 616.7260).
Cell is added at (911.0310 612.6220).
Cell is added at (911.0310 609.8860).
Cell is added at (926.2310 369.0280).
Cell is added at (926.2310 371.7640).
Cell is added at (926.2310 377.2360).
Cell is added at (926.2310 373.1320).
Cell is added at (926.2310 375.8680).
Cell is added at (926.2310 374.5000).
Cell is added at (926.2310 370.3960).
Cell is added at (926.2310 367.6600).
Cell is added at (911.0310 369.0280).
Cell is added at (911.0310 371.7640).
Cell is added at (911.0310 377.2360).
Cell is added at (911.0310 373.1320).
Cell is added at (911.0310 375.8680).
Cell is added at (911.0310 374.5000).
Cell is added at (911.0310 370.3960).
Cell is added at (911.0310 367.6600).
Cell is added at (926.2310 288.2860).
Cell is added at (926.2310 291.0220).
Cell is added at (926.2310 296.4940).
Cell is added at (926.2310 292.3900).
Cell is added at (926.2310 295.1260).
Cell is added at (926.2310 293.7580).
Cell is added at (926.2310 289.6540).
Cell is added at (926.2310 286.9180).
Cell is added at (911.0310 288.2860).
Cell is added at (911.0310 291.0220).
Cell is added at (911.0310 296.4940).
Cell is added at (911.0310 292.3900).
Cell is added at (911.0310 295.1260).
Cell is added at (911.0310 293.7580).
Cell is added at (911.0310 289.6540).
Cell is added at (911.0310 286.9180).
Cell is added at (36.2060 66.5070).
Cell is added at (37.5400 66.5070).
Cell is added at (40.2520 66.5070).
Cell is added at (38.9010 66.5070).
Cell is added at (105.8110 66.5070).
Cell is added at (107.1450 66.5070).
Cell is added at (109.8570 66.5070).
Cell is added at (108.5060 66.5070).
Cell is added at (36.2060 81.7070).
Cell is added at (37.5400 81.7070).
Cell is added at (40.2520 81.7070).
Cell is added at (38.9010 81.7070).
Cell is added at (105.8110 81.7070).
Cell is added at (107.1450 81.7070).
Cell is added at (109.8570 81.7070).
Cell is added at (108.5060 81.7070).
Cell is added at (175.4160 66.5070).
Cell is added at (176.7500 66.5070).
Cell is added at (179.4620 66.5070).
Cell is added at (178.1110 66.5070).
Cell is added at (175.4160 81.7070).
Cell is added at (176.7500 81.7070).
Cell is added at (179.4620 81.7070).
Cell is added at (178.1110 81.7070).
Cell is added at (245.0210 11.7720).
Cell is added at (246.3550 11.7720).
Cell is added at (249.0670 11.7720).
Cell is added at (247.7160 11.7720).
Cell is added at (245.0210 81.7070).
Cell is added at (246.3550 81.7070).
Cell is added at (249.0670 81.7070).
Cell is added at (247.7160 81.7070).
Cell is added at (36.2060 206.3770).
Cell is added at (37.5400 206.3770).
Cell is added at (40.2520 206.3770).
Cell is added at (38.9010 206.3770).
Cell is added at (105.8110 206.3770).
Cell is added at (107.1450 206.3770).
Cell is added at (109.8570 206.3770).
Cell is added at (108.5060 206.3770).
Cell is added at (36.2060 221.5770).
Cell is added at (37.5400 221.5770).
Cell is added at (40.2520 221.5770).
Cell is added at (38.9010 221.5770).
Cell is added at (105.8110 221.5770).
Cell is added at (107.1450 221.5770).
Cell is added at (109.8570 221.5770).
Cell is added at (108.5060 221.5770).
Cell is added at (36.2060 346.2470).
Cell is added at (37.5400 346.2470).
Cell is added at (40.2520 346.2470).
Cell is added at (38.9010 346.2470).
Cell is added at (105.8110 346.2470).
Cell is added at (107.1450 346.2470).
Cell is added at (109.8570 346.2470).
Cell is added at (108.5060 346.2470).
Cell is added at (36.2060 361.4470).
Cell is added at (37.5400 361.4470).
Cell is added at (40.2520 361.4470).
Cell is added at (38.9010 361.4470).
Cell is added at (105.8110 361.4470).
Cell is added at (107.1450 361.4470).
Cell is added at (109.8570 361.4470).
Cell is added at (108.5060 361.4470).
{I_SDRAM_TOP/sram_fixcell I_SDRAM_TOP/sram_fixcell_1 I_SDRAM_TOP/sram_fixcell_2 I_SDRAM_TOP/sram_fixcell_3 I_SDRAM_TOP/sram_fixcell_4 I_SDRAM_TOP/sram_fixcell_5 I_SDRAM_TOP/sram_fixcell_6 I_SDRAM_TOP/sram_fixcell_7 I_SDRAM_TOP/sram_fixcell_8 I_SDRAM_TOP/sram_fixcell_9 I_SDRAM_TOP/sram_fixcell_10 I_SDRAM_TOP/sram_fixcell_11 I_SDRAM_TOP/sram_fixcell_12 I_SDRAM_TOP/sram_fixcell_13 I_SDRAM_TOP/sram_fixcell_14 I_SDRAM_TOP/sram_fixcell_15 I_SDRAM_TOP/sram_fixcell_16 I_SDRAM_TOP/sram_fixcell_17 I_SDRAM_TOP/sram_fixcell_18 I_SDRAM_TOP/sram_fixcell_19 I_SDRAM_TOP/sram_fixcell_20 I_SDRAM_TOP/sram_fixcell_21 I_SDRAM_TOP/sram_fixcell_22 I_SDRAM_TOP/sram_fixcell_23 I_SDRAM_TOP/sram_fixcell_24 I_SDRAM_TOP/sram_fixcell_25 I_SDRAM_TOP/sram_fixcell_26 I_SDRAM_TOP/sram_fixcell_27 I_SDRAM_TOP/sram_fixcell_28 I_SDRAM_TOP/sram_fixcell_29 I_SDRAM_TOP/sram_fixcell_30 I_SDRAM_TOP/sram_fixcell_31 I_SDRAM_TOP/sram_fixcell_32 I_SDRAM_TOP/sram_fixcell_33 I_SDRAM_TOP/sram_fixcell_34 I_SDRAM_TOP/sram_fixcell_35 I_SDRAM_TOP/sram_fixcell_36 I_SDRAM_TOP/sram_fixcell_37 I_SDRAM_TOP/sram_fixcell_38 I_SDRAM_TOP/sram_fixcell_39 I_SDRAM_TOP/sram_fixcell_40 I_SDRAM_TOP/sram_fixcell_41 I_SDRAM_TOP/sram_fixcell_42 I_SDRAM_TOP/sram_fixcell_43 I_SDRAM_TOP/sram_fixcell_44 I_SDRAM_TOP/sram_fixcell_45 I_SDRAM_TOP/sram_fixcell_46 I_SDRAM_TOP/sram_fixcell_47 I_SDRAM_TOP/sram_fixcell_48 I_SDRAM_TOP/sram_fixcell_49 I_SDRAM_TOP/sram_fixcell_50 I_SDRAM_TOP/sram_fixcell_51 I_SDRAM_TOP/sram_fixcell_52 I_SDRAM_TOP/sram_fixcell_53 I_SDRAM_TOP/sram_fixcell_54 I_SDRAM_TOP/sram_fixcell_55 I_SDRAM_TOP/sram_fixcell_56 I_SDRAM_TOP/sram_fixcell_57 I_SDRAM_TOP/sram_fixcell_58 I_SDRAM_TOP/sram_fixcell_59 I_SDRAM_TOP/sram_fixcell_60 I_SDRAM_TOP/sram_fixcell_61 I_SDRAM_TOP/sram_fixcell_62 I_SDRAM_TOP/sram_fixcell_63 I_SDRAM_TOP/sram_fixcell_64 I_SDRAM_TOP/sram_fixcell_65 I_SDRAM_TOP/sram_fixcell_66 I_SDRAM_TOP/sram_fixcell_67 I_SDRAM_TOP/sram_fixcell_68 I_SDRAM_TOP/sram_fixcell_69 I_SDRAM_TOP/sram_fixcell_70 I_SDRAM_TOP/sram_fixcell_71 I_SDRAM_TOP/sram_fixcell_72 I_SDRAM_TOP/sram_fixcell_73 I_SDRAM_TOP/sram_fixcell_74 I_SDRAM_TOP/sram_fixcell_75 I_SDRAM_TOP/sram_fixcell_76 I_SDRAM_TOP/sram_fixcell_77 I_SDRAM_TOP/sram_fixcell_78 I_SDRAM_TOP/sram_fixcell_79 I_SDRAM_TOP/sram_fixcell_80 I_SDRAM_TOP/sram_fixcell_81 I_SDRAM_TOP/sram_fixcell_82 I_SDRAM_TOP/sram_fixcell_83 I_SDRAM_TOP/sram_fixcell_84 I_SDRAM_TOP/sram_fixcell_85 I_SDRAM_TOP/sram_fixcell_86 I_SDRAM_TOP/sram_fixcell_87 I_SDRAM_TOP/sram_fixcell_88 I_SDRAM_TOP/sram_fixcell_89 I_SDRAM_TOP/sram_fixcell_90 I_SDRAM_TOP/sram_fixcell_91 I_SDRAM_TOP/sram_fixcell_92 I_SDRAM_TOP/sram_fixcell_93 I_SDRAM_TOP/sram_fixcell_94 I_SDRAM_TOP/sram_fixcell_95 I_SDRAM_TOP/sram_fixcell_96 I_SDRAM_TOP/sram_fixcell_97 I_SDRAM_TOP/sram_fixcell_98 I_SDRAM_TOP/sram_fixcell_99 ...}
legalize_placement -cells $bufs
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2023-05-24 20:27:24 / Session: 0.06 hr / Command: 0.00 hr / Memory: 660 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 368 cells with default moveable distance 0.0, and 49818 out of total 50186 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1731 sectors on layer M7:
Layer M7: 928 straps, 803 other, 0 preroute
Layer M7: 237 secDefs  1731 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169601
Num SecDefs:  1012

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.6200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 204 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      799101        50146        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U6936 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U7228 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U8252 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9026 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9052 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9168 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9171 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9226 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9256 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9313 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 45560 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:   15.610 um (9.34 rows)
            Max Displacement:       70.739 um (42.31 rows)
            Number of cells moved: 368 (out of 368 cells)

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.010-0001-nearest_legal_locations.gif'.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
    Input Location: (942.577 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 70.739 um (42.31 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
    Input Location: (941.209 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 69.371 um (41.49 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
    Input Location: (939.841 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 68.003 um (40.67 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
    Input Location: (938.473 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 66.635 um (39.85 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
    Input Location: (937.105 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 65.267 um (39.04 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
    Input Location: (935.737 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 63.899 um (38.22 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
    Input Location: (934.369 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 62.531 um (37.40 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
    Input Location: (933.001 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 61.163 um (36.58 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
    Input Location: (931.633 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 59.795 um (35.76 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
    Input Location: (930.265 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 58.427 um (34.94 rows)
    Optimization Step: unknown
There were 26 more cells with legal displacements larger than 5 rows.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/2) (10 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.010-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.010-0003-colored_displacements.gif'.
Legalization complete (17 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50146
number of references:               204
number of site rows:                478
number of locations attempted:    16033
number of locations failed:        3845  (24.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11234      2144 ( 19.1%)       4799      1701 ( 35.4%)  NBUFFX16_LVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11234      2144 ( 19.1%)       4799      1701 ( 35.4%)  NBUFFX16_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         368 (8832 total sites)
avg row height over cells:        1.672 um
rms cell displacement:           16.546 um ( 9.90 row height)
rms weighted cell displacement:  16.546 um ( 9.90 row height)
max cell displacement:           73.050 um (43.69 row height)
avg cell displacement:            7.737 um ( 4.63 row height)
avg weighted cell displacement:   7.737 um ( 4.63 row height)
number of cells moved:              368
number of large displacements:       87
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
  Input location: (941.209,12.183)
  Legal location: (871.84,35.08)
  Displacement:  73.050 um (43.69 row height)
Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
  Input location: (942.577,12.183)
  Legal location: (871.84,20.032)
  Displacement:  71.171 um (42.57 row height)
Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
  Input location: (938.473,12.183)
  Legal location: (871.84,36.752)
  Displacement:  71.018 um (42.48 row height)
Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
  Input location: (939.841,12.183)
  Legal location: (871.84,28.392)
  Displacement:  69.906 um (41.81 row height)
Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
  Input location: (935.737,12.183)
  Legal location: (871.84,33.408)
  Displacement:  67.330 um (40.27 row height)
Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
  Input location: (937.105,12.183)
  Legal location: (871.84,23.376)
  Displacement:  66.218 um (39.60 row height)
Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
  Input location: (934.369,12.183)
  Legal location: (871.84,15.016)
  Displacement:  62.593 um (37.44 row height)
Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
  Input location: (933.001,12.183)
  Legal location: (871.84,21.704)
  Displacement:  61.898 um (37.02 row height)
Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
  Input location: (930.265,12.183)
  Legal location: (871.84,31.736)
  Displacement:  61.610 um (36.85 row height)
Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
  Input location: (931.633,12.183)
  Legal location: (871.84,11.672)
  Displacement:  59.795 um (35.76 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 3722
NPLDRC Place Cache: hit rate  74.9%  (3722 / 14826)
NPLDRC Access Cache: unique cache elements 4955
NPLDRC Access Cache: hit rate  67.8%  (4955 / 15401)
Legalization succeeded.
Total Legalizer CPU: 22.182
Total Legalizer Wall Time: 21.768
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2023-05-24 20:27:45 / Session: 0.06 hr / Command: 0.01 hr / Memory: 660 MB (FLW-8100)
1
# we want this cell to always be here, but can be resized.
set_size_only $bufs true
1
# if it is resized, we want it to be legalized.  But not moved far.
set_placement_status legalize_only $bufs
1
READING SCANDEF
Information: Loading DEF file '/home/ramadugu/common/Documents/freshp/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.scan.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 5/5
FINISHED READING SCANDEF
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2023-05-24 20:27:46 / Session: 0.06 hr / Command: 0.00 hr / Memory: 660 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.5300 seconds to build cellmap data
Warning: Corner Cmin:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Cmax:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.082646 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.099796 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2023-05-24 20:28:00 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1070 MB (FLW-8100)

Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2023-05-24 20:28:00 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1070 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 29 ICGs are unique in the design. (CTS-126)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch: reason - unique (CTS-127)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       31
    Merged                    2
    Survived                  1
    Removed                   1
    Skipped                   29
      Unique                  29
    ICG at the end            30

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48564, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Info: embedded eLpp will optimize for scenario func_worst
Info: embedded eLpp will optimize for scenario func_best
Info: embedded eLpp will optimize for scenario test_worst
Info: embedded eLpp will optimize for scenario test_best
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Setting the total toggle rate for net 'n606' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n205' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n668' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n624' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n696' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n607' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n200' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n555' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n188' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n1456' to 0.0 since probability has been set as '1.000000'. (POW-035)
Note - message 'POW-035' limit (10) exceeded. Remainder will be suppressed.
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Scenario test_best, iteration 15: expecting at least 15
Scenario test_best, iteration 16: expecting at least 16
Scenario test_best, iteration 17: expecting at least 17
Scenario test_best, iteration 18: expecting at least 18
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp weights (embedded)
Number of nets: 48564, of which 48459 non-clock nets
Number of nets with 0 toggle rate: 7603
Max toggle rate = 0.833333, average toggle rate = 0.00172437
Max non-clock toggle rate = 0.416667
Weight range = (0, 483.27)
*** 230 nets are filtered out
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 48564
Amt power = 0.1
Weight range: (0.9, 20)
Information: Automatic repeater spreading is enabled.
Restructuring in 64 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'Cmax' for buffer aware analysis.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 920 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.5446e+10
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
START_CMD: optimize_dft        CPU:    423 s ( 0.12 hr) ELAPSE:    433 s ( 0.12 hr) MEM-PEAK:  1456 Mb Wed May 24 20:31:07 2023

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 148544
DFT: post-opt wirelength: 49294
DFT: post-opt wirelength difference: -99249 (ratio: -66.815002 %)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

END_CMD: optimize_dft          CPU:    424 s ( 0.12 hr) ELAPSE:    434 s ( 0.12 hr) MEM-PEAK:  1456 Mb Wed May 24 20:31:09 2023
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2023-05-24 20:31:09 / Session: 0.12 hr / Command: 0.06 hr / Memory: 1457 MB (FLW-8100)

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2023-05-24 20:31:09 / Session: 0.12 hr / Command: 0.06 hr / Memory: 1457 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-05-24 20:31:09 / Session: 0.12 hr / Command: 0.06 hr / Memory: 1457 MB (FLW-8100)

Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-05-24 20:31:09 / Session: 0.12 hr / Command: 0.06 hr / Memory: 1457 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 0.6900 seconds to load 50106 cell instances into cellmap, 45519 cells are off site row
Moveable cells: 45888; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9632, cell height 1.6733, cell area 3.2864 for total 45888 placed and application fixed cells
Information: Current block utilization is '0.26760', effective utilization is '0.27855'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084148 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102013 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48494, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48491, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario func_worst  WNS = 11.758883, TNS = 2289.740500, NVP = 2225
    Scenario test_worst  WNS = 11.758883, TNS = 280.895483, NVP = 103

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:07:27    11.759  2297.939 3.879e+05   406.852 19146.010      2741      4827         0     0.000      1456 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 31 gates / 380 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_worst  WNS = 11.758883, TNS = 2289.740500, NVP = 2225
    Scenario test_worst  WNS = 11.758883, TNS = 280.895483, NVP = 103

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:07:44    11.759  2297.939 3.879e+05   406.840 19145.258      2742      4796         0     0.000      1798 


    Scenario func_worst  WNS = 11.758883, TNS = 2289.740500, NVP = 2225
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 11.758883, TNS = 280.895483, NVP = 103
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_best  WNHS = 0.157320, TNHS = 4.602673, NHVP = 32
    Scenario test_best  WNHS = 0.157320, TNHS = 4.602673, NHVP = 32

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:07:49    11.759  2297.939 3.879e+05   406.840 19494.568      2742      4796         0     0.000      1812    -0.157

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin U194/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Found 1323 buffer-tree drivers
Core Area = 50 X 41 ()

Roi-HfsDrc SN: 1798569713 435980330 (1684.820557)

Processing Buffer Trees  (ROI) ... 

    [133]  10% ...
    [266]  20% ...
    [399]  30% ...
Warning: High fanout net "I_SDRAM_TOP/I_SDRAM_IF/n91" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
Warning: High fanout net "I_SDRAM_TOP/I_SDRAM_IF/n133" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
Warning: High fanout net "I_SDRAM_TOP/I_SDRAM_IF/n67" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
    [532]  40% ...
    [665]  50% ...
    [798]  60% ...
    [931]  70% ...
    [1064]  80% ...
    [1197]  90% ...
    [1323] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1472          764
  Inverters:         1065         1319
------------ ------------ ------------
      Total:         2537         2083
------------ ------------ ------------

Number of Drivers Sized: 293 [22.15%]
                      P: 240 [18.14%]
                      N: 53 [4.01%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 42.62 sec ELAPSE 0 hr : 0 min : 42.20 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1970552 K / inuse 1962120 K
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101926 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48041, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48038, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)

    Scenario func_worst  WNS = 1.833788, TNS = 215.975909, NVP = 491
    Scenario test_worst  WNS = 3.202372, TNS = 8.197509, NVP = 4

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:40     3.202   224.173 3.907e+05    49.761 14937.694      2034      5050         0     0.000      1924 


    Scenario func_worst  WNS = 1.833788, TNS = 215.975909, NVP = 491
    Scenario test_worst  WNS = 3.202372, TNS = 8.197509, NVP = 4

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:41     3.202   224.173 3.907e+05    49.761 14937.694      2034      5050         0     0.000      1924 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-05-24 20:32:36 / Session: 0.14 hr / Command: 0.08 hr / Memory: 1924 MB (FLW-8100)

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-05-24 20:32:36 / Session: 0.14 hr / Command: 0.08 hr / Memory: 1924 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2023-05-24 20:32:36 / Session: 0.14 hr / Command: 0.08 hr / Memory: 1924 MB (FLW-8100)

Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2023-05-24 20:32:36 / Session: 0.14 hr / Command: 0.08 hr / Memory: 1924 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101926 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 0.7000 seconds to load 49622 cell instances into cellmap, 42951 cells are off site row
Moveable cells: 45404; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0213, cell height 1.6733, cell area 3.3836 for total 45404 placed and application fixed cells
Information: Current block utilization is '0.27260', effective utilization is '0.28359'. (OPT-055)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48041, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48038, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)

    Scenario func_worst  WNS = 1.834094, TNS = 215.991163, NVP = 490
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 3.202813, TNS = 8.197534, NVP = 4
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:54     3.203   224.189 3.907e+05    49.764 15171.988      2034      5050         0     0.000      1924 

Running initial optimization step.
Place-opt command begin                   CPU:   516 s (  0.14 hr )  ELAPSE:   536 s (  0.15 hr )  MEM-PEAK:  1924 MB

Place-opt timing update complete          CPU:   516 s (  0.14 hr )  ELAPSE:   536 s (  0.15 hr )  MEM-PEAK:  1924 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.7033    11.3020        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   1.8341    52.2679        -          -      -
    1  10   1.1906   144.2355        -          -      -
    1  11   0.5202     8.1858        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.5194     0.5194        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   3.2028     3.2028        -          -      -
    3  10   2.0701     2.0701        -          -      -
    3  11   2.4052     2.4052        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.8341   215.9912 215.9912    490        -          -      -      532    49.7492      917  326921568
    2   *        -          -        -      -        -          -      -      132     3.0795      791 335349415936
    3   *   3.2028     8.1975   8.1975      4        -          -      -      532    49.7639      917  330155200
    4   *        -          -        -      -        -          -      -      132     3.0795      791 342358818816
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   3.2028   224.1887 224.1887    494   0.0000     0.0000      0      532    49.7639      918 342358818816    384858.91      45040       1938       5050
--------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    3.2028   224.1887 224.1887    494   0.0000     0.0000      0      532      918 342358818816    384858.91      45040
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Place-opt initialization complete         CPU:   538 s (  0.15 hr )  ELAPSE:   559 s (  0.16 hr )  MEM-PEAK:  1924 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 10 Iter  1       224.19      224.19      0.00      1450       0.385  342358818816.00       45040            0.16      1924

Place-opt optimization Phase 11 Iter  1       224.19      224.19      0.00      1449       0.385  342358818816.00       45040            0.16      1924

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1200 seconds to build cellmap data
Total 0.6600 seconds to load 49622 cell instances into cellmap, 42951 cells are off site row
Moveable cells: 45404; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0213, cell height 1.6733, cell area 3.3836 for total 45404 placed and application fixed cells
Place-opt optimization Phase 12 Iter  1       224.19      224.19      0.00      1449       0.385  342358818816.00       45040            0.16      1924

Place-opt optimization Phase 13 Iter  1       219.94      219.94      0.00      1395       0.383  324496064512.00       45040            0.16      1924

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3740 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX8_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLNPRX2_LVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Total number of nets = 47595, of which 0 are not extracted
Total number of open nets = 47324, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:04 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DBIn Done] Stage (MB): Used   69  Alloctr   70  Proc   29 
[DBIn Done] Total (MB): Used   80  Alloctr   81  Proc 3769 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:04 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Read DB] Stage (MB): Used   70  Alloctr   71  Proc   29 
[End of Read DB] Total (MB): Used   77  Alloctr   79  Proc 3769 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   85  Alloctr   86  Proc 3769 
Net statistics:
Total number of nets     = 47595
Number of nets to route  = 47324
Number of single or zero port nets = 30
241 nets are fully connected,
 of which 241 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc   17 
[End of Build All Nets] Total (MB): Used  106  Alloctr  107  Proc 3787 
Average gCell capacity  4.84     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.73     on layer (3)    M3
Average gCell capacity  3.79     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   30  Alloctr   32  Proc   49 
[End of Build Congestion map] Total (MB): Used  137  Alloctr  139  Proc 3836 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc   66 
[End of Build Data] Total (MB): Used  137  Alloctr  139  Proc 3836 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  130 
[End of Blocked Pin Detection] Total (MB): Used  241  Alloctr  243  Proc 3967 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:11 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Initial Routing] Stage (MB): Used   39  Alloctr   38  Proc   44 
[End of Initial Routing] Total (MB): Used  280  Alloctr  281  Proc 4012 
Initial. Routing result:
Initial. Both Dirs: Overflow = 11925 Max = 11 GRCs = 20251 (3.37%)
Initial. H routing: Overflow =  8256 Max =  6 (GRCs =  3) GRCs = 16512 (5.49%)
Initial. V routing: Overflow =  3668 Max = 11 (GRCs =  1) GRCs =  3739 (1.24%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  3588 Max = 11 (GRCs =  1) GRCs =  3602 (1.20%)
Initial. M3         Overflow =  6693 Max =  6 (GRCs =  3) GRCs = 11089 (3.69%)
Initial. M4         Overflow =    45 Max =  4 (GRCs =  1) GRCs =    63 (0.02%)
Initial. M5         Overflow =   901 Max =  2 (GRCs = 17) GRCs =   966 (0.32%)
Initial. M6         Overflow =    35 Max =  3 (GRCs =  1) GRCs =    74 (0.02%)
Initial. M7         Overflow =   662 Max =  3 (GRCs =  2) GRCs =  4457 (1.48%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   799 Max =  4 GRCs =  4761 (2.75%)
Initial. H routing: Overflow =   750 Max =  3 (GRCs =  6) GRCs =  4657 (5.37%)
Initial. V routing: Overflow =    48 Max =  4 (GRCs =  1) GRCs =   104 (0.12%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     5 Max =  2 (GRCs =  1) GRCs =    15 (0.02%)
Initial. M3         Overflow =    50 Max =  3 (GRCs =  4) GRCs =    93 (0.11%)
Initial. M4         Overflow =     9 Max =  4 (GRCs =  1) GRCs =    17 (0.02%)
Initial. M5         Overflow =    38 Max =  2 (GRCs = 13) GRCs =   107 (0.12%)
Initial. M6         Overflow =    33 Max =  3 (GRCs =  1) GRCs =    72 (0.08%)
Initial. M7         Overflow =   662 Max =  3 (GRCs =  2) GRCs =  4457 (5.14%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1213150.53
Initial. Layer M1 wire length = 135.37
Initial. Layer M2 wire length = 298020.49
Initial. Layer M3 wire length = 409719.73
Initial. Layer M4 wire length = 203701.46
Initial. Layer M5 wire length = 209150.69
Initial. Layer M6 wire length = 70186.29
Initial. Layer M7 wire length = 22236.49
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 412672
Initial. Via VIA12SQ_C count = 171754
Initial. Via VIA23SQ_C count = 172799
Initial. Via VIA34SQ_C count = 46409
Initial. Via VIA45SQ_C count = 17177
Initial. Via VIA56SQ_C count = 3384
Initial. Via VIA67SQ_C count = 1149
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:10 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  282  Alloctr  283  Proc 4012 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3337 Max = 7 GRCs =  2922 (0.49%)
phase1. H routing: Overflow =  2091 Max = 5 (GRCs =  2) GRCs =  1636 (0.54%)
phase1. V routing: Overflow =  1246 Max = 7 (GRCs =  2) GRCs =  1286 (0.43%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M2         Overflow =  1236 Max = 7 (GRCs =  2) GRCs =  1280 (0.43%)
phase1. M3         Overflow =  2028 Max = 5 (GRCs =  2) GRCs =  1572 (0.52%)
phase1. M4         Overflow =     8 Max = 3 (GRCs =  2) GRCs =     4 (0.00%)
phase1. M5         Overflow =    48 Max = 1 (GRCs = 48) GRCs =    48 (0.02%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =    13 Max = 1 (GRCs = 13) GRCs =    13 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    23 Max =  3 GRCs =    21 (0.01%)
phase1. H routing: Overflow =    18 Max =  1 (GRCs = 18) GRCs =    18 (0.02%)
phase1. V routing: Overflow =     5 Max =  3 (GRCs =  1) GRCs =     3 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M3         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M4         Overflow =     3 Max =  3 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =    13 Max =  1 (GRCs = 13) GRCs =    13 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1254967.77
phase1. Layer M1 wire length = 666.56
phase1. Layer M2 wire length = 295001.52
phase1. Layer M3 wire length = 397861.37
phase1. Layer M4 wire length = 237806.28
phase1. Layer M5 wire length = 223502.03
phase1. Layer M6 wire length = 82324.82
phase1. Layer M7 wire length = 17805.20
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 432651
phase1. Via VIA12SQ_C count = 171835
phase1. Via VIA23SQ_C count = 171879
phase1. Via VIA34SQ_C count = 56864
phase1. Via VIA45SQ_C count = 25672
phase1. Via VIA56SQ_C count = 5027
phase1. Via VIA67SQ_C count = 1374
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 70
[End of Whole Chip Routing] Elapsed real time: 0:00:29 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[End of Whole Chip Routing] Stage (MB): Used  204  Alloctr  204  Proc  242 
[End of Whole Chip Routing] Total (MB): Used  282  Alloctr  283  Proc 4012 

Congestion utilization per direction:
Average vertical track utilization   = 14.03 %
Peak    vertical track utilization   = 144.44 %
Average horizontal track utilization = 15.43 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -31  Proc    0 
[GR: Done] Total (MB): Used  251  Alloctr  254  Proc 4012 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:34 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:35
[GR: Done] Stage (MB): Used  244  Alloctr  246  Proc  271 
[GR: Done] Total (MB): Used  251  Alloctr  254  Proc 4012 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:34 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:35
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  271 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4012 
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 14 Iter  1       219.94      219.94      0.00      1395       0.382  321296138240.00       44561            0.17      2196
Place-opt optimization Phase 14 Iter  2       219.94      219.94      0.00      1395       0.382  324644372480.00       44561            0.18      2196
Place-opt optimization Phase 14 Iter  3       219.94      219.94      0.00      1395       0.382  325678727168.00       44561            0.18      2196
Place-opt optimization Phase 14 Iter  4       219.94      219.94      0.00      1395       0.382  326173261824.00       44561            0.18      2196
Place-opt optimization Phase 14 Iter  5       219.94      219.94      0.00      1395       0.383  331696275456.00       44561            0.18      2196

Place-opt optimization Phase 15 Iter  1        51.13       51.13      0.00      1234       0.383  338640535552.00       44805            0.19      2196

Place-opt optimization Phase 16 Iter  1        51.13       51.13      0.00      1235       0.383  338640535552.00       44805            0.19      2196

Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2023-05-24 20:35:22 / Session: 0.19 hr / Command: 0.13 hr / Memory: 2196 MB (FLW-8100)

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2023-05-24 20:35:24 / Session: 0.19 hr / Command: 0.13 hr / Memory: 2196 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2023-05-24 20:35:26 / Session: 0.19 hr / Command: 0.13 hr / Memory: 2196 MB (FLW-8100)

Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-24 20:35:28 / Session: 0.19 hr / Command: 0.13 hr / Memory: 2196 MB (FLW-8100)
Place-opt optimization Phase 20 Iter  1        51.13       51.13      0.00      1234       0.383  338640535552.00       44805            0.19      2196
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.26960', effective utilization is '0.28056'. (OPT-055)
chip utilization before DTDP: 0.28

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Snapped 45169 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4012 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:04 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Read DB] Stage (MB): Used   71  Alloctr   72  Proc    0 
[End of Read DB] Total (MB): Used   78  Alloctr   80  Proc 4012 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   86  Alloctr   87  Proc 4012 
Net statistics:
Total number of nets     = 47839
Number of nets to route  = 47557
Number of single or zero port nets = 30
252 nets are fully connected,
 of which 252 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  107  Alloctr  108  Proc 4012 
Average gCell capacity  5.15     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.73     on layer (3)    M3
Average gCell capacity  3.79     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   30  Alloctr   31  Proc    0 
[End of Build Congestion map] Total (MB): Used  138  Alloctr  140  Proc 4012 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used  138  Alloctr  140  Proc 4012 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  242  Alloctr  244  Proc 4076 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:10 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Initial Routing] Stage (MB): Used   39  Alloctr   38  Proc    0 
[End of Initial Routing] Total (MB): Used  281  Alloctr  282  Proc 4076 
Initial. Routing result:
Initial. Both Dirs: Overflow = 12162 Max = 10 GRCs = 14628 (2.43%)
Initial. H routing: Overflow =  8386 Max =  8 (GRCs =  1) GRCs = 10889 (3.62%)
Initial. V routing: Overflow =  3776 Max = 10 (GRCs =  2) GRCs =  3739 (1.24%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  3677 Max = 10 (GRCs =  2) GRCs =  3592 (1.19%)
Initial. M3         Overflow =  6936 Max =  8 (GRCs =  1) GRCs =  5720 (1.90%)
Initial. M4         Overflow =    63 Max =  3 (GRCs =  1) GRCs =    69 (0.02%)
Initial. M5         Overflow =   866 Max =  2 (GRCs = 19) GRCs =   931 (0.31%)
Initial. M6         Overflow =    35 Max =  2 (GRCs =  8) GRCs =    78 (0.03%)
Initial. M7         Overflow =   583 Max =  3 (GRCs =  2) GRCs =  4238 (1.41%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   711 Max =  4 GRCs =  4539 (2.62%)
Initial. H routing: Overflow =   661 Max =  4 (GRCs =  1) GRCs =  4420 (5.10%)
Initial. V routing: Overflow =    50 Max =  3 (GRCs =  1) GRCs =   119 (0.14%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     7 Max =  2 (GRCs =  1) GRCs =    26 (0.03%)
Initial. M3         Overflow =    44 Max =  4 (GRCs =  1) GRCs =    79 (0.09%)
Initial. M4         Overflow =     9 Max =  3 (GRCs =  1) GRCs =    17 (0.02%)
Initial. M5         Overflow =    36 Max =  2 (GRCs = 14) GRCs =   106 (0.12%)
Initial. M6         Overflow =    33 Max =  2 (GRCs =  8) GRCs =    76 (0.09%)
Initial. M7         Overflow =   580 Max =  3 (GRCs =  2) GRCs =  4235 (4.89%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1218061.11
Initial. Layer M1 wire length = 52.57
Initial. Layer M2 wire length = 311162.51
Initial. Layer M3 wire length = 417454.62
Initial. Layer M4 wire length = 199268.15
Initial. Layer M5 wire length = 201211.08
Initial. Layer M6 wire length = 68321.40
Initial. Layer M7 wire length = 20590.78
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 406656
Initial. Via VIA12SQ_C count = 171926
Initial. Via VIA23SQ_C count = 171170
Initial. Via VIA34SQ_C count = 44492
Initial. Via VIA45SQ_C count = 14945
Initial. Via VIA56SQ_C count = 3090
Initial. Via VIA67SQ_C count = 1033
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:08 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  282  Alloctr  283  Proc 4076 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4205 Max = 7 GRCs =  3472 (0.58%)
phase1. H routing: Overflow =  2459 Max = 7 (GRCs =  1) GRCs =  1843 (0.61%)
phase1. V routing: Overflow =  1746 Max = 7 (GRCs =  1) GRCs =  1629 (0.54%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  1736 Max = 7 (GRCs =  1) GRCs =  1620 (0.54%)
phase1. M3         Overflow =  2367 Max = 7 (GRCs =  1) GRCs =  1751 (0.58%)
phase1. M4         Overflow =     7 Max = 2 (GRCs =  1) GRCs =     6 (0.00%)
phase1. M5         Overflow =    74 Max = 1 (GRCs = 74) GRCs =    74 (0.02%)
phase1. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M7         Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    34 Max =  2 GRCs =    33 (0.02%)
phase1. H routing: Overflow =    26 Max =  1 (GRCs = 26) GRCs =    26 (0.03%)
phase1. V routing: Overflow =     8 Max =  2 (GRCs =  1) GRCs =     7 (0.01%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M3         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M4         Overflow =     3 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M5         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M6         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =    18 Max =  1 (GRCs = 18) GRCs =    18 (0.02%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1248645.50
phase1. Layer M1 wire length = 223.93
phase1. Layer M2 wire length = 308708.67
phase1. Layer M3 wire length = 413133.18
phase1. Layer M4 wire length = 226300.39
phase1. Layer M5 wire length = 210486.88
phase1. Layer M6 wire length = 74433.61
phase1. Layer M7 wire length = 15358.84
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 422712
phase1. Via VIA12SQ_C count = 171965
phase1. Via VIA23SQ_C count = 171176
phase1. Via VIA34SQ_C count = 52375
phase1. Via VIA45SQ_C count = 21572
phase1. Via VIA56SQ_C count = 4425
phase1. Via VIA67SQ_C count = 1199
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:26 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[End of Whole Chip Routing] Stage (MB): Used  203  Alloctr  203  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  282  Alloctr  283  Proc 4076 

Congestion utilization per direction:
Average vertical track utilization   = 13.73 %
Peak    vertical track utilization   = 162.50 %
Average horizontal track utilization = 14.79 %
Peak    horizontal track utilization = 500.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -30  Proc    0 
[GR: Done] Total (MB): Used  251  Alloctr  254  Proc 4076 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:31 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:32
[GR: Done] Stage (MB): Used  244  Alloctr  246  Proc   64 
[GR: Done] Total (MB): Used  251  Alloctr  254  Proc 4076 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:31 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:32
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   64 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4076 
Using per-layer congestion maps for congestion reduction.
Information: 42.05% of design has horizontal routing density above target_routing_density of 0.80.
Information: 26.87% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 94.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.31 to 0.37. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.36732e+10
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47806, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47803, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
****** eLpp weights ******
Number of nets: 47806, of which 47699 non-clock nets
Number of nets with 0 toggle rate: 2652
Max toggle rate = 0.833333, average toggle rate = 0.00188101
Max non-clock toggle rate = 0.416667
Weight range = (0, 181.208)
*** 36 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 47806
Amt power = 0.1
Weight range: (0.9, 19.0208)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.31952e+10
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
----------------------------------------------------------------

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47806, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47803, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.8900 seconds to load 49387 cell instances into cellmap, 44800 cells are off site row
Moveable cells: 45169; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0094, cell height 1.6733, cell area 3.3636 for total 45169 placed and application fixed cells
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 68110, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 68107, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 87042
DFT: post-opt wirelength: 44720
DFT: post-opt wirelength difference: -42322 (ratio: -48.622724 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 3:36 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 278 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        47408        Yes DEFAULT_VA
      105360         1945        Yes PD_RISC_CORE

Starting legalizer.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/icc_clock95 (TIEH_HVT)
    Input Location: (1008.127 12.139)
    Legal Location: (1008.184 108.648)
    Displacement to legal location: 96.509 um (57.72 rows)
    Optimization Step: unknown
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/3) (396 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (1 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (48 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.001-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.001-0002-colored_displacements.gif'.
Legalization complete (1090 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49353
number of references:               278
number of site rows:                478
number of locations attempted:  1569605
number of locations failed:      485050  (30.9%)

Legality of references at locations:
245 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7184     154430     40396 ( 26.2%)     105234     38285 ( 36.4%)  AO22X1_HVT
  2313      45363     23609 ( 52.0%)      36438     19775 ( 54.3%)  SDFFARX1_LVT
  3581      80740     21614 ( 26.8%)      53924     20263 ( 37.6%)  AO22X1_LVT
  3440      74106     16807 ( 22.7%)      47404     15677 ( 33.1%)  OR2X1_HVT
  2153      44365      9661 ( 21.8%)      27589      9073 ( 32.9%)  AND2X1_HVT
   938      18400      9422 ( 51.2%)      14520      7910 ( 54.5%)  SDFFNARX1_HVT
  1715      37060      8543 ( 23.1%)      22896      7951 ( 34.7%)  AND2X1_LVT
  1338      26890      8422 ( 31.3%)      17644      7158 ( 40.6%)  FADDX1_LVT
  2181      44283      6991 ( 15.8%)      26291      6165 ( 23.4%)  NAND2X0_LVT
  2181      43909      6418 ( 14.6%)      25201      5453 ( 21.6%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         68        56 ( 82.4%)         63        50 ( 79.4%)  LSUPX2_LVT
     1         56        40 ( 71.4%)         56        40 ( 71.4%)  OAI222X1_RVT
     1         55        33 ( 60.0%)         40        34 ( 85.0%)  LSUPX2_HVT
     1         32        22 ( 68.8%)         32        22 ( 68.8%)  AOI22X2_RVT
     1         32        20 ( 62.5%)         16        12 ( 75.0%)  NAND2X4_RVT
     1         24        13 ( 54.2%)         16        13 ( 81.2%)  AO221X1_LVT
     2         40        28 ( 70.0%)         40        24 ( 60.0%)  SDFFASX2_LVT
     6        208       125 ( 60.1%)        160       112 ( 70.0%)  OAI21X1_HVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NAND3X4_RVT
    11        448       250 ( 55.8%)        384       255 ( 66.4%)  MUX21X2_HVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45135 (597371 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.615 um ( 0.37 row height)
rms weighted cell displacement:   0.615 um ( 0.37 row height)
max cell displacement:           96.509 um (57.72 row height)
avg cell displacement:            0.479 um ( 0.29 row height)
avg weighted cell displacement:   0.479 um ( 0.29 row height)
number of cells moved:            44790
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/icc_clock95 (TIEH_HVT)
  Input location: (1008.13,12.1394)
  Legal location: (1008.18,108.648)
  Displacement:  96.509 um (57.72 row height)
Cell: I_RISC_CORE/U384 (AND2X2_HVT)
  Input location: (175.419,400)
  Legal location: (175.072,402.92)
  Displacement:   2.941 um ( 1.76 row height)
Cell: I_SDRAM_TOP/U127 (INVX1_HVT)
  Input location: (724.472,191.327)
  Legal location: (724.096,188.904)
  Displacement:   2.452 um ( 1.47 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U7461 (AO22X1_LVT)
  Input location: (434.617,276.916)
  Legal location: (432.256,277.52)
  Displacement:   2.437 um ( 1.46 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U1159 (AO22X1_HVT)
  Input location: (537.418,90.5026)
  Legal location: (535.008,90.256)
  Displacement:   2.422 um ( 1.45 row height)
Cell: I_BLENDER_0/U5911 (INVX1_HVT)
  Input location: (614.271,363.538)
  Legal location: (614.2,361.12)
  Displacement:   2.419 um ( 1.45 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/HFSINV_28078_1205 (INVX4_HVT)
  Input location: (520.988,196.277)
  Legal location: (520.568,193.92)
  Displacement:   2.394 um ( 1.43 row height)
Cell: I_BLENDER_0/HFSINV_25656_1419 (INVX4_HVT)
  Input location: (615.045,422.368)
  Legal location: (615.112,424.656)
  Displacement:   2.289 um ( 1.37 row height)
Cell: I_CONTEXT_MEM/U238 (INVX1_HVT)
  Input location: (609.636,407.404)
  Legal location: (609.032,409.608)
  Displacement:   2.285 um ( 1.37 row height)
Cell: I_BLENDER_1/U1376 (OR2X1_LVT)
  Input location: (778.707,386.669)
  Legal location: (776.536,386.2)
  Displacement:   2.221 um ( 1.33 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 283952
NPLDRC Place Cache: hit rate  78.1%  (283952 / 1297384)
NPLDRC Access Cache: unique cache elements 343200
NPLDRC Access Cache: hit rate  73.5%  (343200 / 1296544)
Completed Legalization, Elapsed time =   0:18:11 
Moved 44770 out of 49371 cells, ratio = 0.906808
Total displacement = 26720.824219(um)
Max displacement = 96.565598(um), I_SDRAM_TOP/icc_clock95 (1008.887024, 12.139400, 6) => (1008.943970, 108.648003, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.27(um)
  0 ~  30% cells displacement <=      0.37(um)
  0 ~  40% cells displacement <=      0.47(um)
  0 ~  50% cells displacement <=      0.57(um)
  0 ~  60% cells displacement <=      0.66(um)
  0 ~  70% cells displacement <=      0.75(um)
  0 ~  80% cells displacement <=      0.85(um)
  0 ~  90% cells displacement <=      1.04(um)
  0 ~ 100% cells displacement <=     96.57(um)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47772, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47769, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-24 20:57:30 / Session: 0.56 hr / Command: 0.50 hr / Memory: 2422 MB (FLW-8100)

Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2023-05-24 20:57:32 / Session: 0.56 hr / Command: 0.50 hr / Memory: 2422 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2023-05-24 20:57:34 / Session: 0.56 hr / Command: 0.50 hr / Memory: 2422 MB (FLW-8100)

Place-opt optimization Phase 23 Iter  1        30.06       30.06      0.00      1234       0.383  351655231488.00       44771            0.56      2421
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47772, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47769, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-24 20:57:49 / Session: 0.57 hr / Command: 0.50 hr / Memory: 2422 MB (FLW-8100)

Place-opt optimization Phase 25 Iter  1        30.06       30.06      0.00      1497       0.383  351655231488.00       44771            0.57      2421
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 0.8300 seconds to load 49353 cell instances into cellmap
Moveable cells: 45135; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0094, cell height 1.6733, cell area 3.3636 for total 45135 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 0.8500 seconds to load 49353 cell instances into cellmap
Moveable cells: 45135; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0094, cell height 1.6733, cell area 3.3636 for total 45135 placed and application fixed cells
Place-opt optimization Phase 27 Iter  1        30.06       30.06      0.00      1497       0.383  351655231488.00       44771            0.57      2421
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization Phase 27 Iter  2        30.06       30.06      0.00      1497       0.383  351655231488.00       44771            0.57      2421
Place-opt optimization Phase 27 Iter  3        30.06       30.06      0.00       291       0.386  362670358528.00       44771            0.59      2421

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 28 Iter  1        30.06       30.06      0.00       100       0.387  365129793536.00       45974            0.59      2421
Place-opt optimization Phase 28 Iter  2        30.06       30.06      0.00       100       0.387  364952813568.00       45974            0.59      2421
Place-opt optimization Phase 28 Iter  3        30.06       30.06      0.00       100       0.387  364904054784.00       45974            0.59      2421
Place-opt optimization Phase 28 Iter  4        30.06       30.06      0.00       100       0.387  364904054784.00       45974            0.59      2421
Place-opt optimization Phase 28 Iter  5        30.06       30.06      0.00       100       0.387  365547978752.00       45974            0.60      2421
Place-opt optimization Phase 28 Iter  6        30.06       30.06      0.00       100       0.387  368213196800.00       45974            0.60      2421
Place-opt optimization Phase 28 Iter  7        30.06       30.06      0.00       100       0.388  371509264384.00       45974            0.62      2421

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 29 Iter  1        30.06       30.06      0.00       100       0.388  371509264384.00       46398            0.62      2421
Place-opt optimization Phase 29 Iter  2        30.06       30.06      0.00       100       0.388  371621036032.00       46398            0.62      2421

INFO: Enable clock_slack updates.
Place-opt optimization Phase 30 Iter  1         5.40        5.40      0.00       100       0.388  371613466624.00       46397            0.62      2421
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 31 Iter  1         2.00        2.00      0.00       100       0.388  371800375296.00       46397            0.62      2421

Place-opt optimization Phase 32 Iter  1         2.00        2.00      0.00       100       0.388  371800375296.00       46397            0.62      2421

Place-opt optimization Phase 33 Iter  1         1.85        1.85      0.00       100       0.386  363123474432.00       45752            0.63      2421
Place-opt optimization Phase 33 Iter  2         1.85        1.85      0.00       100       0.383  326636470272.00       45752            0.63      2421

INFO: Enable clock_slack updates.
Place-opt optimization Phase 34 Iter  1         1.85        1.85      0.00        88       0.382  321344536576.00       45752            0.64      2421
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 35 Iter  1         1.85        1.85      0.00        88       0.382  314859159552.00       45752            0.65      2421
Place-opt optimization Phase 35 Iter  2         1.85        1.85      0.00        88       0.382  314859159552.00       45752            0.65      2421
Place-opt optimization Phase 35 Iter  3         1.85        1.85      0.00        88       0.382  314860175360.00       45752            0.65      2421

Place-opt optimization Phase 36 Iter  1         1.85        1.85      0.00        87       0.382  314860175360.00       45752            0.65      2421

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.8800 seconds to load 50334 cell instances into cellmap
Moveable cells: 46116; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9552, cell height 1.6733, cell area 3.2723 for total 46116 placed and application fixed cells
Place-opt optimization Phase 37 Iter  1         1.85        1.85      0.00        87       0.382  314861813760.00       45752            0.65      2421

Place-opt optimization Phase 38 Iter  1         1.85        1.85      0.00        87       0.382  313975701504.00       45579            0.66      2421

Place-opt optimization Phase 39 Iter  1         1.85        1.85      0.00        87       0.382  313577046016.00       45579            0.66      2421
Place-opt optimization Phase 39 Iter  2         1.85        1.85      0.00        87       0.382  313577046016.00       45579            0.66      2421
Place-opt optimization Phase 39 Iter  3         1.85        1.85      0.00        87       0.382  313574522880.00       45579            0.66      2421

INFO: Enable clock_slack updates.
Place-opt optimization Phase 40 Iter  1         1.85        1.85      0.00        87       0.382  313574522880.00       45579            0.66      2421
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 41 Iter  1         1.85        1.85      0.00        87       0.382  313536970752.00       45579            0.68      2421

Place-opt optimization Phase 42 Iter  1         1.85        1.85      0.00        87       0.382  314879213568.00       45579            0.68      2421
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 43 Iter  1         1.85        1.85      0.00        87       0.382  314879213568.00       45579            0.68      2421

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-05-24 21:04:41 / Session: 0.68 hr / Command: 0.62 hr / Memory: 2422 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2023-05-24 21:04:43 / Session: 0.68 hr / Command: 0.62 hr / Memory: 2422 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   2433 s ( 0.68 hr) ELAPSE :   2449 s ( 0.68 hr) MEM-PEAK :  2421 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   2433 s ( 0.68 hr) ELAPSE :   2449 s ( 0.68 hr) MEM-PEAK :  2421 Mb
Place-opt optimization Phase 46 Iter  1         1.85        1.85      0.00        87       0.382  314879213568.00       45579            0.68      2421
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 282 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48158        Yes DEFAULT_VA
      105360         2003        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (454 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (1 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (24 sec)
Legalization complete (1018 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50161
number of references:               282
number of site rows:                478
number of locations attempted:  1277303
number of locations failed:      322653  (25.3%)

Legality of references at locations:
254 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7234     121138     23655 ( 19.5%)      74762     18836 ( 25.2%)  AO22X1_HVT
  2374      39643     20489 ( 51.7%)      29269     14704 ( 50.2%)  SDFFARX1_LVT
  3636      63130     12744 ( 20.2%)      38010     10273 ( 27.0%)  AO22X1_LVT
  3464      58533     10666 ( 18.2%)      35057      8137 ( 23.2%)  OR2X1_HVT
   989      16536      8176 ( 49.4%)      11912      6027 ( 50.6%)  SDFFNARX1_HVT
  2192      36817      6461 ( 17.5%)      20700      4886 ( 23.6%)  AND2X1_HVT
  1334      22258      6549 ( 29.4%)      13900      4688 ( 33.7%)  FADDX1_LVT
  1762      31652      6120 ( 19.3%)      18104      4976 ( 27.5%)  AND2X1_LVT
  2121      36680      4862 ( 13.3%)      20141      3638 ( 18.1%)  NAND2X0_LVT
  2082      33807      4264 ( 12.6%)      19247      3000 ( 15.6%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)          8         6 ( 75.0%)  DELLN2X2_RVT
     1         32        16 ( 50.0%)         16        16 (100.0%)  AOI221X1_HVT
     1         24        15 ( 62.5%)         24        16 ( 66.7%)  OA221X2_HVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  NOR2X1_RVT
     5         88        48 ( 54.5%)         72        47 ( 65.3%)  SDFFNARX2_HVT
     1         24        11 ( 45.8%)         16        12 ( 75.0%)  OR2X4_RVT
     6        120        60 ( 50.0%)         64        44 ( 68.8%)  OAI21X1_HVT
     1         32        15 ( 46.9%)         24        15 ( 62.5%)  AOI21X2_RVT
    26        504       236 ( 46.8%)        296       181 ( 61.1%)  SDFFASX1_LVT
     2         40        21 ( 52.5%)         40        20 ( 50.0%)  MUX21X2_RVT

Legality of references in rows:
9 references had row failures.
Worst 9 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX8_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45943 (591883 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.231 um ( 0.14 row height)
rms weighted cell displacement:   0.231 um ( 0.14 row height)
max cell displacement:            4.256 um ( 2.55 row height)
avg cell displacement:            0.048 um ( 0.03 row height)
avg weighted cell displacement:   0.048 um ( 0.03 row height)
number of cells moved:             3633
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_CONTEXT_MEM/U159 (AOI22X1_LVT)
  Input location: (917.896,454.752)
  Legal location: (922.152,454.752)
  Displacement:   4.256 um ( 2.55 row height)
Cell: I_BLENDER_0/U6445 (AO22X1_HVT)
  Input location: (576.048,359.448)
  Legal location: (572.704,359.448)
  Displacement:   3.344 um ( 2.00 row height)
Cell: I_BLENDER_0/ZBUF_156_inst_23975 (NBUFFX4_HVT)
  Input location: (577.416,359.448)
  Legal location: (574.224,359.448)
  Displacement:   3.192 um ( 1.91 row height)
Cell: I_BLENDER_1/ctmTdsLR_1_25280 (NAND3X0_LVT)
  Input location: (810.888,416.296)
  Legal location: (807.848,416.296)
  Displacement:   3.040 um ( 1.82 row height)
Cell: I_BLENDER_1/ctmTdsLR_4_24400 (OR2X1_RVT)
  Input location: (766.656,429.672)
  Legal location: (763.616,429.672)
  Displacement:   3.040 um ( 1.82 row height)
Cell: I_BLENDER_1/ZBUF_206_inst_22850 (NBUFFX2_HVT)
  Input location: (727.136,252.44)
  Legal location: (730.176,252.44)
  Displacement:   3.040 um ( 1.82 row height)
Cell: I_BLENDER_1/ctmTdsLR_4_24803 (INVX0_RVT)
  Input location: (762.096,434.688)
  Legal location: (759.056,434.688)
  Displacement:   3.040 um ( 1.82 row height)
Cell: I_CONTEXT_MEM/U180 (AOI22X1_LVT)
  Input location: (719.384,519.96)
  Legal location: (722.272,519.96)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_BLENDER_0/U3537 (NAND2X0_LVT)
  Input location: (659.8,372.824)
  Legal location: (656.912,372.824)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_BLENDER_1/U4370 (NAND4X0_LVT)
  Input location: (699.472,446.392)
  Legal location: (696.584,446.392)
  Displacement:   2.888 um ( 1.73 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 266678
NPLDRC Place Cache: hit rate  73.6%  (266678 / 1010166)
NPLDRC Access Cache: unique cache elements 318361
NPLDRC Access Cache: hit rate  68.5%  (318361 / 1010502)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48576, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48573, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 699. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2023-05-24 21:22:01 / Session: 0.97 hr / Command: 0.90 hr / Memory: 2456 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-05-24 21:22:03 / Session: 0.97 hr / Command: 0.90 hr / Memory: 2456 MB (FLW-8100)

Place-opt optimization Phase 49 Iter  1         3.95        3.95      0.00       108       0.382  314879213568.00       45579            0.97      2456

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.7400 seconds to load 50161 cell instances into cellmap
Moveable cells: 45943; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9563, cell height 1.6733, cell area 3.2741 for total 45943 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.7100 seconds to load 50161 cell instances into cellmap
Moveable cells: 45943; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9563, cell height 1.6733, cell area 3.2741 for total 45943 placed and application fixed cells
Place-opt optimization Phase 50 Iter  1         3.95        3.95      0.00       107       0.382  314879213568.00       45579            0.97      2456
Place-opt optimization Phase 50 Iter  2         3.95        3.95      0.00       107       0.382  315028111360.00       45579            0.97      2456
Place-opt optimization Phase 50 Iter  3         3.95        3.95      0.00       107       0.382  315111669760.00       45579            0.97      2456
Place-opt optimization Phase 50 Iter  4         3.95        3.95      0.00       107       0.382  315111669760.00       45579            0.97      2456
Place-opt optimization Phase 50 Iter  5         3.95        3.95      0.00       107       0.382  316747120640.00       45579            0.98      2456

Place-opt optimization Phase 51 Iter  1         3.95        3.95      0.00       107       0.382  317048619008.00       45626            0.98      2456
Place-opt optimization Phase 51 Iter  2         3.95        3.95      0.00       107       0.382  317048619008.00       45626            0.98      2456
Place-opt optimization Phase 51 Iter  3         3.95        3.95      0.00       103       0.382  317024665600.00       45626            0.98      2456

Place-opt optimization Phase 52 Iter  1         3.95        3.95      0.00       103       0.382  317024665600.00       45626            0.98      2456
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 52 Iter  2         3.95        3.95      0.00       103       0.382  317024665600.00       45626            0.98      2456
Place-opt optimization Phase 52 Iter  3         3.95        3.95      0.00        72       0.382  317827121152.00       45626            0.98      2456

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-05-24 21:23:01 / Session: 0.99 hr / Command: 0.92 hr / Memory: 2456 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2023-05-24 21:23:02 / Session: 0.99 hr / Command: 0.92 hr / Memory: 2456 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   3537 s ( 0.98 hr) ELAPSE :   3549 s ( 0.99 hr) MEM-PEAK :  2456 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   3537 s ( 0.98 hr) ELAPSE :   3549 s ( 0.99 hr) MEM-PEAK :  2456 Mb
Place-opt optimization Phase 55 Iter  1         2.38        2.38      0.00        71       0.382  317827121152.00       45676            0.99      2456
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 287 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48252        Yes DEFAULT_VA
      105360         2006        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (211 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (0 sec)
Legalization complete (735 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50258
number of references:               287
number of site rows:                478
number of locations attempted:   812408
number of locations failed:      178882  (22.0%)

Legality of references at locations:
243 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7234      74130     12530 ( 16.9%)      42520      8234 ( 19.4%)  AO22X1_HVT
  2374      23803     12259 ( 51.5%)      14099      6086 ( 43.2%)  SDFFARX1_LVT
  3631      39402      6943 ( 17.6%)      21842      4701 ( 21.5%)  AO22X1_LVT
  3462      35739      5945 ( 16.6%)      19876      3520 ( 17.7%)  OR2X1_HVT
   989       9912      4992 ( 50.4%)       5944      2656 ( 44.7%)  SDFFNARX1_HVT
  1746      23056      4277 ( 18.6%)      12776      3147 ( 24.6%)  AND2X1_LVT
  1333      15108      4251 ( 28.1%)       8452      2493 ( 29.5%)  FADDX1_LVT
  2191      23643      3948 ( 16.7%)      12378      2452 ( 19.8%)  AND2X1_HVT
  2105      27629      3529 ( 12.8%)      15179      2298 ( 15.1%)  NAND2X0_LVT
  2075      24919      3119 ( 12.5%)      14115      1926 ( 13.6%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         8 (100.0%)          8         4 ( 50.0%)  SDFFASX2_LVT
     1         16        12 ( 75.0%)          8         6 ( 75.0%)  DELLN2X2_RVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AOI21X2_RVT
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  XNOR2X2_RVT
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  OAI222X1_RVT
     2         40        28 ( 70.0%)         40        26 ( 65.0%)  MUX21X2_RVT
     1         24        13 ( 54.2%)         16        13 ( 81.2%)  OA21X2_RVT
     1         24        15 ( 62.5%)         24        16 ( 66.7%)  OA221X2_HVT
     2         16        15 ( 93.8%)          8         0 (  0.0%)  SDFFNARX2_LVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  AND4X2_HVT

Legality of references in rows:
9 references had row failures.
Worst 9 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX8_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46040 (593722 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.089 um ( 0.05 row height)
rms weighted cell displacement:   0.089 um ( 0.05 row height)
max cell displacement:            2.280 um ( 1.36 row height)
avg cell displacement:            0.007 um ( 0.00 row height)
avg weighted cell displacement:   0.007 um ( 0.00 row height)
number of cells moved:              651
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_0/U2158 (INVX1_LVT)
  Input location: (554.464,374.496)
  Legal location: (552.184,374.496)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_0/ctmTdsLR_3_24489 (NAND2X0_LVT)
  Input location: (555.224,374.496)
  Legal location: (552.944,374.496)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_1/U4249 (AND2X1_HVT)
  Input location: (776.536,279.192)
  Legal location: (778.664,279.192)
  Displacement:   2.128 um ( 1.27 row height)
Cell: ZBUF_145_inst_23337 (NBUFFX16_LVT)
  Input location: (502.176,11.672)
  Legal location: (504.304,11.672)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_BLENDER_0/U2663 (AO21X1_LVT)
  Input location: (671.2,411.28)
  Legal location: (669.072,411.28)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_BLENDER_1/U6421 (NAND2X1_LVT)
  Input location: (742.792,317.648)
  Legal location: (744.008,315.976)
  Displacement:   2.067 um ( 1.24 row height)
Cell: I_BLENDER_1/U124 (NAND3X1_LVT)
  Input location: (711.48,320.992)
  Legal location: (710.416,319.32)
  Displacement:   1.982 um ( 1.19 row height)
Cell: I_BLENDER_0/ctmTdsLR_1_24752 (AND2X1_LVT)
  Input location: (664.512,342.728)
  Legal location: (663.448,344.4)
  Displacement:   1.982 um ( 1.19 row height)
Cell: I_BLENDER_1/ctmTdsLR_4_24261 (AO21X1_RVT)
  Input location: (690.2,446.392)
  Legal location: (688.224,446.392)
  Displacement:   1.976 um ( 1.18 row height)
Cell: I_BLENDER_0/ZBUF_91_inst_25368 (NBUFFX2_RVT)
  Input location: (586.536,438.032)
  Legal location: (584.56,438.032)
  Displacement:   1.976 um ( 1.18 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 201504
NPLDRC Place Cache: hit rate  68.8%  (201504 / 646175)
NPLDRC Access Cache: unique cache elements 241566
NPLDRC Access Cache: hit rate  62.6%  (241566 / 646507)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48673, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48670, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 699. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2023-05-24 21:35:37 / Session: 1.20 hr / Command: 1.13 hr / Memory: 2456 MB (FLW-8100)

Place-opt optimization Phase 57 Iter  1         2.64        2.64      0.00        77       0.382  317827121152.00       45676            1.20      2456
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2600 seconds to build cellmap data
Total 0.9800 seconds to load 50258 cell instances into cellmap
Moveable cells: 46040; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9582, cell height 1.6733, cell area 3.2774 for total 46040 placed and application fixed cells

Place-opt optimization Phase 58 Iter  1         2.60        2.60      0.00        77       0.382  317823778816.00       45674            1.20      2456

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2023-05-24 21:35:46 / Session: 1.20 hr / Command: 1.13 hr / Memory: 2456 MB (FLW-8100)
Enable dominated scenarios

Place-opt optimization complete                 2.60        2.60      0.00        76       0.382  317823778816.00       45674            1.20      2456
Co-efficient Ratio Summary:
4.193421925336  6.578050581599  2.479651695036  7.744126940401  0.485050000353  3.179565833784  5.567214754587  2.894407587461  6.565925183142  9.017928305874  65271.589880828751  4.323473306693  1.233144852744  2.083504038318  1.156544079699
2.250260152645  6.239522059141  3.702234677146  1.840235593142  4.294066690968  7.527899646613  1.807232944146  5.787985447876  3.589185098470  1.351027760963  07649.980208590372  4.316513294125  6.448531502060  5.316069434588  4.229467122011
6.795077816965  7.396790030299  5.671726431638  7.715049728450  9.589705961115  1.237147012873  9.689272051355  1.216935983513  9.826815703530  9.099724144364  32479.367541462050  2.745764228151  4.960485999976  1.759231534708  7.763715639326
6.767907126513  6.983152312175  0.187801475004  8.323046634353  9.122627003732  6.705045049478  0.240392817363  1.613935054405  4.410025612002  0.127459658965  86919.342004263563  4.806094729057  6.851757678475  9.133501063540  9.027421377260
9.823652154243  6.142559033853  1.676673378133  7.474061595051  3.656796621502  7.570618562611  9.813446103618  1.472362907158  1.675369380419  6.041801107958  77743.200386041727  3.809275849285  8.677736750488  6.823501172458  9.024481568484
3.949944023417  5.490201973340  2.444527113305  0.516924895345  9.076892197041  7.095120915900  0.674435466092  3.084202742690  0.558837429124  2.652216144463  02210.788593907054  5.144132056993  8.875114837185  1.099467727083  7.336671727726
8.389467952672  5.211694708528  0.745294579763  6.230914594097  9.555807261369  9.311313977635  1.007217096252  5.475193074176  9.006496044024  7.110148210435  46345.104411826958  2.601393220018  4.932709743502  1.621763931796  1.214745452773
1.115678446704  2.351919275004  5.616123772581  2.201961728426  0.313258584450  2.480255136313  5.935952135354  0.756389720128  0.412340573843  6.530073120004  40524.366088383387  2.493396530620  7.731568984837  3.112610393680  1.055536067149
4.124225657536  5.316615013963  7.270117443011  7.178467360747  1.109985851474  3.640423276467  6.979434932421  6.938714755119  9.989990052081  8.202693975468  83165.744416621411  6.990096299116  4.187735875155  6.509509009893  6.029639902642
5.459020435504  4.649973584696  1.177462560935  0.473186074721  4.219815920740  0.444331414637  1.380413524984  3.613343510198  6.197455510237  1.031970727924  85710.287527795477  2.621945972738  3.678411537847  0.936587257027  4.113864764766
9.442469992801  2.395654323075  8.021891586024  8.944029438324  5.316104193421  6.051556578038  1.737302479639  2.872711344187  5.404013207081  0.003501079565  16132.408127347545  8.756259439649  6.169039712178  6.390241475058  7.431549908009
3.398634514749  5.160784234108  8.527445088979  2.383197156049  0.796992250260  8.324646239500  6.413823702212  2.693827940296  1.931429075679  6.909670527899  99726.831110018330  4.685173287093  7.639268911221  9.113678069609  6.373917309427
0.014844507889  4.045009449595  5.020608311434  6.345890229962  1.220116795077  5.967847396778  6.224305671704  0.238743815000  3.284504360318  9.611144237147  36342.819930419402  5.540463782450  1.392635218372  5.190055033443  6.408747786760
9.731622936030  4.385367961449  9.999764754606  7.347093763210  6.393266767907  8.063326983131  4.288630187880  5.817974423007  2.343534903230  0.037319705045  39002.325541617062  6.344433717169  0.548577310066  1.101332418589  6.554073946653
0.635624097751  8.207829852189  6.784752138344  2.635415027926  3.772609823652  8.340626142538  6.746381676652  9.199133574022  4.950518437309  6.215010170618  81326.611272150925  1.842027086696  5.810120757767  4.860576921079  5.845127897562
0.417273090046  9.211601678216  6.504889828385  4.724595024093  3.684843949944  8.971115490206  8.601492444522  0.001096616919  0.953454857405  1.970400695120  26655.529882043559  9.268146546041  9.009955446071  9.326680182444  6.379959935048
7.070545335770  1.601280932186  3.371853150747  6.270840736178  5.277268389467  7.263765211699  6.953270745299  4.665626930909  7.940979575541  2.613698711313  23275.489325770962  5.282321390991  7.694551332220  9.371385203104  3.513088851966
6.269582896458  3.342434475338  2.435021168600  8.317962714242  2.527731115678  2.104082351914  1.628035616128  6.693802901956  9.284260333732  5.844501980255  40781.275787810241  5.435365007451  2.808752277518  1.265598152200  0.417274813533
1.833872688451  6.448557277274  4.848373652634  2.936802455033  8.671494124225  4.212305316610  9.007627270112  3.308107878452  5.607471129469  8.514742140423  54707.005356638213  2.197180376551  1.993428672300  5.082214250754  6.850815291961
4.214116079650  3.033414383450  3.751556709532  9.098937029136  7.026425459020  2.092084649978  4.714951177467  4.577340173171  2.747214239399  9.207409944331  78543.740323624137  8.464936610976  9.865503227982  0.610507028279  2.452460734072
5.954772700509  0.869633874136  0.378470136510  1.570275113361  5.647669442469  7.665052395659  2.108748021896  4.738238644014  6.383245336688  1.934215551556  84983.844892513684  3.956520398216  8.758679804850  5.000223331795  6.583882955672
1.475458835813  5.438746240723  2.121786475243  3.750587231046  7.080093398634  3.950985160781  2.396408527442  0.834112283181  1.560490716481  2.502618324646  59262.301571437022  1.254542323027  9.613889442940  6.669221175278  9.964173018072
3.294414764748  3.224787714398  8.112219292017  3.696098173414  1.094270014844  3.881384045006  4.440375020605  3.169766245884  2.299621241387  7.950773967847  61701.215890545606  0.430512977150  0.036310295897  0.596346812371  4.701799096892
7.205135629038  8.278351477609  1.183725279338  3.334438108244  5.867609731622  7.173894385364  9.669819999761  7.591487247087  7.632106314437  7.679076063326  29798.057731490766  8.086382836355  0.727900591226  2.700508567050  4.504459502403
9.281736423008  8.525440623541  2.100661280615  7.185898254570  7.466530635624  8.788088207826  8.572536784759  1.334182535409  0.279263793870  8.236525240626  45639.874998705655  5.229104442865  2.243070336567  9.662385575706  1.856773898134
4.610361921692  1.210715992089  6.577674946744  2.210796545624  6.975620417273  8.711939211608  6.733806504886  8.234594624589  0.240933605014  9.499445871115  70406.767380924445  2.238223123284  1.903009790768  9.219939470951  2.091002706744
3.546609347711  6.814269180328  3.460719401362  4.824447679456  7.350487070545  1.168271601288  8.717343371851  0.993956170837  3.361785298439  3.894675063765  52456.439682096341  9.974723393559  0.973956695558  0.726344993113  1.397275210072
1.709625361620  5.947417775825  9.322209456962  7.031044913581  1.519666269582  6.730883342434  9.383292435021  6.216918217961  2.142422548902  1.156780804082  66448.110881845050  2.894002615769  5.696399503132  5.858653024802  5.513143059359
5.213535514432  4.512012989984  4.775181340161  0.522001817760  3.135331833872  4.650816448557  7.371884848373  1.125482836801  0.550338692665  1.242252812305  62918.442254272701  1.261155714434  5.250521611099  8.585355436404  2.327158469794
3.493242276256  7.015511075864  9.723005168091  2.507547450301  7.919614214116  9.627813033414  1.833553751556  5.094379998936  0.291367047696  4.590200692084  95240.434114711776  6.773847994356  7.121929042198  1.592282004443  3.141975413804
1.352498543002  0.991019946880  5.279820795225  0.282793952956  2.340725954772  6.936300869633  6.740310378470  9.364151470274  1.133615668605  4.424695265052  60942.842333280219  9.675447772190  1.467389353161  0.419550160515  5.657315517373
0.247963035696  7.774418839956  1.048505185941  3.317957083378  4.556721475458  7.289445438746  1.656592121786  3.901793650587  4.310467001039  3.986341550985  47455.044210885275  4.236406516581  8.119151807969  9.225234083246  4.623462764138
2.370221333807  7.184029794220  2.429406744902  8.752780464661  3.180723294414  6.578793224787  6.358918112219  1.135103596096  3.734141015216  0.148441481384  35987.565759550207  0.569752056108  8.426443112201  1.679715759678  4.739189562243
0.567170519256  9.771500117751  0.958970671027  5.123715201287  3.968927205135  5.121698278351  3.982681183725  1.909973234436  4.082445888645  7.316225773894  69913.317944999998  6.103079266120  8.770878963932  6.676908780633  2.698825842886
3.018788165048  2.832300808341  3.912262885289  2.670505004947  8.024039281736  3.161398525440  5.441002100661  1.012747085896  5.545707487576  6.356246388088  51169.506071167848  5.941406219004  0.906249537726  0.982573283406  2.614765567463
8.167665309343  8.747402533034  1.365679956689  2.757069156261  1.981344610361  8.147231210715  8.167536577674  8.604183210795  8.456246996394  4.172737511939  52547.788684865049  8.610400330995  8.906956236848  4.394102489711  1.549532386014
9.244452318462  4.051691293063  5.907689503233  1.709510391590  0.067443546609  2.308426814269  0.055883460719  3.265225824446  3.794567371151  0.705450968271  91505.708429233719  5.137094955458  3.737164752772  6.838154772637  6.521671669532
7.074529054008  2.623090263938  7.955580010665  9.931139697763  5.100721709625  2.547515947417  6.900649322209  3.711018031043  5.135811530330  2.695825530883  65620.314188724351  2.190224576829  6.125971125277  3.111775821040  8.235603116280
3.561612974380  0.220195986371  6.031325142974  0.248023813631  3.593595213535  4.075634512012  8.041234775181  2.653001522000  4.177603156005  8.338723450816  75232.694064648484  7.349319212018  0.109050286714  9.412630542123  0.531173790076
2.727011341433  0.717845484262  7.110998713335  4.364044927646  7.697943493242  1.693877015511  9.998999723005  0.820263507546  8.503017930388  2.141168427813  34045.279235226404  5.688039705504  3.606475270264  2.545124420920  8.464400847149
5.117746853125  4.047317355660  1.421981720262  0.044435741463  7.138041352498  4.361330991019  8.619745279820  6.103191282792  4.529562361499  9.547725236300  17665.723963103785  7.021737801577  7.415898756476  6.944468376650  5.239078921087
4.802189755734  3.894401690567  4.531610646077  1.605157057803  8.173730247963  9.287277774418  7.540401048505  0.000353717956  5.833784554402  4.754583089445  74556.328670121217  8.667229155620  8.747661270800  9.339080639509  8.516581323964
0.852744316793  1.238318342339  9.079699452751  0.832466023950  0.641382370221  2.269387184029  6.193142429406  6.690968152789  9.646613188404  2.944142378793  53150.475694381122  1.949563254085  9.631808010942  7.001601638813  8.404013844403
7.502060649049  6.634588659621  2.122011806232  7.596786139677  8.622430567170  4.023879771500  0.328450958970  5.961115523714  7.012873966608  2.051351921698  58517.841931011837  2.547201951469  3.644381058676  0.973389471738  9.438049696698
1.999976283366  8.734708939886  0.639326839255  7.806336298313  1.428863018788  0.581792832300  7.234353912262  7.003732170504  5.049478023204  2.817360361398  83226.766525221006  6.148339699973  9.659914674665  3.063789687880  8.820295885725
3.678475021793  8.263540165257  6.377260145820  2.834066214253  8.674638167665  2.919918747402  2.495051365679  6.621502257061  8.562611980519  6.103615347231  52753.293780565776  7.414253040222  9.588029069756  2.041944587119  3.921673067338
0.650488790797  9.472458151129  3.368484543614  4.897115149020  6.860149244452  2.000104051691  9.095345907689  2.197041209512  0.915900066618  5.466099508426  12108.277339434608  1.960863350744  4.631402073504  8.707271611682  7.160631087173
4.337185217381  5.627083982337  8.527726087666  7.726370121169  9.695327074529  9.466562623090  9.794097955580  7.261369431131  3.977635109996  7.096259747515  25423.036887093223  0.965321282810  4.355815515196  6.626175367308  8.334756693832
9.243502270511  1.831796370144  2.252773360287  8.210402835191  4.162803561612  8.669380220195  6.928426031325  8.584450748025  5.136313592760  2.135351275634  82983.557293947752  8.154741117720  0.045233431353  3.183504346508  1.644368973718

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0081     0.0081        -          -      -
    1  10   0.0835     0.7699        -          -      -
    1  11   0.0000     0.0000        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   1.1845     1.1845        -          -      -
    3  10   0.1643     0.1643        -          -      -
    3  11   0.4704     0.4704        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0835     0.7780   0.7780     43        -          -      -        5     0.0928       69  400186944
    2   *        -          -        -      -   0.0000     0.0000      0        1     0.0057       14 285103194112
    3   *   1.1845     1.8192   1.8192      3        -          -      -        5     0.0928       69  398064928
    4   *        -          -        -      -   0.0000     0.0000      0        1     0.0057       14 317823778816
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.1845     2.5972   2.5972     46   0.0000     0.0000      0        5     0.0928       72 317823778816    382111.12      45674       2271       5132
--------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      1.1845     2.5972   2.5972     46   0.0000     0.0000      0        5       72 317823778816    382111.12      45674

Place-opt command complete                CPU:  4307 s (  1.20 hr )  ELAPSE:  4315 s (  1.20 hr )  MEM-PEAK:  2456 MB
Place-opt command statistics  CPU=3791 sec (1.05 hr) ELAPSED=3779 sec (1.05 hr) MEM-PEAK=2.398 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48672, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48669, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 699. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2023-05-24 21:36:05 / Session: 1.20 hr / Command: 1.14 hr / Memory: 2456 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
######## STARTING CTS #################
#set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
#set_ccopt_property use_inverters false 
#set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2023-05-24 21:36:25 / Session: 1.21 hr / Command: 0.00 hr / Memory: 2456 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2023-05-24 21:36:28 / Session: 1.21 hr / Command: 0.00 hr / Memory: 2456 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2023-05-24 21:36:28 / Session: 1.21 hr / Command: 0.00 hr / Memory: 2456 MB (FLW-8100)
Running clock synthesis step.
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2023-05-24 21:36:28 / Session: 1.21 hr / Command: 0.00 hr / Memory: 2456 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Optimization (FLW-8000)
Information: Time: 2023-05-24 21:36:28 / Session: 1.21 hr / Command: 0.00 hr / Memory: 2456 MB (FLW-8100)

Information: Ending clock_opt / build_clock / Optimization (FLW-8001)
Information: Time: 2023-05-24 21:36:28 / Session: 1.21 hr / Command: 0.00 hr / Memory: 2456 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2023-05-24 21:36:28 / Session: 1.21 hr / Command: 0.00 hr / Memory: 2456 MB (FLW-8100)
Analyzing timing for OCV-aware CTS
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48672, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48669, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 699. (TIM-112)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32lvt_c/AOBUFX1_LVT
   saed32lvt_c/AOBUFX2_LVT
   saed32lvt_c/AOBUFX4_LVT
   saed32lvt_c/AOINVX1_LVT
   saed32lvt_c/AOINVX2_LVT
   saed32lvt_c/AOINVX4_LVT

ICG reference list:
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT

Information: 'Cmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
CTS NDR rule list:
   Clock: PCI_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: PCI_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 3.71 sec, cpu time is 0 hr : 0 min : 3.71 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 2.8800 seconds to build cellmap data
Total 0.7500 seconds to load 50256 cell instances into cellmap
Moveable cells: 46038; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9581, cell height 1.6733, cell area 3.2773 for total 46038 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48672, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 104, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 4.85 sec, cpu time is 0 hr : 0 min : 4.84 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch' from (357.93, 192.25) to (254.26, 175.53). (CTS-106)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.983: func_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.869: func_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.983: func_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.869: func_best: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.983: test_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.869: test_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.983: test_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.869: test_best: 1
ABF: Core Area = 50 X 50 ()
Virtually optimized 9 out of 45894 cells
Virtually buffered 9 cell outputs
Back-annotation statistics for mode 'func'
  5071 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
Back-annotation statistics for mode 'test'
  5071 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Inst 'occ_int2/U1' did not get relocated
Inst 'occ_int2/fast_clk_2_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch' from (725.62, 168.84) to (541.54, 91.93). (CTS-106)
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch' from (724.40, 172.18) to (606.14, 202.28). (CTS-106)
Inst 'occ_int2/U2' did not get relocated
Inst 'occ_int2/fast_clk_1_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch' from (245.75, 416.30) to (285.12, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch' from (254.26, 419.64) to (275.39, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch' from (260.65, 409.61) to (277.98, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch' from (261.10, 402.92) to (280.71, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch' from (258.37, 419.64) to (282.38, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch' from (262.17, 409.61) to (276.76, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch' from (261.71, 416.30) to (282.99, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch' from (251.38, 416.30) to (278.13, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch' from (245.60, 419.64) to (258.37, 433.02). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch' from (239.52, 419.64) to (245.14, 406.26). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch' from (245.45, 419.64) to (260.04, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch' from (221.58, 416.30) to (293.78, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch' from (216.11, 416.30) to (176.29, 433.02). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch' from (220.52, 419.64) to (178.26, 453.08). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch' from (230.40, 426.33) to (226.90, 433.02). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch' from (230.55, 429.67) to (212.77, 436.36). (CTS-106)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Inst 'occ_int2/U3' did not get relocated
Inst 'occ_int2/fast_clk_0_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_BLENDER_1/clk_gate_rem_green_reg/latch' from (398.82, 299.26) to (595.81, 362.79). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch' from (405.50, 396.23) to (750.24, 496.55). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch' from (838.40, 419.64) to (840.22, 496.55). (CTS-106)
Inst 'I_CLOCKING/occ_int1/U1' did not get relocated
Inst 'I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg' did not get relocated
Inst 'I_CLOCKING/sys_clk_in_reg' did not get relocated
Inst 'occ_int2/slow_clk_2_clkgt/u_icg' did not get relocated
Inst 'I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'occ_int2/slow_clk_0_clkgt/u_icg' from (566.17, 18.36) to (581.37, 25.05). (CTS-106)
Information: Relocated the clock cell 'occ_int2/slow_clk_1_clkgt/u_icg' from (456.58, 25.05) to (459.01, 11.67). (CTS-106)
A total of 24 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 8.97 sec, cpu time is 0 hr : 0 min : 8.96 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48673, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
Running netlink placer..
Core Area = 50 X 41 ()
Information: The run time for netlink placement is 0 hr : 0 min : 0.74 sec, cpu time is 0 hr : 0 min : 0.74 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 384
 Number of ignore points = 0
 Added 8 Repeaters. Built 2 Repeater Levels
 Phase delay: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK : (0.677 0.654) : skew = 0.024
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U1/Y
 Clocks:
     PCI_CLK (func), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.677490/__ min r/f: 0.653667/__) : skew = 0.023823 : I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
 Added 4 Repeaters. Built 3 Repeater Levels
 Phase delay: occ_int2/U1/A1 : (0.930 0.395) : skew = 0.534
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_2_clkgt/u_icg/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.929813/__ min r/f: 0.395336/__) : skew = 0.534477 : occ_int2/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_2_clkgt/u_icg/CLK : (1.176 0.641) : skew = 0.534
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = pclk
 Clocks:
     PCI_CLK (func), PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.175976/__ min r/f: 0.641499/__) : skew = 0.534477 : occ_int2/fast_clk_2_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: pclk : (1.165 0.105) : skew = 1.060
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 24 Repeaters. Built 2 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK : (0.741 0.677) : skew = 0.064
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 24 Repeaters. Built 2 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK : (0.773 0.710) : skew = 0.063
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U2/Y
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 166
 Number of ignore points = 2
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: __/0.772877 min r/f: __/0.709724) : skew = 0.063152 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
    2. Phase delay = (max r/f: 0.741177/__ min r/f: 0.677261/__) : skew = 0.063915 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK
 Added 9 Repeaters. Built 3 Repeater Levels
 Phase delay: occ_int2/U2/A1 : (1.002 0.638) : skew = 0.364
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_1_clkgt/u_icg/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.982761/1.001663 min r/f: 0.637817/0.663910) : skew = 0.363846 : occ_int2/U2/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_1_clkgt/u_icg/CLK : (1.357 0.926) : skew = 0.431
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sdram_clk
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.270924/1.357441 min r/f: 0.925999/1.019688) : skew = 0.431442 : occ_int2/fast_clk_1_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: sdram_clk : (1.345 0.107) : skew = 1.239
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK : (0.228 0.227) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK : (0.229 0.228) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK : (0.230 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK : (0.230 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 5
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK : (0.171 0.171) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK : (0.250 0.245) : skew = 0.005
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK : (0.181 0.180) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK : (0.242 0.238) : skew = 0.004
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK : (0.230 0.230) : skew = 0.000
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1558
 Number of ignore points = 0
 Added 31 Repeaters. Built 3 Repeater Levels
 Phase delay: I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK : (0.874 0.760) : skew = 0.114
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK : (0.466 0.466) : skew = 0.000
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK : (0.470 0.470) : skew = 0.000
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U3/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: 0.250492/__ min r/f: 0.245438/__) : skew = 0.005054 : I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
    2. Phase delay = (max r/f: 0.241947/__ min r/f: 0.238266/__) : skew = 0.003681 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK
    3. Phase delay = (max r/f: 0.230484/__ min r/f: 0.230293/__) : skew = 0.000191 : I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK
    4. Phase delay = (max r/f: 0.229855/__ min r/f: 0.229435/__) : skew = 0.000420 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK
    5. Phase delay = (max r/f: 0.229759/__ min r/f: 0.229435/__) : skew = 0.000324 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK
    6. Phase delay = (max r/f: 0.229378/__ min r/f: 0.228939/__) : skew = 0.000439 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK
    7. Phase delay = (max r/f: 0.228939/__ min r/f: 0.228672/__) : skew = 0.000267 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK
    8. Phase delay = (max r/f: 0.228844/__ min r/f: 0.228233/__) : skew = 0.000610 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK
    9. Phase delay = (max r/f: 0.228481/__ min r/f: 0.228119/__) : skew = 0.000362 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK
   10. Phase delay = (max r/f: 0.227795/__ min r/f: 0.227451/__) : skew = 0.000343 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK
   11. Phase delay = (max r/f: 0.227623/__ min r/f: 0.227528/__) : skew = 0.000095 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK
   12. Phase delay = (max r/f: 0.186539/__ min r/f: 0.186405/__) : skew = 0.000134 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK
   13. Phase delay = (max r/f: 0.181046/__ min r/f: 0.180435/__) : skew = 0.000610 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK
   14. Phase delay = (max r/f: 0.176907/__ min r/f: 0.176868/__) : skew = 0.000038 : I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK
   15. Phase delay = (max r/f: 0.171146/__ min r/f: 0.171032/__) : skew = 0.000114 : I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK
   16. Phase delay = (max r/f: 0.139160/__ min r/f: 0.139065/__) : skew = 0.000095 : I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK
 Added 7 Repeaters. Built 6 Repeater Levels
 Phase delay: occ_int2/U3/A1 : (0.744 0.469) : skew = 0.274
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/U1/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 146
 Number of ignore points = 0
 Number of gates with existing phase delay = 3
    1. Phase delay = (max r/f: 0.874176/__ min r/f: 0.760422/__) : skew = 0.113754 : I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
    2. Phase delay = (max r/f: 0.469608/__ min r/f: 0.469551/__) : skew = 0.000057 : I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK
    3. Phase delay = (max r/f: 0.466137/__ min r/f: 0.466080/__) : skew = 0.000057 : I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK
Creating OCV partitions
 Added 12 Repeaters. Built 4 Repeater Levels
 Phase delay: I_CLOCKING/occ_int1/U1/A1 : (1.011 0.606) : skew = 0.405
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_0_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.743656/__ min r/f: 0.469208/__) : skew = 0.274448 : occ_int2/U3/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_0_clkgt/u_icg/CLK : (0.996 0.721) : skew = 0.274
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.011429/__ min r/f: 0.606003/__) : skew = 0.405426 : I_CLOCKING/occ_int1/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK : (1.304 0.898) : skew = 0.405
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/sys_clk_in_reg/Q
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.303921/__ min r/f: 0.898495/__) : skew = 0.405426 : I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/sys_clk_in_reg/CLK : (1.628 0.401) : skew = 1.228
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sys_2x_clk
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: 1.628361/__ min r/f: 0.400639/__) : skew = 1.227722 : I_CLOCKING/sys_clk_in_reg/CLK
    2. Phase delay = (max r/f: 0.995579/__ min r/f: 0.721130/__) : skew = 0.274448 : occ_int2/fast_clk_0_clkgt/u_icg/CLK
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_2_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.878582/__ min r/f: 0.344105/__) : skew = 0.534477 : occ_int2/U1/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_2_clkgt/u_icg/CLK : (1.174 0.640) : skew = 0.534
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.978546/__ min r/f: 0.573120/__) : skew = 0.405426 : I_CLOCKING/occ_int1/U1/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK : (1.282 0.416) : skew = 0.866
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_0_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.729160/__ min r/f: 0.454712/__) : skew = 0.274448 : occ_int2/U3/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_0_clkgt/u_icg/CLK : (1.003 0.434) : skew = 0.569
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_1_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.935726/0.936852 min r/f: 0.590363/0.599060) : skew = 0.346489 : occ_int2/U2/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_1_clkgt/u_icg/CLK : (1.311 0.878) : skew = 0.433
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = ate_clk
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: 1.223602/1.311092 min r/f: 0.878239/0.973320) : skew = 0.432854 : occ_int2/slow_clk_1_clkgt/u_icg/CLK
    2. Phase delay = (max r/f: 1.282139/0.415859 min r/f: 0.876713/0.415859) : skew = 0.866280 : I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
    3. Phase delay = (max r/f: 1.174145/__ min r/f: 0.639668/__) : skew = 0.534477 : occ_int2/slow_clk_2_clkgt/u_icg/CLK
    4. Phase delay = (max r/f: 1.003323/0.434589 min r/f: 0.728893/0.433941) : skew = 0.569382 : occ_int2/slow_clk_0_clkgt/u_icg/CLK
 Added 2 Repeaters. Built 2 Repeater Levels
 Phase delay: ate_clk : (1.351 0.290) : skew = 1.061
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 55.52 sec, cpu time is 0 hr : 0 min : 56.51 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
* PD jump Gates (sorted by PD jump): Largest latency jumps (> 0.500000)

Clock         Phase     PD Jump   Buf/inv   Sinks     Gates     From Pin  To Pin
Root          Delay
----------------------------------------------------------------------------------------------------
SDRAM_CLK     0.7975    0.7975    9         134       34        occ_int2/U2/Y I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_6_/CLK
--------------------------------------------------------------------------------
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: Relocated the clock cell 'U194' from (497.77, 15.02) to (498.22, 11.67). (CTS-106)
Inst 'I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417' did not get relocated
Running netlink placer..
Core Area = 50 X 41 ()
-------------------------------------------------------------
 Gate level 3 clock DRC fixing
 driving pin = U194/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 1
-------------------------------------------------------------
 Gate level 2 clock DRC fixing
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 2
 Added 1 Repeater. Built 1 Repeater Level
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.57 sec, cpu time is 0 hr : 0 min : 0.57 sec. (CTS-104)
There are 164 buffers and 0 inverters added (total area 837.66) by Clock Tree Synthesis.
Information: 0 out of 200 clock cells have been moved due to NDR or via ladder related legalization rules.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Total number of global routed clock nets: 204
Information: The run time for clock net global routing is 0 hr : 0 min : 9.70 sec, cpu time is 0 hr : 0 min : 9.70 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48839 nets, 204 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48836, routed nets = 204, across physical hierarchy nets = 0, parasitics cached nets = 271, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 12. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Wed May 24 21:39:01 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6598       1.2628          112       0.0218       0.0398           81     400.5309     539.8019
                                                                                                                            
SDRAM_CLK                  1.3173       1.2112           80       0.0083       0.0237           59     345.3817     366.7298
                                                                                                                            
PCI_CLK                    1.1887       1.0844           12       0.0000       0.0055           14      66.8399      81.5802
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3941       0.3159           70       0.0000       0.0365           81     400.5309     539.8019
                                                                                                                            
SDRAM_CLK                  0.2588       0.2354           85       0.0000       0.0216           59     345.3817     366.7298
                                                                                                                            
PCI_CLK                    0.2567       0.2335            6       0.0000       0.0028           14      66.8399      81.5802
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6598       1.2628           90       0.0000       0.0398           81     400.5309     539.8019
                                                                                                                            
SDRAM_CLK                  1.3173       1.2112           60       0.0000       0.0237           59     345.3817     366.7298
                                                                                                                            
PCI_CLK                    1.1887       1.0844            8       0.0000       0.0055           14      66.8399      81.5802
                                                                                                                            
ate_clk                    1.3650       1.0537           35       0.0000       0.0398          142     776.6641     943.3825
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3941       0.3159           60       0.0000       0.0365           81     400.5309     539.8019
                                                                                                                            
SDRAM_CLK                  0.2588       0.2354           68       0.0000       0.0216           59     345.3817     366.7298
                                                                                                                            
PCI_CLK                    0.2567       0.2335            4       0.0000       0.0028           14      66.8399      81.5802
                                                                                                                            
ate_clk                    0.2781       0.2252           29       0.0000       0.0365          142     776.6641     943.3825
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2628; ID = 1.6598; NetsWithDRC = 16; Worst Tran/Cap cost = 0.0218/39.8435; ClockBufCount = 81; ClockBufArea = 400.5309; ClockCellArea = 539.8019; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3159; ID = 0.3941; NetsWithDRC = 10; Worst Tran/Cap cost = 0.0000/36.5392; ClockBufCount = 81; ClockBufArea = 400.5309; ClockCellArea = 539.8019; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Resized 1 cell(s), relocated 2 cell(s), cloned 10 repeater(s) and inserted 6 buffer(s)/inverter(s)
Cloned 10 repeater gate(s)
Ran incremental ZGR 21 time(s) for 58 net(s) and restored ZGR 8 time(s) for 19 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.3124; ID = 1.7095; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 97; ClockBufArea = 499.3930; ClockCellArea = 638.6639; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3159; ID = 0.3941; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 97; ClockBufArea = 499.3930; ClockCellArea = 638.6639; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 3.29 sec, cpu time is 0 hr : 0 min : 3.29 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.3124; ID = 1.7095; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 97; ClockBufArea = 499.3930; ClockCellArea = 638.6639; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3159; ID = 0.3941; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 97; ClockBufArea = 499.3930; ClockCellArea = 638.6639; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.3124; ID = 1.7095; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 97; ClockBufArea = 499.3930; ClockCellArea = 638.6639; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3159; ID = 0.3941; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 97; ClockBufArea = 499.3930; ClockCellArea = 638.6639; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.22 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2112; ID = 1.3173; NetsWithDRC = 16; Worst Tran/Cap cost = 0.0083/23.6857; ClockBufCount = 62; ClockBufArea = 355.5475; ClockCellArea = 376.8955; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2354; ID = 0.2588; NetsWithDRC = 17; Worst Tran/Cap cost = 0.0000/21.5941; ClockBufCount = 62; ClockBufArea = 355.5475; ClockCellArea = 376.8955; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 1 cell(s), relocated 2 cell(s), cloned 19 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 19 repeater gate(s)
Ran incremental ZGR 29 time(s) for 77 net(s) and restored ZGR 2 time(s) for 4 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2163; ID = 1.3225; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 81; ClockBufArea = 472.7079; ClockCellArea = 494.0559; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2306; ID = 0.2541; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 81; ClockBufArea = 472.7079; ClockCellArea = 494.0559; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 3.66 sec, cpu time is 0 hr : 0 min : 3.66 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2163; ID = 1.3225; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 81; ClockBufArea = 472.7079; ClockCellArea = 494.0559; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2306; ID = 0.2541; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 81; ClockBufArea = 472.7079; ClockCellArea = 494.0559; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2163; ID = 1.3225; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 81; ClockBufArea = 472.7079; ClockCellArea = 494.0559; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2306; ID = 0.2541; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 81; ClockBufArea = 472.7079; ClockCellArea = 494.0559; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0844; ID = 1.1887; NetsWithDRC = 4; Worst Tran/Cap cost = 0.0000/5.4990; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2335; ID = 0.2567; NetsWithDRC = 2; Worst Tran/Cap cost = 0.0000/2.7712; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 3 cell(s), cloned 3 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 3 repeater gate(s)
Ran incremental ZGR 18 time(s) for 39 net(s) and restored ZGR 3 time(s) for 6 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0887; ID = 1.1930; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 85.1382; ClockCellArea = 99.8786; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2344; ID = 0.2576; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 85.1382; ClockCellArea = 99.8786; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 1.16 sec, cpu time is 0 hr : 0 min : 1.16 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0887; ID = 1.1930; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 85.1382; ClockCellArea = 99.8786; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2344; ID = 0.2576; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 85.1382; ClockCellArea = 99.8786; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0887; ID = 1.1930; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 85.1382; ClockCellArea = 99.8786; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2344; ID = 0.2576; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 85.1382; ClockCellArea = 99.8786; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.1034; ID = 1.4147; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.4083; ClockBufCount = 183; ClockBufArea = 1021.1506; ClockCellArea = 1187.8690; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2348; ID = 0.2878; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 183; ClockBufArea = 1021.1506; ClockCellArea = 1187.8690; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 1 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 1 time(s) for 2 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.1055; ID = 1.4147; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 183; ClockBufArea = 1021.6589; ClockCellArea = 1188.3773; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2358; ID = 0.2878; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 183; ClockBufArea = 1021.6589; ClockCellArea = 1188.3773; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.42 sec, cpu time is 0 hr : 0 min : 0.42 sec.
Finished Initial DRC Fixing at Wed May 24 21:39:11 2023 (elapsed: 0:00:10)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7095       1.3124            0       0.0000       0.0000           97     499.3930     638.6639
                          +0.0497      +0.0497         -112      -0.0218      -0.0398          +16     +98.8620     +98.8620
SDRAM_CLK                  1.3225       1.2163            0       0.0000       0.0000           78     462.5421     483.8902
                          +0.0052      +0.0052          -80      -0.0083      -0.0237          +19    +117.1604    +117.1604
PCI_CLK                    1.1930       1.0887            0       0.0000       0.0000           17      85.1382      99.8786
                          +0.0043      +0.0043          -12      +0.0000      -0.0055           +3     +18.2984     +18.2984
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3941       0.3159            0       0.0000       0.0000           97     499.3930     638.6639
                          +0.0000      +0.0000          -70      +0.0000      -0.0365          +16     +98.8620     +98.8620
SDRAM_CLK                  0.2541       0.2306            0       0.0000       0.0000           78     462.5421     483.8902
                          -0.0047      -0.0047          -85      +0.0000      -0.0216          +19    +117.1604    +117.1604
PCI_CLK                    0.2576       0.2344            0       0.0000       0.0000           17      85.1382      99.8786
                          +0.0009      +0.0009           -6      +0.0000      -0.0028           +3     +18.2984     +18.2984
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7095       1.3124            0       0.0000       0.0000           97     499.3930     638.6639
                          +0.0497      +0.0497          -90      +0.0000      -0.0398          +16     +98.8620     +98.8620
SDRAM_CLK                  1.3225       1.2163            0       0.0000       0.0000           78     462.5421     483.8902
                          +0.0052      +0.0052          -60      +0.0000      -0.0237          +19    +117.1604    +117.1604
PCI_CLK                    1.1930       1.0887            0       0.0000       0.0000           17      85.1382      99.8786
                          +0.0043      +0.0043           -8      +0.0000      -0.0055           +3     +18.2984     +18.2984
ate_clk                    1.4147       1.1055            0       0.0000       0.0000          180    1011.4931    1178.2115
                          +0.0497      +0.0518          -35      +0.0000      -0.0398          +38    +234.8291    +234.8291
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3941       0.3159            0       0.0000       0.0000           97     499.3930     638.6639
                          +0.0000      +0.0000          -60      +0.0000      -0.0365          +16     +98.8620     +98.8620
SDRAM_CLK                  0.2541       0.2306            0       0.0000       0.0000           78     462.5421     483.8902
                          -0.0047      -0.0047          -68      +0.0000      -0.0216          +19    +117.1604    +117.1604
PCI_CLK                    0.2576       0.2344            0       0.0000       0.0000           17      85.1382      99.8786
                          +0.0009      +0.0009           -4      +0.0000      -0.0028           +3     +18.2984     +18.2984
ate_clk                    0.2878       0.2358            0       0.0000       0.0000          180    1011.4931    1178.2115
                          +0.0097      +0.0107          -29      +0.0000      -0.0365          +38    +234.8291    +234.8291
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 10.83 sec, cpu time is 0 hr : 0 min : 10.82 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Wed May 24 21:39:12 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7095       1.3124            0       0.0000       0.0000           97     499.3930     638.6639
                                                                                                                            
SDRAM_CLK                  1.3225       1.2163            0       0.0000       0.0000           78     462.5421     483.8902
                                                                                                                            
PCI_CLK                    1.1930       1.0887            0       0.0000       0.0000           17      85.1382      99.8786
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3941       0.3159            0       0.0000       0.0000           97     499.3930     638.6639
                                                                                                                            
SDRAM_CLK                  0.2541       0.2306            0       0.0000       0.0000           78     462.5421     483.8902
                                                                                                                            
PCI_CLK                    0.2576       0.2344            0       0.0000       0.0000           17      85.1382      99.8786
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7095       1.3124            0       0.0000       0.0000           97     499.3930     638.6639
                                                                                                                            
SDRAM_CLK                  1.3225       1.2163            0       0.0000       0.0000           78     462.5421     483.8902
                                                                                                                            
PCI_CLK                    1.1930       1.0887            0       0.0000       0.0000           17      85.1382      99.8786
                                                                                                                            
ate_clk                    1.4147       1.1055            0       0.0000       0.0000          180    1011.4931    1178.2115
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3941       0.3159            0       0.0000       0.0000           97     499.3930     638.6639
                                                                                                                            
SDRAM_CLK                  0.2541       0.2306            0       0.0000       0.0000           78     462.5421     483.8902
                                                                                                                            
PCI_CLK                    0.2576       0.2344            0       0.0000       0.0000           17      85.1382      99.8786
                                                                                                                            
ate_clk                    0.2878       0.2358            0       0.0000       0.0000          180    1011.4931    1178.2115
                                                                                                                            
-------------------------------------------------------------
Optimizing clock tree
clock: SYS_2x_CLK mode: func root: sys_2x_clk
clock: SDRAM_CLK mode: func root: sdram_clk
clock: PCI_CLK mode: func root: pclk
clock: ate_clk mode: test root: ate_clk
Clock QoR Before Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.3124; ID = 1.7095; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 97; ClockBufArea = 499.3930; ClockCellArea = 638.6639; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.3159; ID = 0.3941; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 97; ClockBufArea = 499.3930; ClockCellArea = 638.6639; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.2163; ID = 1.3225; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 78; ClockBufArea = 462.5421; ClockCellArea = 483.8902; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2306; ID = 0.2541; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 78; ClockBufArea = 462.5421; ClockCellArea = 483.8902; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.0887; ID = 1.1930; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 85.1382; ClockCellArea = 99.8786; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2344; ID = 0.2576; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 85.1382; ClockCellArea = 99.8786; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.1055; ID = 1.4147; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 180; ClockBufArea = 1011.4931; ClockCellArea = 1178.2115; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2358; ID = 0.2878; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 180; ClockBufArea = 1011.4931; ClockCellArea = 1178.2115; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 254 successful improvements out of 622 iterations
Resized 37, relocated 60, deleted 19, inserted 85, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 36.99 sec, cpu time is 0 hr : 0 min : 37.93 sec.
Ran incremental ZGR 887 time(s) for 1747 net(s) and restored ZGR 461 time(s) for 767 net(s)
Clock Qor After Network Flow Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.2097; ID = 1.4323; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 129; ClockBufArea = 574.6196; ClockCellArea = 712.1115; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0117            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.3226            0.3109          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.3227            0.0001          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
  (3) 0.5368            0.2141          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
  (4) 0.5368            0.0000          I_CLOCKING/occ_int1/U1/A1
  (5) 0.6488            0.1119          I_CLOCKING/occ_int1/U1/Y
  (6) 0.6488            0.0000          I_CLOCKING/occ_int1/cts_buf_693832355/A
  (7) 0.7684            0.1196          I_CLOCKING/occ_int1/cts_buf_693832355/Y
  (8) 0.7856            0.0172          I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
  (9) 1.0289            0.2433          I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
  (10) 1.0290           0.0000          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/A
  (11) 1.1475           0.1185          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  (12) 1.1481           0.0007          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_681932236/A
  (13) 1.2744           0.1262          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_681932236/Y
  (14) 1.2784           0.0040          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_678332200/A
  (15) 1.4294           0.1510          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_678332200/Y
  (16) 1.4323           0.0030          I_BLENDER_1/R_598/CLK
Shortest path:
  (0) 0.0117            0.0000          cto_buf_33097/A
  (1) 0.0815            0.0699          cto_buf_33097/Y
  (2) 0.0816            0.0000          cto_buf_33093/A
  (3) 0.1571            0.0755          cto_buf_33093/Y
  (4) 0.1572            0.0001          cts_dlydt_32423/A
  (5) 0.2389            0.0818          cts_dlydt_32423/Y
  (6) 0.2390            0.0001          cts_dlydt_32422/A
  (7) 0.3213            0.0823          cts_dlydt_32422/Y
  (8) 0.3215            0.0002          occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (9) 0.5128            0.1912          occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (10) 0.5128           0.0000          occ_int2/fast_clk_0_clkgt/cts_buf_694332360/A
  (11) 0.5797           0.0669          occ_int2/fast_clk_0_clkgt/cts_buf_694332360/Y
  (12) 0.5797           0.0000          occ_int2/U3/A1
  (13) 0.6866           0.1069          occ_int2/U3/Y
  (14) 0.6866           0.0000          occ_int2/cts_buf_686332280/A
  (15) 0.8020           0.1155          occ_int2/cts_buf_686332280/Y
  (16) 0.8162           0.0141          occ_int2/cto_buf_33117/A
  (17) 0.9576           0.1415          occ_int2/cto_buf_33117/Y
  (18) 0.9684           0.0107          I_RISC_CORE/cts_buf_685132268/A
  (19) 1.0433           0.0749          I_RISC_CORE/cts_buf_685132268/Y
  (20) 1.0434           0.0001          I_RISC_CORE/cto_buf_33188/A
  (21) 1.1012           0.0578          I_RISC_CORE/cto_buf_33188/Y
  (22) 1.1036           0.0024          I_RISC_CORE/cts_buf_683932256/A
  (23) 1.1583           0.0547          I_RISC_CORE/cts_buf_683932256/Y
  (24) 1.1661           0.0078          I_RISC_CORE/cto_buf_33200/A
  (25) 1.2202           0.0541          I_RISC_CORE/cto_buf_33200/Y
  (26) 1.2226           0.0025          I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0377; ID = 0.3101; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 129; ClockBufArea = 574.6196; ClockCellArea = 712.1115; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0021            0.0000          cto_buf_33097/A
  (1) 0.0167            0.0146          cto_buf_33097/Y
  (2) 0.0167            0.0000          cto_buf_33093/A
  (3) 0.0333            0.0166          cto_buf_33093/Y
  (4) 0.0334            0.0001          cts_dlydt_32423/A
  (5) 0.0516            0.0182          cts_dlydt_32423/Y
  (6) 0.0517            0.0001          cts_dlydt_32422/A
  (7) 0.0690            0.0174          cts_dlydt_32422/Y
  (8) 0.0692            0.0002          occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (9) 0.1098            0.0406          occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (10) 0.1098           0.0000          occ_int2/fast_clk_0_clkgt/cts_buf_694332360/A
  (11) 0.1238           0.0140          occ_int2/fast_clk_0_clkgt/cts_buf_694332360/Y
  (12) 0.1238           0.0000          occ_int2/U3/A1
  (13) 0.1485           0.0248          occ_int2/U3/Y
  (14) 0.1486           0.0000          occ_int2/cts_buf_686332280/A
  (15) 0.1707           0.0222          occ_int2/cts_buf_686332280/Y
  (16) 0.1829           0.0121          occ_int2/cto_buf_33117/A
  (17) 0.2089           0.0261          occ_int2/cto_buf_33117/Y
  (18) 0.2184           0.0094          I_RISC_CORE/cts_buf_685132268/A
  (19) 0.2389           0.0206          I_RISC_CORE/cts_buf_685132268/Y
  (20) 0.2392           0.0002          I_RISC_CORE/cto_buf_33196/A
  (21) 0.2558           0.0167          I_RISC_CORE/cto_buf_33196/Y
  (22) 0.2563           0.0005          I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/cto_buf_33205/A
  (23) 0.2709           0.0146          I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/cto_buf_33205/Y
  (24) 0.2711           0.0002          I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK
  (25) 0.3100           0.0388          I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
  (26) 0.3101           0.0001          I_RISC_CORE/R_30/CLK
Shortest path:
  (0) 0.0021            0.0000          cto_buf_33097/A
  (1) 0.0167            0.0146          cto_buf_33097/Y
  (2) 0.0167            0.0000          cto_buf_33093/A
  (3) 0.0333            0.0166          cto_buf_33093/Y
  (4) 0.0334            0.0001          cts_dlydt_32423/A
  (5) 0.0516            0.0182          cts_dlydt_32423/Y
  (6) 0.0517            0.0001          cts_dlydt_32422/A
  (7) 0.0690            0.0174          cts_dlydt_32422/Y
  (8) 0.0692            0.0001          occ_int2/U_clk_control_i_0/cts_dlydt_32433/A
  (9) 0.0977            0.0286          occ_int2/U_clk_control_i_0/cts_dlydt_32433/Y
  (10) 0.1014           0.0037          occ_int2/U_clk_control_i_0/cts_dlydt_32436/A
  (11) 0.1286           0.0272          occ_int2/U_clk_control_i_0/cts_dlydt_32436/Y
  (12) 0.1305           0.0019          occ_int2/U_clk_control_i_0/cts_dlydt_32439/A
  (13) 0.1563           0.0258          occ_int2/U_clk_control_i_0/cts_dlydt_32439/Y
  (14) 0.1577           0.0014          occ_int2/U_clk_control_i_0/cts_dlydt_32441/A
  (15) 0.1826           0.0249          occ_int2/U_clk_control_i_0/cts_dlydt_32441/Y
  (16) 0.1843           0.0016          occ_int2/U_clk_control_i_0/cts_dlydt_32440/A
  (17) 0.2114           0.0271          occ_int2/U_clk_control_i_0/cts_dlydt_32440/Y
  (18) 0.2133           0.0019          occ_int2/U_clk_control_i_0/cts_dlydt_32438/A
  (19) 0.2437           0.0304          occ_int2/U_clk_control_i_0/cts_dlydt_32438/Y
  (20) 0.2476           0.0039          occ_int2/U_clk_control_i_0/cts_dlydt_32432/A
  (21) 0.2723           0.0247          occ_int2/U_clk_control_i_0/cts_dlydt_32432/Y
  (22) 0.2723           0.0000          occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]/CLK
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1702; ID = 1.2206; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 92; ClockBufArea = 494.3101; ClockCellArea = 515.6582; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0155            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.2510            0.2355          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.2510            0.0000          occ_int2/U2/A1
  (3) 0.4343            0.1832          occ_int2/U2/Y
  (4) 0.4343            0.0000          occ_int2/cts_buf_647931896/A
  (5) 0.5717            0.1374          occ_int2/cts_buf_647931896/Y
  (6) 0.5829            0.0112          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.8865            0.3036          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.8866            0.0001          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/A
  (9) 1.0524            0.1658          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  (10) 1.0574           0.0050          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641031827/A
  (11) 1.2175           0.1601          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641031827/Y
  (12) 1.2206           0.0031          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK
Shortest path:
  (0) 0.0139            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.1937            0.1798          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.1937            0.0000          occ_int2/U2/A1
  (3) 0.3432            0.1495          occ_int2/U2/Y
  (4) 0.3433            0.0001          occ_int2/cto_buf_33220/A
  (5) 0.4559            0.1126          occ_int2/cto_buf_33220/Y
  (6) 0.4560            0.0001          occ_int2/cto_buf_33218/A
  (7) 0.5492            0.0933          occ_int2/cto_buf_33218/Y
  (8) 0.5494            0.0002          occ_int2/cts_buf_647531892/A
  (9) 0.7007            0.1513          occ_int2/cts_buf_647531892/Y
  (10) 0.7059           0.0051          occ_int2/cts_buf_647131888/A
  (11) 0.8694           0.1636          occ_int2/cts_buf_647131888/Y
  (12) 0.8760           0.0066          occ_int2/buf_drc_cln32779/A
  (13) 1.0456           0.1696          occ_int2/buf_drc_cln32779/Y
  (14) 1.0504           0.0048          I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0204; ID = 0.2314; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 92; ClockBufArea = 494.3101; ClockCellArea = 515.6582; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0029            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0394            0.0365          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0394            0.0000          occ_int2/U2/A1
  (3) 0.0686            0.0292          occ_int2/U2/Y
  (4) 0.0686            0.0000          occ_int2/cts_buf_647931896/A
  (5) 0.0913            0.0227          occ_int2/cts_buf_647931896/Y
  (6) 0.1010            0.0097          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.1579            0.0569          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.1581            0.0002          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/A
  (9) 0.1891            0.0310          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  (10) 0.1941           0.0050          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641031827/A
  (11) 0.2283           0.0342          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641031827/Y
  (12) 0.2314           0.0031          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK
Shortest path:
  (0) 0.0029            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0394            0.0365          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0394            0.0000          occ_int2/U2/A1
  (3) 0.0686            0.0292          occ_int2/U2/Y
  (4) 0.0687            0.0001          occ_int2/cto_buf_33220/A
  (5) 0.0878            0.0191          occ_int2/cto_buf_33220/Y
  (6) 0.0879            0.0001          occ_int2/cto_buf_33218/A
  (7) 0.1064            0.0185          occ_int2/cto_buf_33218/Y
  (8) 0.1065            0.0002          occ_int2/cts_buf_647531892/A
  (9) 0.1360            0.0295          occ_int2/cts_buf_647531892/Y
  (10) 0.1402           0.0042          occ_int2/cts_buf_647031887/A
  (11) 0.1684           0.0282          occ_int2/cts_buf_647031887/Y
  (12) 0.1751           0.0066          occ_int2/cts_buf_645931876/A
  (13) 0.2084           0.0333          occ_int2/cts_buf_645931876/Y
  (14) 0.2110           0.0027          I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0564; ID = 0.9846; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 110.8068; ClockCellArea = 125.5471; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0160            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.1992            0.1832          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.1992            0.0000          occ_int2/U1/A1
  (3) 0.3086            0.1093          occ_int2/U1/Y
  (4) 0.3086            0.0000          occ_int2/cts_buf_591831335/A
  (5) 0.4244            0.1159          occ_int2/cts_buf_591831335/Y
  (6) 0.4365            0.0120          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.6747            0.2383          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.6748            0.0000          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A
  (9) 0.8119            0.1371          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y
  (10) 0.8154           0.0035          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588431301/A
  (11) 0.9799           0.1645          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588431301/Y
  (12) 0.9846           0.0047          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__28_/CLK
Shortest path:
  (0) 0.0161            0.0000          occ_int2/cto_buf_33236/A
  (1) 0.1041            0.0880          occ_int2/cto_buf_33236/Y
  (2) 0.1041            0.0000          occ_int2/cto_buf_33234/A
  (3) 0.1889            0.0847          occ_int2/cto_buf_33234/Y
  (4) 0.1889            0.0001          occ_int2/cto_buf_33232/A
  (5) 0.2699            0.0809          occ_int2/cto_buf_33232/Y
  (6) 0.2699            0.0000          occ_int2/cto_buf_33230/A
  (7) 0.3501            0.0802          occ_int2/cto_buf_33230/Y
  (8) 0.3501            0.0000          occ_int2/cto_buf_33228/A
  (9) 0.4347            0.0846          occ_int2/cto_buf_33228/Y
  (10) 0.4348           0.0001          occ_int2/cto_buf_33227/A
  (11) 0.5157           0.0810          occ_int2/cto_buf_33227/Y
  (12) 0.5158           0.0000          occ_int2/cto_buf_33226/A
  (13) 0.5964           0.0807          occ_int2/cto_buf_33226/Y
  (14) 0.5965           0.0000          occ_int2/cto_buf_33203/A
  (15) 0.6751           0.0787          occ_int2/cto_buf_33203/Y
  (16) 0.6751           0.0000          occ_int2/cto_buf_33197/A
  (17) 0.7513           0.0762          occ_int2/cto_buf_33197/Y
  (18) 0.7513           0.0000          occ_int2/cto_buf_33191/A
  (19) 0.8323           0.0810          occ_int2/cto_buf_33191/Y
  (20) 0.8324           0.0001          occ_int2/cts_buf_593831355/A
  (21) 0.9282           0.0959          occ_int2/cts_buf_593831355/Y
  (22) 0.9282           0.0000          occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0226; ID = 0.2136; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 110.8068; ClockCellArea = 125.5471; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0028            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0418            0.0390          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0418            0.0000          occ_int2/U1/A1
  (3) 0.0666            0.0248          occ_int2/U1/Y
  (4) 0.0666            0.0000          occ_int2/cts_buf_591831335/A
  (5) 0.0892            0.0226          occ_int2/cts_buf_591831335/Y
  (6) 0.0996            0.0103          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.1437            0.0441          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.1437            0.0000          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/A
  (9) 0.1713            0.0276          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y
  (10) 0.1733           0.0020          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231299/A
  (11) 0.2003           0.0270          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231299/Y
  (12) 0.2136           0.0133          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__7_/CLK
Shortest path:
  (0) 0.0028            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0418            0.0390          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0418            0.0000          occ_int2/U1/A1
  (3) 0.0666            0.0248          occ_int2/U1/Y
  (4) 0.0666            0.0000          occ_int2/cts_buf_591831335/A
  (5) 0.0892            0.0226          occ_int2/cts_buf_591831335/Y
  (6) 0.0904            0.0011          cto_buf_33237/A
  (7) 0.1082            0.0179          cto_buf_33237/Y
  (8) 0.1084            0.0002          cto_buf_33235/A
  (9) 0.1259            0.0175          cto_buf_33235/Y
  (10) 0.1261           0.0002          cto_buf_33233/A
  (11) 0.1441           0.0180          cto_buf_33233/Y
  (12) 0.1443           0.0002          cto_buf_33229/A
  (13) 0.1673           0.0230          cto_buf_33229/Y
  (14) 0.1683           0.0010          cts_buf_590631323/A
  (15) 0.1904           0.0221          cts_buf_590631323/Y
  (16) 0.1911           0.0007          I_CLOCKING/prst_ff_reg/CLK
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1849; ID = 1.2321; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 1125.6038; ClockCellArea = 1290.5432; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0426            0.0000          occ_int2/slow_clk_1_clkgt/u_icg/CLK
  (1) 0.3246            0.2820          occ_int2/slow_clk_1_clkgt/u_icg/GCLK
  (2) 0.3247            0.0000          occ_int2/U2/A3
  (3) 0.4556            0.1309          occ_int2/U2/Y
  (4) 0.4556            0.0000          occ_int2/cts_buf_647931896/A
  (5) 0.5834            0.1278          occ_int2/cts_buf_647931896/Y
  (6) 0.5945            0.0111          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.8980            0.3035          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.8981            0.0001          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/A
  (9) 1.0639            0.1658          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  (10) 1.0689           0.0050          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641031827/A
  (11) 1.2290           0.1601          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641031827/Y
  (12) 1.2321           0.0031          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK
Shortest path:
  (0) 0.0367            0.0000          cto_buf_33238/A
  (1) 0.1839            0.1472          cto_buf_33238/Y
  (2) 0.1843            0.0005          occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (3) 0.4207            0.2364          occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (4) 0.4208            0.0001          occ_int2/U3/A3
  (5) 0.5159            0.0951          occ_int2/U3/Y
  (6) 0.5159            0.0000          occ_int2/cts_buf_686332280/A
  (7) 0.6267            0.1108          occ_int2/cts_buf_686332280/Y
  (8) 0.6408            0.0141          occ_int2/cto_buf_33117/A
  (9) 0.7822            0.1414          occ_int2/cto_buf_33117/Y
  (10) 0.7930           0.0107          I_RISC_CORE/cts_buf_685132268/A
  (11) 0.8679           0.0749          I_RISC_CORE/cts_buf_685132268/Y
  (12) 0.8680           0.0001          I_RISC_CORE/cto_buf_33188/A
  (13) 0.9258           0.0578          I_RISC_CORE/cto_buf_33188/Y
  (14) 0.9281           0.0024          I_RISC_CORE/cts_buf_683932256/A
  (15) 0.9829           0.0547          I_RISC_CORE/cts_buf_683932256/Y
  (16) 0.9907           0.0078          I_RISC_CORE/cto_buf_33200/A
  (17) 1.0448           0.0541          I_RISC_CORE/cto_buf_33200/Y
  (18) 1.0472           0.0025          I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0443; ID = 0.2560; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 1125.6038; ClockCellArea = 1290.5432; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0053            0.0000          cto_buf_33238/A
  (1) 0.0303            0.0249          cto_buf_33238/Y
  (2) 0.0306            0.0003          occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (3) 0.0767            0.0461          occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (4) 0.0767            0.0001          occ_int2/U3/A3
  (5) 0.0949            0.0182          occ_int2/U3/Y
  (6) 0.0949            0.0000          occ_int2/cts_buf_686332280/A
  (7) 0.1167            0.0217          occ_int2/cts_buf_686332280/Y
  (8) 0.1288            0.0121          occ_int2/cto_buf_33117/A
  (9) 0.1548            0.0260          occ_int2/cto_buf_33117/Y
  (10) 0.1642           0.0094          I_RISC_CORE/cts_buf_685132268/A
  (11) 0.1848           0.0206          I_RISC_CORE/cts_buf_685132268/Y
  (12) 0.1850           0.0002          I_RISC_CORE/cto_buf_33196/A
  (13) 0.2017           0.0167          I_RISC_CORE/cto_buf_33196/Y
  (14) 0.2022           0.0005          I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/cto_buf_33205/A
  (15) 0.2168           0.0146          I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/cto_buf_33205/Y
  (16) 0.2170           0.0002          I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK
  (17) 0.2559           0.0388          I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
  (18) 0.2560           0.0001          I_RISC_CORE/R_30/CLK
Shortest path:
  (0) 0.0061            0.0000          occ_int2/slow_clk_1_clkgt/u_icg/CLK
  (1) 0.0470            0.0409          occ_int2/slow_clk_1_clkgt/u_icg/GCLK
  (2) 0.0470            0.0000          occ_int2/U2/A3
  (3) 0.0722            0.0252          occ_int2/U2/Y
  (4) 0.0723            0.0001          occ_int2/cto_buf_33220/A
  (5) 0.0913            0.0189          occ_int2/cto_buf_33220/Y
  (6) 0.0913            0.0001          occ_int2/cto_buf_33218/A
  (7) 0.1108            0.0195          occ_int2/cto_buf_33218/Y
  (8) 0.1110            0.0002          occ_int2/cts_buf_647531892/A
  (9) 0.1413            0.0303          occ_int2/cts_buf_647531892/Y
  (10) 0.1455           0.0041          occ_int2/cts_buf_647031887/A
  (11) 0.1718           0.0264          occ_int2/cts_buf_647031887/Y
  (12) 0.1786           0.0067          occ_int2/cts_buf_645931876/A
  (13) 0.2090           0.0304          occ_int2/cts_buf_645931876/Y
  (14) 0.2116           0.0027          I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK

Begin Layer Optimization:

Beginning layer optimization ...
Clock SYS_2x_CLK: 77 nets unchanged because there is no cap variation on their layers
Clock SYS_2x_CLK: 75 nets have their layers changed
Clock SDRAM_CLK: 30 nets unchanged because there is no cap variation on their layers
Clock SDRAM_CLK: 68 nets have their layers changed
Clock PCI_CLK: 19 nets unchanged because there is no cap variation on their layers
Clock PCI_CLK: 12 nets have their layers changed
Clock ate_clk: 29 nets have their layers changed
All clocks: total net count: 312
All clocks: total committed/restored net count: 184/2
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 126

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 3.41 sec, cpu time is 0 hr : 0 min : 3.41 sec.
Ran incremental ZGR 104 time(s) for 104 net(s) and restored ZGR 2 time(s) for 2 net(s)
Clock Qor After Layer Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.2097; ID = 1.4323; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 129; ClockBufArea = 574.6196; ClockCellArea = 712.1115; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0377; ID = 0.3101; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 129; ClockBufArea = 574.6196; ClockCellArea = 712.1115; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1702; ID = 1.2206; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 92; ClockBufArea = 494.3101; ClockCellArea = 515.6582; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0204; ID = 0.2314; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 92; ClockBufArea = 494.3101; ClockCellArea = 515.6582; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0564; ID = 0.9846; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 110.8068; ClockCellArea = 125.5471; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0226; ID = 0.2136; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 110.8068; ClockCellArea = 125.5471; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1849; ID = 1.2321; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 1125.6038; ClockCellArea = 1290.5432; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0443; ID = 0.2559; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 1125.6038; ClockCellArea = 1290.5432; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 3 cell(s)
Ran incremental ZGR 106 time(s) for 106 net(s) and restored ZGR 103 time(s) for 309 net(s)
Clock QoR After Area Recovery Removal:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.2097; ID = 1.4323; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 126; ClockBufArea = 564.4538; ClockCellArea = 701.9457; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0377; ID = 0.3101; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 126; ClockBufArea = 564.4538; ClockCellArea = 701.9457; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1702; ID = 1.2206; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 504.4758; ClockCellArea = 525.8239; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0204; ID = 0.2314; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 504.4758; ClockCellArea = 525.8239; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0564; ID = 0.9846; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 110.8068; ClockCellArea = 125.5471; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0226; ID = 0.2136; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 110.8068; ClockCellArea = 125.5471; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1849; ID = 1.2321; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 1125.6038; ClockCellArea = 1290.5432; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0443; ID = 0.2559; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 1125.6038; ClockCellArea = 1290.5432; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 79 out of 309 cell(s)
Ran incremental ZGR 44 time(s) for 129 net(s) and restored ZGR 5 time(s) for 20 net(s)
Clock QoR After Area Recovery Resizing:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.2093; ID = 1.4319; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 126; ClockBufArea = 508.7963; ClockCellArea = 646.2882; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0372; ID = 0.3101; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 126; ClockBufArea = 508.7963; ClockCellArea = 646.2882; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1660; ID = 1.2164; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 430.7741; ClockCellArea = 452.1222; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0204; ID = 0.2314; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 430.7741; ClockCellArea = 452.1222; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0545; ID = 0.9828; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 99.3703; ClockCellArea = 114.1107; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0218; ID = 0.2128; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 99.3703; ClockCellArea = 114.1107; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1807; ID = 1.2279; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 982.2665; ClockCellArea = 1147.2061; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0443; ID = 0.2559; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 982.2665; ClockCellArea = 1147.2061; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 11.53 sec, cpu time is 0 hr : 0 min : 11.53 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 52.75 sec, cpu time is 0 hr : 0 min : 53.70 sec.
Finished Optimization at Wed May 24 21:40:06 2023 (elapsed: 0:00:53)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4319       0.2093            0       0.0000       0.0000          126     508.7963     646.2882
                          -0.2776      -1.1032           +0      +0.0000      +0.0000          +29      +9.4033      +7.6243
SDRAM_CLK                  1.2164       0.1660            0       0.0000       0.0000           92     422.8956     444.2437
                          -0.1061      -1.0503           +0      +0.0000      +0.0000          +14     -39.6465     -39.6465
PCI_CLK                    0.9828       0.0545            0       0.0000       0.0000           28      99.3703     114.1107
                          -0.2102      -1.0341           +0      +0.0000      +0.0000          +11     +14.2321     +14.2321
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3101       0.0372            0       0.0000       0.0000          126     508.7963     646.2882
                          -0.0841      -0.2787           +0      +0.0000      +0.0000          +29      +9.4033      +7.6243
SDRAM_CLK                  0.2314       0.0204            0       0.0000       0.0000           92     422.8956     444.2437
                          -0.0227      -0.2103           +0      +0.0000      +0.0000          +14     -39.6465     -39.6465
PCI_CLK                    0.2128       0.0218            0       0.0000       0.0000           28      99.3703     114.1107
                          -0.0447      -0.2126           +0      +0.0000      +0.0000          +11     +14.2321     +14.2321
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4319       0.2093            0       0.0000       0.0000          126     508.7963     646.2882
                          -0.2776      -1.1032           +0      +0.0000      +0.0000          +29      +9.4033      +7.6243
SDRAM_CLK                  1.2164       0.1660            0       0.0000       0.0000           92     422.8956     444.2437
                          -0.1061      -1.0503           +0      +0.0000      +0.0000          +14     -39.6465     -39.6465
PCI_CLK                    0.9828       0.0545            0       0.0000       0.0000           28      99.3703     114.1107
                          -0.2102      -1.0341           +0      +0.0000      +0.0000          +11     +14.2321     +14.2321
ate_clk                    1.2279       0.1807            0       0.0000       0.0000          226     974.3881    1139.3275
                          -0.1868      -0.9248           +0      +0.0000      +0.0000          +46     -37.1050     -38.8840
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3101       0.0372            0       0.0000       0.0000          126     508.7963     646.2882
                          -0.0841      -0.2787           +0      +0.0000      +0.0000          +29      +9.4033      +7.6243
SDRAM_CLK                  0.2314       0.0204            0       0.0000       0.0000           92     422.8956     444.2437
                          -0.0227      -0.2103           +0      +0.0000      +0.0000          +14     -39.6465     -39.6465
PCI_CLK                    0.2128       0.0218            0       0.0000       0.0000           28      99.3703     114.1107
                          -0.0447      -0.2126           +0      +0.0000      +0.0000          +11     +14.2321     +14.2321
ate_clk                    0.2559       0.0443            0       0.0000       0.0000          226     974.3881    1139.3275
                          -0.0318      -0.1915           +0      +0.0000      +0.0000          +46     -37.1050     -38.8840
 Clock cells info: buffer count: 895, buffer area: 3813.43, cell count: 104, cell area: 582.24
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 54.97 sec, cpu time is 0 hr : 0 min : 55.91 sec. (CTS-104)
Information: The run time for balance multiple source clocks is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Wed May 24 21:40:07 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4319       0.2093            0       0.0000       0.0000          126     508.7963     646.2882
                                                                                                                            
SDRAM_CLK                  1.2164       0.1660            0       0.0000       0.0000           92     422.8956     444.2437
                                                                                                                            
PCI_CLK                    0.9828       0.0545            0       0.0000       0.0000           28      99.3703     114.1107
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3101       0.0372            0       0.0000       0.0000          126     508.7963     646.2882
                                                                                                                            
SDRAM_CLK                  0.2314       0.0204            0       0.0000       0.0000           92     422.8956     444.2437
                                                                                                                            
PCI_CLK                    0.2128       0.0218            0       0.0000       0.0000           28      99.3703     114.1107
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4319       0.2093            0       0.0000       0.0000          126     508.7963     646.2882
                                                                                                                            
SDRAM_CLK                  1.2164       0.1660            0       0.0000       0.0000           92     422.8956     444.2437
                                                                                                                            
PCI_CLK                    0.9828       0.0545            0       0.0000       0.0000           28      99.3703     114.1107
                                                                                                                            
ate_clk                    1.2279       0.1807            0       0.0000       0.0000          226     974.3881    1139.3275
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3101       0.0372            0       0.0000       0.0000          126     508.7963     646.2882
                                                                                                                            
SDRAM_CLK                  0.2314       0.0204            0       0.0000       0.0000           92     422.8956     444.2437
                                                                                                                            
PCI_CLK                    0.2128       0.0218            0       0.0000       0.0000           28      99.3703     114.1107
                                                                                                                            
ate_clk                    0.2559       0.0443            0       0.0000       0.0000          226     974.3881    1139.3275
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.2093; ID = 1.4319; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 126; ClockBufArea = 508.7963; ClockCellArea = 646.2882; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0372; ID = 0.3101; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 126; ClockBufArea = 508.7963; ClockCellArea = 646.2882; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.2093; ID = 1.4319; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 126; ClockBufArea = 508.7963; ClockCellArea = 646.2882; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0372; ID = 0.3101; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 126; ClockBufArea = 508.7963; ClockCellArea = 646.2882; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1660; ID = 1.2164; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 430.7741; ClockCellArea = 452.1222; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0204; ID = 0.2314; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 430.7741; ClockCellArea = 452.1222; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1660; ID = 1.2164; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 430.7741; ClockCellArea = 452.1222; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0204; ID = 0.2314; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 430.7741; ClockCellArea = 452.1222; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0545; ID = 0.9828; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 99.3703; ClockCellArea = 114.1107; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0218; ID = 0.2128; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 99.3703; ClockCellArea = 114.1107; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0545; ID = 0.9828; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 99.3703; ClockCellArea = 114.1107; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0218; ID = 0.2128; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 28; ClockBufArea = 99.3703; ClockCellArea = 114.1107; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1807; ID = 1.2279; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 982.2665; ClockCellArea = 1147.2061; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0443; ID = 0.2559; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 229; ClockBufArea = 982.2665; ClockCellArea = 1147.2061; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.22 sec.
Finished Final DRC Fixing at Wed May 24 21:40:08 2023 (elapsed: 0:00:01)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4319       0.2093            0       0.0000       0.0000          126     508.7963     646.2882
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2164       0.1660            0       0.0000       0.0000           92     422.8956     444.2437
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9828       0.0545            0       0.0000       0.0000           28      99.3703     114.1107
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3101       0.0372            0       0.0000       0.0000          126     508.7963     646.2882
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2314       0.0204            0       0.0000       0.0000           92     422.8956     444.2437
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2128       0.0218            0       0.0000       0.0000           28      99.3703     114.1107
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4319       0.2093            0       0.0000       0.0000          126     508.7963     646.2882
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2164       0.1660            0       0.0000       0.0000           92     422.8956     444.2437
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9828       0.0545            0       0.0000       0.0000           28      99.3703     114.1107
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    1.2279       0.1807            0       0.0000       0.0000          226     974.3881    1139.3275
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3101       0.0372            0       0.0000       0.0000          126     508.7963     646.2882
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2314       0.0204            0       0.0000       0.0000           92     422.8956     444.2437
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2128       0.0218            0       0.0000       0.0000           28      99.3703     114.1107
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    0.2559       0.0443            0       0.0000       0.0000          226     974.3881    1139.3275
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 2.09 sec, cpu time is 0 hr : 0 min : 2.09 sec. (CTS-104)
All together, ran incremental ZGR 1210 time(s) for 2262 net(s) and restoring ZGR invoked 584 time(s) for 1127 net(s)
There are 109 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 10308
NPLDRC Place Cache: hit rate  90.0%  (10308 / 102835)
NPLDRC Access Cache: unique cache elements 12081
NPLDRC Access Cache: hit rate  88.3%  (12081 / 103015)
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 285 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48498        Yes DEFAULT_VA
      105360         2031        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (215 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (504 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50529
number of references:               285
number of site rows:                478
number of locations attempted:   982107
number of locations failed:      213687  (21.8%)

Legality of references at locations:
218 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7234     104326     20874 ( 20.0%)      65839     17040 ( 25.9%)  AO22X1_HVT
  3631      54523     10812 ( 19.8%)      33054      8739 ( 26.4%)  AO22X1_LVT
  3462      53985     10050 ( 18.6%)      32367      7802 ( 24.1%)  OR2X1_HVT
  2191      35099      6124 ( 17.4%)      19752      4628 ( 23.4%)  AND2X1_HVT
  1333      21711      6294 ( 29.0%)      13314      4440 ( 33.3%)  FADDX1_LVT
  1746      28729      5472 ( 19.0%)      16647      4314 ( 25.9%)  AND2X1_LVT
  2104      32257      4258 ( 13.2%)      18166      3034 ( 16.7%)  NAND2X0_LVT
  2075      30739      3789 ( 12.3%)      17843      2617 ( 14.7%)  INVX1_HVT
   655      10693      2822 ( 26.4%)       6600      2098 ( 31.8%)  FADDX1_HVT
   919      14971      2529 ( 16.9%)       8287      1909 ( 23.0%)  OR2X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AOI21X2_RVT
     1         24        16 ( 66.7%)         24        16 ( 66.7%)  OAI222X1_RVT
     1         32        16 ( 50.0%)         16        16 (100.0%)  AOI221X1_HVT
     1         24        15 ( 62.5%)         24        16 ( 66.7%)  OA221X2_HVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  AND4X2_HVT
     2         26        16 ( 61.5%)         26        16 ( 61.5%)  AOI222X2_HVT
     1         24        12 ( 50.0%)         16        11 ( 68.8%)  OAI21X2_HVT
     6        128        61 ( 47.7%)         56        44 ( 78.6%)  OAI21X1_HVT
     2         32        13 ( 40.6%)          8         8 (100.0%)  AND2X2_RVT
     5         48        21 ( 43.8%)         21        15 ( 71.4%)  AO222X2_HVT

Legality of references in rows:
9 references had row failures.
Worst 9 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX8_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       40871 (409997 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.158 um ( 0.09 row height)
rms weighted cell displacement:   0.158 um ( 0.09 row height)
max cell displacement:            5.294 um ( 3.17 row height)
avg cell displacement:            0.015 um ( 0.01 row height)
avg weighted cell displacement:   0.015 um ( 0.01 row height)
number of cells moved:              501
number of large displacements:        2
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/ZBUF_57_inst_22772 (NBUFFX8_LVT)
  Input location: (598.848,11.672)
  Legal location: (594.744,15.016)
  Displacement:   5.294 um ( 3.17 row height)
Cell: I_SDRAM_TOP/ZBUF_48_inst_23218 (NBUFFX8_LVT)
  Input location: (600.976,15.016)
  Legal location: (600.824,20.032)
  Displacement:   5.018 um ( 3.00 row height)
Cell: I_PCI_TOP/U7399 (NAND2X2_HVT)
  Input location: (462.656,10)
  Legal location: (465.392,13.344)
  Displacement:   4.321 um ( 2.58 row height)
Cell: I_SDRAM_TOP/ZBUF_65_inst_22771 (NBUFFX8_LVT)
  Input location: (599.456,10)
  Legal location: (603.408,10)
  Displacement:   3.952 um ( 2.36 row height)
Cell: occ_int2/U_clk_control_i_2/U14 (INVX2_HVT)
  Input location: (456.12,10)
  Legal location: (459.768,10)
  Displacement:   3.648 um ( 2.18 row height)
Cell: I_SDRAM_TOP/ZBUF_57_inst_22775 (NBUFFX8_LVT)
  Input location: (593.376,11.672)
  Legal location: (592.464,15.016)
  Displacement:   3.466 um ( 2.07 row height)
Cell: occ_int2/U_clk_control_i_2/U_cycle_ctr_i/U10 (AND2X1_HVT)
  Input location: (460.68,13.344)
  Legal location: (461.44,16.688)
  Displacement:   3.429 um ( 2.05 row height)
Cell: I_PCI_TOP/ZBUF_2_inst_22888 (NBUFFX4_LVT)
  Input location: (590.792,10)
  Legal location: (590.944,13.344)
  Displacement:   3.347 um ( 2.00 row height)
Cell: I_PCI_TOP/U7398 (NAND2X2_HVT)
  Input location: (460.984,10)
  Legal location: (460.984,13.344)
  Displacement:   3.344 um ( 2.00 row height)
Cell: I_BLENDER_0/U7571 (AO22X1_HVT)
  Input location: (424.2,324.336)
  Legal location: (426.936,322.664)
  Displacement:   3.206 um ( 1.92 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 189614
NPLDRC Place Cache: hit rate  74.6%  (189614 / 747824)
NPLDRC Access Cache: unique cache elements 233610
NPLDRC Access Cache: hit rate  68.8%  (233610 / 748266)
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 8 min : 27.14 sec, cpu time is 0 hr : 8 min : 35.54 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 310 flat clock tree nets.
There are 376 non-sink instances (total area 1463.87) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 273 buffers and 0 inverters (total area 1089.77).
142 buffers/inverters were inserted below 18 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:11:45.53u 00:00:11.57s 00:11:45.84e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 0.8200 seconds to load 50529 cell instances into cellmap
Moveable cells: 46002; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9604, cell height 1.6733, cell area 3.2810 for total 46311 placed and application fixed cells
Information: Current block utilization is '0.26960', effective utilization is '0.28059'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48945, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 48945, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 709. (TIM-112)

    Scenario func_worst  WNS = 5.126823, TNS = 9.644789, NVP = 42
    Scenario test_worst  WNS = 0.544333, TNS = 0.544333, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:24:58     5.127    10.189 3.891e+05    18.889  1192.154      2640      5132         0     0.000      2520 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2023-05-24 21:48:54 / Session: 1.42 hr / Command: 0.21 hr / Memory: 2520 MB (FLW-8100)


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2023-05-24 21:48:54 / Session: 1.42 hr / Command: 0.21 hr / Memory: 2520 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2023-05-24 21:48:54 / Session: 1.42 hr / Command: 0.21 hr / Memory: 2520 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2023-05-24 21:48:54 / Session: 1.42 hr / Command: 0.21 hr / Memory: 2520 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   78  Alloctr   79  Proc 4345 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   89  Alloctr   90  Proc 4345 
Net statistics:
Total number of nets     = 48978
Number of nets to route  = 313
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 126
Number of nets with min-layer-mode soft-cost-medium = 126
Number of nets with max-layer-mode hard = 126
314 nets are fully connected,
 of which 1 are detail routed and 313 are global routed.
126 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  110  Alloctr  111  Proc 4345 
Average gCell capacity  4.96     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.73     on layer (3)    M3
Average gCell capacity  3.79     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion map] Total (MB): Used  140  Alloctr  142  Proc 4345 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   58  Alloctr   59  Proc    0 
[End of Build Data] Total (MB): Used  140  Alloctr  142  Proc 4345 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  140  Alloctr  142  Proc 4345 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Initial Routing] Total (MB): Used  316  Alloctr  318  Proc 4409 
Initial. Routing result:
Initial. Both Dirs: Overflow =    63 Max = 2 GRCs =   334 (0.06%)
Initial. H routing: Overflow =    61 Max = 2 (GRCs =   2) GRCs =   331 (0.11%)
Initial. V routing: Overflow =     2 Max = 2 (GRCs =   1) GRCs =     3 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max = 2 (GRCs =   1) GRCs =     3 (0.00%)
Initial. M3         Overflow =    25 Max = 2 (GRCs =   2) GRCs =    41 (0.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    34 Max = 1 (GRCs = 287) GRCs =   287 (0.10%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    35 Max =  1 GRCs =   290 (0.17%)
Initial. H routing: Overflow =    35 Max =  1 (GRCs = 290) GRCs =   290 (0.33%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    34 Max =  1 (GRCs = 287) GRCs =   287 (0.33%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 51785.17
Initial. Layer M1 wire length = 4.74
Initial. Layer M2 wire length = 8.54
Initial. Layer M3 wire length = 22056.89
Initial. Layer M4 wire length = 23931.90
Initial. Layer M5 wire length = 3753.68
Initial. Layer M6 wire length = 1520.30
Initial. Layer M7 wire length = 509.11
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 19161
Initial. Via VIA12SQ_C count = 5766
Initial. Via VIA23SQ_C count = 5768
Initial. Via VIA34SQ_C count = 7169
Initial. Via VIA45SQ_C count = 338
Initial. Via VIA56SQ_C count = 102
Initial. Via VIA67SQ_C count = 18
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  316  Alloctr  318  Proc 4409 
phase1. Routing result:
phase1. Both Dirs: Overflow =    41 Max = 2 GRCs =   291 (0.05%)
phase1. H routing: Overflow =    38 Max = 1 (GRCs = 288) GRCs =   288 (0.10%)
phase1. V routing: Overflow =     2 Max = 2 (GRCs =   1) GRCs =     3 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     2 Max = 2 (GRCs =   1) GRCs =     3 (0.00%)
phase1. M3         Overflow =     5 Max = 1 (GRCs =  11) GRCs =    11 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    33 Max = 1 (GRCs = 276) GRCs =   276 (0.09%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    33 Max =  1 GRCs =   278 (0.16%)
phase1. H routing: Overflow =    33 Max =  1 (GRCs = 278) GRCs =   278 (0.32%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    33 Max =  1 (GRCs = 276) GRCs =   276 (0.32%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 51779.37
phase1. Layer M1 wire length = 4.74
phase1. Layer M2 wire length = 48.99
phase1. Layer M3 wire length = 22068.87
phase1. Layer M4 wire length = 23915.48
phase1. Layer M5 wire length = 3785.28
phase1. Layer M6 wire length = 1499.23
phase1. Layer M7 wire length = 456.78
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 19143
phase1. Via VIA12SQ_C count = 5767
phase1. Via VIA23SQ_C count = 5769
phase1. Via VIA34SQ_C count = 7160
phase1. Via VIA45SQ_C count = 332
phase1. Via VIA56SQ_C count = 99
phase1. Via VIA67SQ_C count = 16
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  315  Alloctr  317  Proc 4409 
phase2. Routing result:
phase2. Both Dirs: Overflow =     6 Max = 2 GRCs =     8 (0.00%)
phase2. H routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase2. M3         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 51763.86
phase2. Layer M1 wire length = 4.74
phase2. Layer M2 wire length = 50.66
phase2. Layer M3 wire length = 22068.87
phase2. Layer M4 wire length = 23913.80
phase2. Layer M5 wire length = 3814.07
phase2. Layer M6 wire length = 1479.00
phase2. Layer M7 wire length = 432.72
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 19133
phase2. Via VIA12SQ_C count = 5767
phase2. Via VIA23SQ_C count = 5769
phase2. Via VIA34SQ_C count = 7160
phase2. Via VIA45SQ_C count = 333
phase2. Via VIA56SQ_C count = 92
phase2. Via VIA67SQ_C count = 12
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  315  Alloctr  317  Proc 4409 
phase3. Routing result:
phase3. Both Dirs: Overflow =     5 Max = 2 GRCs =     7 (0.00%)
phase3. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase3. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 51766.20
phase3. Layer M1 wire length = 4.74
phase3. Layer M2 wire length = 50.66
phase3. Layer M3 wire length = 22068.87
phase3. Layer M4 wire length = 23916.14
phase3. Layer M5 wire length = 3814.07
phase3. Layer M6 wire length = 1479.00
phase3. Layer M7 wire length = 432.72
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 19131
phase3. Via VIA12SQ_C count = 5767
phase3. Via VIA23SQ_C count = 5768
phase3. Via VIA34SQ_C count = 7159
phase3. Via VIA45SQ_C count = 333
phase3. Via VIA56SQ_C count = 92
phase3. Via VIA67SQ_C count = 12
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  233  Alloctr  234  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  315  Alloctr  317  Proc 4409 

Congestion utilization per direction:
Average vertical track utilization   =  0.61 %
Peak    vertical track utilization   = 72.73 %
Average horizontal track utilization =  0.65 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -26  Alloctr  -28  Proc    0 
[GR: Done] Total (MB): Used  292  Alloctr  294  Proc 4409 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  214  Alloctr  214  Proc   64 
[GR: Done] Total (MB): Used  292  Alloctr  294  Proc 4409 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc   64 
[End of Global Routing] Total (MB): Used  112  Alloctr  113  Proc 4409 

Start track assignment

Warning: Found 3 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   87  Alloctr   88  Proc 4409 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3387 of 21451


[Track Assign: Iteration 0] Elapsed real time: 0:00:02 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   91  Alloctr   92  Proc 4409 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:05 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   91  Alloctr   92  Proc 4409 

Number of wires with overlap after iteration 1 = 1607 of 18842


Wire length and via report:
---------------------------
Number of M1 wires: 246                   : 0
Number of M2 wires: 5576                 VIA12SQ_C: 5829
Number of M3 wires: 7580                 VIA23SQ_C: 5850
Number of M4 wires: 5111                 VIA34SQ_C: 7332
Number of M5 wires: 247                  VIA45SQ_C: 380
Number of M6 wires: 76           VIA56SQ_C: 88
Number of M7 wires: 6            VIA67SQ_C: 12
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 18842             vias: 19491

Total M1 wire length: 73.7
Total M2 wire length: 1637.5
Total M3 wire length: 22817.6
Total M4 wire length: 22779.7
Total M5 wire length: 3798.4
Total M6 wire length: 1471.0
Total M7 wire length: 436.5
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 53014.4

Longest M1 wire length: 2.2
Longest M2 wire length: 2.8
Longest M3 wire length: 308.6
Longest M4 wire length: 256.9
Longest M5 wire length: 280.0
Longest M6 wire length: 192.7
Longest M7 wire length: 133.2
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:05 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    5  Alloctr    6  Proc    0 
[Track Assign: Done] Total (MB): Used   81  Alloctr   83  Proc 4409 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   93  Alloctr   95  Proc 4409 
Total number of nets = 48978, of which 0 are not extracted
Total number of open nets = 48634, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  6/3050 Partitions, Violations = 0
Routed  15/3050 Partitions, Violations =        0
Routed  31/3050 Partitions, Violations =        0
Routed  48/3050 Partitions, Violations =        0
Routed  61/3050 Partitions, Violations =        0
Routed  75/3050 Partitions, Violations =        0
Routed  90/3050 Partitions, Violations =        0
Routed  105/3050 Partitions, Violations =       1
Routed  120/3050 Partitions, Violations =       0
Routed  135/3050 Partitions, Violations =       0
Routed  152/3050 Partitions, Violations =       0
Routed  167/3050 Partitions, Violations =       0
Routed  180/3050 Partitions, Violations =       0
Routed  198/3050 Partitions, Violations =       0
Routed  210/3050 Partitions, Violations =       0
Routed  230/3050 Partitions, Violations =       0
Routed  240/3050 Partitions, Violations =       0
Routed  255/3050 Partitions, Violations =       0
Routed  276/3050 Partitions, Violations =       1
Routed  285/3050 Partitions, Violations =       0
Routed  301/3050 Partitions, Violations =       0
Routed  315/3050 Partitions, Violations =       0
Routed  330/3050 Partitions, Violations =       0
Routed  346/3050 Partitions, Violations =       3
Routed  360/3050 Partitions, Violations =       7
Routed  379/3050 Partitions, Violations =       5
Routed  390/3050 Partitions, Violations =       6
Routed  407/3050 Partitions, Violations =       7
Routed  420/3050 Partitions, Violations =       5
Routed  436/3050 Partitions, Violations =       4
Routed  450/3050 Partitions, Violations =       15
Routed  466/3050 Partitions, Violations =       15
Routed  480/3050 Partitions, Violations =       7
Routed  497/3050 Partitions, Violations =       7
Routed  510/3050 Partitions, Violations =       8
Routed  529/3050 Partitions, Violations =       9
Routed  540/3050 Partitions, Violations =       8
Routed  562/3050 Partitions, Violations =       10
Routed  570/3050 Partitions, Violations =       12
Routed  585/3050 Partitions, Violations =       12
Routed  600/3050 Partitions, Violations =       10
Routed  615/3050 Partitions, Violations =       7
Routed  631/3050 Partitions, Violations =       9
Routed  646/3050 Partitions, Violations =       13
Routed  667/3050 Partitions, Violations =       12
Routed  675/3050 Partitions, Violations =       10
Routed  690/3050 Partitions, Violations =       10
Routed  705/3050 Partitions, Violations =       12
Routed  720/3050 Partitions, Violations =       13
Routed  742/3050 Partitions, Violations =       13
Routed  750/3050 Partitions, Violations =       17
Routed  765/3050 Partitions, Violations =       20
Routed  781/3050 Partitions, Violations =       19
Routed  795/3050 Partitions, Violations =       15
Routed  811/3050 Partitions, Violations =       15
Routed  825/3050 Partitions, Violations =       15
Routed  840/3050 Partitions, Violations =       19
Routed  862/3050 Partitions, Violations =       18
Routed  870/3050 Partitions, Violations =       15
Routed  885/3050 Partitions, Violations =       14
Routed  904/3050 Partitions, Violations =       21
Routed  915/3050 Partitions, Violations =       19
Routed  930/3050 Partitions, Violations =       15
Routed  947/3050 Partitions, Violations =       15
Routed  960/3050 Partitions, Violations =       19
Routed  976/3050 Partitions, Violations =       19
Routed  991/3050 Partitions, Violations =       19
Routed  1005/3050 Partitions, Violations =      17
Routed  1021/3050 Partitions, Violations =      15
Routed  1037/3050 Partitions, Violations =      15
Routed  1050/3050 Partitions, Violations =      13
Routed  1067/3050 Partitions, Violations =      12
Routed  1083/3050 Partitions, Violations =      18
Routed  1095/3050 Partitions, Violations =      18
Routed  1114/3050 Partitions, Violations =      23
Routed  1130/3050 Partitions, Violations =      17
Routed  1140/3050 Partitions, Violations =      19
Routed  1155/3050 Partitions, Violations =      14
Routed  1178/3050 Partitions, Violations =      14
Routed  1185/3050 Partitions, Violations =      12
Routed  1200/3050 Partitions, Violations =      15
Routed  1215/3050 Partitions, Violations =      15
Routed  1231/3050 Partitions, Violations =      15
Routed  1245/3050 Partitions, Violations =      14
Routed  1264/3050 Partitions, Violations =      14
Routed  1277/3050 Partitions, Violations =      14
Routed  1290/3050 Partitions, Violations =      16
Routed  1315/3050 Partitions, Violations =      20
Routed  1327/3050 Partitions, Violations =      20
Routed  1335/3050 Partitions, Violations =      20
Routed  1350/3050 Partitions, Violations =      23
Routed  1377/3050 Partitions, Violations =      23
Routed  1382/3050 Partitions, Violations =      23
Routed  1395/3050 Partitions, Violations =      21
Routed  1427/3050 Partitions, Violations =      17
Routed  1432/3050 Partitions, Violations =      17
Routed  1440/3050 Partitions, Violations =      18
Routed  1477/3050 Partitions, Violations =      18
Routed  1478/3050 Partitions, Violations =      18
Routed  1487/3050 Partitions, Violations =      18
Routed  1500/3050 Partitions, Violations =      17
Routed  1527/3050 Partitions, Violations =      17
Routed  1530/3050 Partitions, Violations =      17
Routed  1545/3050 Partitions, Violations =      15
Routed  1577/3050 Partitions, Violations =      15
Routed  1580/3050 Partitions, Violations =      15
Routed  1590/3050 Partitions, Violations =      17
Routed  1627/3050 Partitions, Violations =      22
Routed  1631/3050 Partitions, Violations =      22
Routed  1638/3050 Partitions, Violations =      22
Routed  1650/3050 Partitions, Violations =      24
Routed  1677/3050 Partitions, Violations =      22
Routed  1682/3050 Partitions, Violations =      22
Routed  1695/3050 Partitions, Violations =      23
Routed  1727/3050 Partitions, Violations =      28
Routed  1732/3050 Partitions, Violations =      28
Routed  1740/3050 Partitions, Violations =      30
Routed  1777/3050 Partitions, Violations =      25
Routed  1782/3050 Partitions, Violations =      25
Routed  1785/3050 Partitions, Violations =      25
Routed  1800/3050 Partitions, Violations =      26
Routed  1826/3050 Partitions, Violations =      28
Routed  1831/3050 Partitions, Violations =      28
Routed  1845/3050 Partitions, Violations =      28
Routed  1875/3050 Partitions, Violations =      25
Routed  1879/3050 Partitions, Violations =      25
Routed  1890/3050 Partitions, Violations =      25
Routed  1926/3050 Partitions, Violations =      25
Routed  1927/3050 Partitions, Violations =      25
Routed  1935/3050 Partitions, Violations =      25
Routed  1950/3050 Partitions, Violations =      25
Routed  1972/3050 Partitions, Violations =      25
Routed  1981/3050 Partitions, Violations =      27
Routed  1995/3050 Partitions, Violations =      27
Routed  2017/3050 Partitions, Violations =      27
Routed  2025/3050 Partitions, Violations =      25
Routed  2040/3050 Partitions, Violations =      25
Routed  2061/3050 Partitions, Violations =      25
Routed  2070/3050 Partitions, Violations =      25
Routed  2085/3050 Partitions, Violations =      29
Routed  2105/3050 Partitions, Violations =      29
Routed  2117/3050 Partitions, Violations =      29
Routed  2148/3050 Partitions, Violations =      25
Routed  2153/3050 Partitions, Violations =      25
Routed  2160/3050 Partitions, Violations =      25
Routed  2195/3050 Partitions, Violations =      25
Routed  2196/3050 Partitions, Violations =      25
Routed  2205/3050 Partitions, Violations =      25
Routed  2236/3050 Partitions, Violations =      25
Routed  2239/3050 Partitions, Violations =      25
Routed  2250/3050 Partitions, Violations =      25
Routed  2275/3050 Partitions, Violations =      26
Routed  2280/3050 Partitions, Violations =      26
Routed  2295/3050 Partitions, Violations =      25
Routed  2314/3050 Partitions, Violations =      25
Routed  2325/3050 Partitions, Violations =      25
Routed  2354/3050 Partitions, Violations =      25
Routed  2355/3050 Partitions, Violations =      25
Routed  2372/3050 Partitions, Violations =      25
Routed  2390/3050 Partitions, Violations =      25
Routed  2400/3050 Partitions, Violations =      25
Routed  2425/3050 Partitions, Violations =      25
Routed  2433/3050 Partitions, Violations =      25
Routed  2445/3050 Partitions, Violations =      25
Routed  2460/3050 Partitions, Violations =      25
Routed  2475/3050 Partitions, Violations =      27
Routed  2497/3050 Partitions, Violations =      27
Routed  2506/3050 Partitions, Violations =      27
Routed  2529/3050 Partitions, Violations =      25
Routed  2535/3050 Partitions, Violations =      25
Routed  2560/3050 Partitions, Violations =      25
Routed  2565/3050 Partitions, Violations =      25
Routed  2590/3050 Partitions, Violations =      25
Routed  2595/3050 Partitions, Violations =      25
Routed  2620/3050 Partitions, Violations =      25
Routed  2625/3050 Partitions, Violations =      25
Routed  2652/3050 Partitions, Violations =      26
Routed  2657/3050 Partitions, Violations =      26
Routed  2679/3050 Partitions, Violations =      25
Routed  2685/3050 Partitions, Violations =      25
Routed  2705/3050 Partitions, Violations =      25
Routed  2730/3050 Partitions, Violations =      25
Routed  2731/3050 Partitions, Violations =      25
Routed  2755/3050 Partitions, Violations =      25
Routed  2763/3050 Partitions, Violations =      25
Routed  2781/3050 Partitions, Violations =      25
Routed  2803/3050 Partitions, Violations =      25
Routed  2805/3050 Partitions, Violations =      25
Routed  2824/3050 Partitions, Violations =      25
Routed  2845/3050 Partitions, Violations =      26
Routed  2865/3050 Partitions, Violations =      25
Routed  2868/3050 Partitions, Violations =      25
Routed  2886/3050 Partitions, Violations =      25
Routed  2903/3050 Partitions, Violations =      25
Routed  2919/3050 Partitions, Violations =      25
Routed  2935/3050 Partitions, Violations =      25

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      25
        Diff net spacing : 6
        Diff net var rule spacing : 8
        Less than minimum area : 1
        Same net spacing : 6
        Short : 4

[Iter 0] Elapsed real time: 0:00:23 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[Iter 0] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 0] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/14 Partitions, Violations =   23
Routed  2/14 Partitions, Violations =   19
Routed  3/14 Partitions, Violations =   16
Routed  4/14 Partitions, Violations =   14
Routed  5/14 Partitions, Violations =   13
Routed  6/14 Partitions, Violations =   13
Routed  7/14 Partitions, Violations =   12
Routed  8/14 Partitions, Violations =   11
Routed  9/14 Partitions, Violations =   10
Routed  10/14 Partitions, Violations =  8
Routed  11/14 Partitions, Violations =  7
Routed  12/14 Partitions, Violations =  6
Routed  13/14 Partitions, Violations =  5
Routed  14/14 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2

[Iter 1] Elapsed real time: 0:00:23 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[Iter 1] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 1] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:23 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[Iter 2] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 2] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:23 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[Iter 3] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 3] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:23 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[Iter 4] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 4] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 5] Elapsed real time: 0:00:24 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Iter 5] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 5] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 6] Elapsed real time: 0:00:24 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Iter 6] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 6] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 7] Elapsed real time: 0:00:24 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Iter 7] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 7] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 8] Elapsed real time: 0:00:24 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:25
[Iter 8] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 8] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:24 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:25
[Iter 9] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 9] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 10] Elapsed real time: 0:00:25 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[Iter 10] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 10] Total (MB): Used  115  Alloctr  117  Proc 4409 

End DR iteration 10 with 1 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:25 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   84  Alloctr   86  Proc 4409 
[DR: Done] Elapsed real time: 0:00:25 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   84  Alloctr   86  Proc 4409 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 18 aligned/redundant DRCs. (ZRT-305)

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    53228 micron
Total Number of Contacts =             18709
Total Number of Wires =                18409
Total Number of PtConns =              5131
Total Number of Routed Wires =       18409
Total Routed Wire Length =           52813 micron
Total Number of Routed Contacts =       18709
        Layer             M1 :         23 micron
        Layer             M2 :       2138 micron
        Layer             M3 :      22959 micron
        Layer             M4 :      22464 micron
        Layer             M5 :       3747 micron
        Layer             M6 :       1462 micron
        Layer             M7 :        437 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         12
        Via        VIA56SQ_C :         88
        Via        VIA45SQ_C :         60
        Via   VIA45SQ_C(rot) :        294
        Via        VIA34SQ_C :       6755
        Via        VIA23SQ_C :          5
        Via   VIA23SQ_C(rot) :       5734
        Via        VIA12SQ_C :       5522
        Via   VIA12SQ_C(rot) :        239

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18709 vias)
 
    Layer VIA1       =  0.00% (0      / 5761    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5761    vias)
    Layer VIA2       =  0.00% (0      / 5739    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5739    vias)
    Layer VIA3       =  0.00% (0      / 6755    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6755    vias)
    Layer VIA4       =  0.00% (0      / 354     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (354     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 18709 vias)
 
    Layer VIA1       =  0.00% (0      / 5761    vias)
    Layer VIA2       =  0.00% (0      / 5739    vias)
    Layer VIA3       =  0.00% (0      / 6755    vias)
    Layer VIA4       =  0.00% (0      / 354     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18709 vias)
 
    Layer VIA1       =  0.00% (0      / 5761    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5761    vias)
    Layer VIA2       =  0.00% (0      / 5739    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5739    vias)
    Layer VIA3       =  0.00% (0      / 6755    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6755    vias)
    Layer VIA4       =  0.00% (0      / 354     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (354     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 

Total number of nets = 48978
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 12 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48948 nets, 0 global routed, 313 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101926 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48945, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 380, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 13. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.8992  0.8992  0.9871  0.9871   Cmax
PCI_CLK      Yes     0.2068  0.2068  0.2230  0.2230   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.1451  1.1451  1.2414  1.2414   Cmax
SYS_2x_CLK   Yes     0.3015  0.3015  0.3214  0.3214   Cmin
SYS_CLK      Yes     0.9938  0.9938  1.0924  1.0924   Cmax
SYS_CLK      Yes     0.2257  0.2257  0.2428  0.2428   Cmin
SDRAM_CLK    Yes     0.9794  1.0961  1.0652  1.1790   Cmax
SDRAM_CLK    Yes     0.2169  0.2152  0.2326  0.2337   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin

Mode:test             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.8992  0.8992  0.9871  0.9871   Cmax
PCI_CLK      Yes     0.2068  0.2068  0.2230  0.2230   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.1463  1.1463  1.2418  1.2418   Cmax
SYS_2x_CLK   Yes     0.3035  0.3035  0.3234  0.3234   Cmin
SYS_CLK      Yes     0.9957  0.9957  1.0773  1.0773   Cmax
SYS_CLK      Yes     0.2323  0.2323  0.2478  0.2478   Cmin
SDRAM_CLK    Yes     1.0078  1.1264  1.1187  1.2154   Cmax
SDRAM_CLK    Yes     0.2196  0.2200  0.2375  0.2407   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin
ate_clk      Yes     1.0034  1.0709  1.0879  1.1404   Cmax
ate_clk      Yes     0.2306  0.2140  0.2472  0.2275   Cmin

Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2023-05-24 21:49:38 / Session: 1.43 hr / Command: 0.22 hr / Memory: 2584 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2023-05-24 21:49:38 / Session: 1.43 hr / Command: 0.22 hr / Memory: 2584 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2023-05-24 21:49:39 / Session: 1.43 hr / Command: 0.22 hr / Memory: 2584 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:cts2.design'. (DES-028)
######## FINISHING CTS #################
######## STARTING POST-CTS OPT #################
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2023-05-24 21:50:04 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2584 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48948 nets, 0 global routed, 313 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2023-05-24 21:50:07 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2584 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48948 nets, 0 global routed, 313 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101926 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48945, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 48945, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 709. (TIM-112)
Clock-opt command begin                   CPU:  5182 s (  1.44 hr )  ELAPSE:  5192 s (  1.44 hr )  MEM-PEAK:  2584 MB
INFO: Removed 0 routing shapes from 50465 signal nets.

Clock-opt timing update complete          CPU:  5182 s (  1.44 hr )  ELAPSE:  5192 s (  1.44 hr )  MEM-PEAK:  2584 MB

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.2433     4.0481        -          -      -
    1  10   5.1373     5.5311        -          -      -
    1  11   0.0289     0.0289        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.1075     6.2491     64
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.5562     0.5562        -          -      -
    3  10   0.0000     0.0000        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   5.1373     9.6080   9.6080     46        -          -      -       80    18.9241      108  408352928
    2   *        -          -        -      -   0.1075     6.2491     64        2     0.2518       28 298051502080
    3   *   0.5562     0.5562   0.5562      1        -          -      -       15     5.9714      108  411705024
    4   *        -          -        -      -   0.0000     0.0000      0        2     0.2518       28 331034525696
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   5.1373    10.1643  10.1643     47   0.1075     6.2491     64       80    18.9241      112 331034525696    383177.50      45947
--------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    5.1373    10.1643  10.1643     47   0.1075     6.2491     64       80      112 331034525696    383177.50      45947
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Clock-opt initialization complete         CPU:  5215 s (  1.45 hr )  ELAPSE:  5225 s (  1.45 hr )  MEM-PEAK:  2584 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.8100 seconds to load 50529 cell instances into cellmap
Moveable cells: 46002; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
0 out of 48665 data nets is detail routed, 313 out of 313 clock nets are detail routed and total 48978 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9604, cell height 1.6733, cell area 3.2810 for total 46311 placed and application fixed cells

Running post-clock optimization step.
Turning on CRPR.

Information: Starting clock_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-24 21:51:03 / Session: 1.45 hr / Command: 0.02 hr / Memory: 2584 MB (FLW-8100)

Clock-opt optimization Phase 5 Iter  1         10.16       10.16      6.25       191       0.383  331034525696.00       45947            1.45      2584

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 69249, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 69249, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 709. (TIM-112)
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 47830
DFT: post-opt wirelength: 41441
DFT: post-opt wirelength difference: -6388 (ratio: -13.356420 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48842, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 48842, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 709. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.8000 seconds to load 50426 cell instances into cellmap
Moveable cells: 45899; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
0 out of 48565 data nets is detail routed, 313 out of 313 clock nets are detail routed and total 48878 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9616, cell height 1.6733, cell area 3.2830 for total 46208 placed and application fixed cells
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.7800 seconds to load 50426 cell instances into cellmap
Moveable cells: 45899; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
0 out of 48565 data nets is detail routed, 313 out of 313 clock nets are detail routed and total 48878 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9616, cell height 1.6733, cell area 3.2830 for total 46208 placed and application fixed cells
Clock-opt optimization Phase 6 Iter  1         10.16       10.16      6.25       191       0.383  330613522432.00       45844            1.47      2584
Clock-opt optimization Phase 6 Iter  2         10.16       10.16      6.25       191       0.383  330613522432.00       45844            1.47      2584
Clock-opt optimization Phase 6 Iter  3         10.16       10.16      6.25       191       0.383  330613522432.00       45844            1.48      2584
Clock-opt optimization Phase 6 Iter  4         10.16       10.16      6.25       191       0.383  330613522432.00       45844            1.48      2584

Information: Ending clock_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-05-24 21:52:43 / Session: 1.48 hr / Command: 0.04 hr / Memory: 2584 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-24 21:52:45 / Session: 1.48 hr / Command: 0.04 hr / Memory: 2584 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          5.12        5.12      6.25        66       0.384  330707009536.00       46071            1.48      2584
Running post-clock timing-driven placement.
Information: Current block utilization is '0.27040', effective utilization is '0.28131'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.27040', effective utilization is '0.28131'. (OPT-055)
chip utilization before DTDP: 0.28

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Snapped 46126 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4409 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:05 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Read DB] Stage (MB): Used   75  Alloctr   75  Proc    0 
[End of Read DB] Total (MB): Used   82  Alloctr   83  Proc 4409 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr   91  Proc 4409 
Net statistics:
Total number of nets     = 49102
Number of nets to route  = 48725
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 126
Number of nets with min-layer-mode soft-cost-medium = 126
Number of nets with max-layer-mode hard = 126
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
347 nets are fully connected,
 of which 347 are detail routed and 0 are global routed.
126 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  111  Alloctr  112  Proc 4409 
Average gCell capacity  4.97     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.72     on layer (3)    M3
Average gCell capacity  3.78     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   30  Alloctr   31  Proc    0 
[End of Build Congestion map] Total (MB): Used  142  Alloctr  144  Proc 4409 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   60  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used  142  Alloctr  144  Proc 4409 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  246  Alloctr  248  Proc 4425 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:10 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Initial Routing] Stage (MB): Used   37  Alloctr   35  Proc    0 
[End of Initial Routing] Total (MB): Used  283  Alloctr  284  Proc 4425 
Initial. Routing result:
Initial. Both Dirs: Overflow =  9926 Max = 8 GRCs = 13087 (2.18%)
Initial. H routing: Overflow =  6980 Max = 5 (GRCs =  3) GRCs = 10225 (3.40%)
Initial. V routing: Overflow =  2946 Max = 8 (GRCs =  1) GRCs =  2862 (0.95%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  2843 Max = 8 (GRCs =  1) GRCs =  2654 (0.88%)
Initial. M3         Overflow =  5563 Max = 5 (GRCs =  3) GRCs =  4999 (1.66%)
Initial. M4         Overflow =    31 Max = 2 (GRCs =  5) GRCs =    67 (0.02%)
Initial. M5         Overflow =   820 Max = 2 (GRCs = 13) GRCs =   890 (0.30%)
Initial. M6         Overflow =    71 Max = 4 (GRCs =  1) GRCs =   141 (0.05%)
Initial. M7         Overflow =   596 Max = 3 (GRCs =  2) GRCs =  4336 (1.44%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   742 Max =  4 GRCs =  4701 (2.71%)
Initial. H routing: Overflow =   650 Max =  3 (GRCs =  3) GRCs =  4499 (5.19%)
Initial. V routing: Overflow =    91 Max =  4 (GRCs =  1) GRCs =   202 (0.23%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  4) GRCs =    25 (0.03%)
Initial. M3         Overflow =    31 Max =  3 (GRCs =  1) GRCs =    65 (0.07%)
Initial. M4         Overflow =    12 Max =  2 (GRCs =  5) GRCs =    38 (0.04%)
Initial. M5         Overflow =    25 Max =  2 (GRCs =  5) GRCs =   100 (0.12%)
Initial. M6         Overflow =    69 Max =  4 (GRCs =  1) GRCs =   139 (0.16%)
Initial. M7         Overflow =   594 Max =  3 (GRCs =  2) GRCs =  4334 (5.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1152817.31
Initial. Layer M1 wire length = 25.79
Initial. Layer M2 wire length = 304743.07
Initial. Layer M3 wire length = 397926.42
Initial. Layer M4 wire length = 176475.05
Initial. Layer M5 wire length = 188280.35
Initial. Layer M6 wire length = 66387.39
Initial. Layer M7 wire length = 18979.25
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 393566
Initial. Via VIA12SQ_C count = 171154
Initial. Via VIA23SQ_C count = 164499
Initial. Via VIA34SQ_C count = 40687
Initial. Via VIA45SQ_C count = 13469
Initial. Via VIA56SQ_C count = 2835
Initial. Via VIA67SQ_C count = 922
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:08 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  284  Alloctr  285  Proc 4425 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3268 Max = 5 GRCs =  2920 (0.49%)
phase1. H routing: Overflow =  1854 Max = 5 (GRCs =   4) GRCs =  1561 (0.52%)
phase1. V routing: Overflow =  1414 Max = 5 (GRCs =   2) GRCs =  1359 (0.45%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  1397 Max = 5 (GRCs =   2) GRCs =  1338 (0.45%)
phase1. M3         Overflow =  1702 Max = 5 (GRCs =   4) GRCs =  1408 (0.47%)
phase1. M4         Overflow =    10 Max = 2 (GRCs =   1) GRCs =    15 (0.00%)
phase1. M5         Overflow =   140 Max = 1 (GRCs = 141) GRCs =   141 (0.05%)
phase1. M6         Overflow =     6 Max = 1 (GRCs =   6) GRCs =     6 (0.00%)
phase1. M7         Overflow =    12 Max = 1 (GRCs =  12) GRCs =    12 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =    36 (0.02%)
phase1. H routing: Overflow =    27 Max =  2 (GRCs =  3) GRCs =    24 (0.03%)
phase1. V routing: Overflow =    13 Max =  2 (GRCs =  1) GRCs =    12 (0.01%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M3         Overflow =    12 Max =  2 (GRCs =  3) GRCs =     9 (0.01%)
phase1. M4         Overflow =     5 Max =  2 (GRCs =  1) GRCs =     4 (0.00%)
phase1. M5         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M6         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M7         Overflow =    12 Max =  1 (GRCs = 12) GRCs =    12 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1180240.32
phase1. Layer M1 wire length = 160.24
phase1. Layer M2 wire length = 303099.82
phase1. Layer M3 wire length = 393011.67
phase1. Layer M4 wire length = 199458.78
phase1. Layer M5 wire length = 197322.36
phase1. Layer M6 wire length = 71742.35
phase1. Layer M7 wire length = 15445.10
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 407479
phase1. Via VIA12SQ_C count = 171123
phase1. Via VIA23SQ_C count = 164644
phase1. Via VIA34SQ_C count = 47510
phase1. Via VIA45SQ_C count = 19213
phase1. Via VIA56SQ_C count = 3929
phase1. Via VIA67SQ_C count = 1060
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:26 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[End of Whole Chip Routing] Stage (MB): Used  201  Alloctr  201  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  284  Alloctr  285  Proc 4425 

Congestion utilization per direction:
Average vertical track utilization   = 13.55 %
Peak    vertical track utilization   = 160.00 %
Average horizontal track utilization = 14.78 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -30  Proc    0 
[GR: Done] Total (MB): Used  253  Alloctr  257  Proc 4425 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:32 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:33
[GR: Done] Stage (MB): Used  246  Alloctr  249  Proc   16 
[GR: Done] Total (MB): Used  253  Alloctr  257  Proc 4425 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:33 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4425 
Using per-layer congestion maps for congestion reduction.
Information: 42.78% of design has horizontal routing density above target_routing_density of 0.80.
Information: 26.53% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 97.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.31 to 0.45. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.32219e+10
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
****** eLpp weights ******
Number of nets: 49069, of which 48625 non-clock nets
Number of nets with 0 toggle rate: 1755
Max toggle rate = 0.833333, average toggle rate = 0.00242697
Max non-clock toggle rate = 0.416667
Weight range = (0, 132.702)
*** 39 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 49069
Amt power = 0.1
Weight range: (0.9, 16)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.40838e+10
Completed Timing-driven placement, Elapsed time =   0: 2:18 
Moved 40605 out of 50671 cells, ratio = 0.801346
Total displacement = 100967.179688(um)
Max displacement = 472.485107(um), ZBUF_2_inst_23122 (443.048004, 11.672000, 4) => (360.955811, 399.784912, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.59(um)
  0 ~  20% cells displacement <=      0.90(um)
  0 ~  30% cells displacement <=      1.18(um)
  0 ~  40% cells displacement <=      1.46(um)
  0 ~  50% cells displacement <=      1.76(um)
  0 ~  60% cells displacement <=      2.12(um)
  0 ~  70% cells displacement <=      2.60(um)
  0 ~  80% cells displacement <=      3.34(um)
  0 ~  90% cells displacement <=      4.80(um)
  0 ~ 100% cells displacement <=    472.49(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 0.8100 seconds to load 50653 cell instances into cellmap, 40627 cells are off site row
Moveable cells: 46126; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
0 out of 48792 data nets is detail routed, 313 out of 313 clock nets are detail routed and total 49105 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9603, cell height 1.6733, cell area 3.2809 for total 46435 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 286 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48607        Yes DEFAULT_VA
      105360         2046        Yes PD_RISC_CORE

Starting legalizer.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/icc_clock95 (TIEH_HVT)
    Input Location: (1008.578 14.456)
    Legal Location: (1008.336 108.648)
    Displacement to legal location: 94.192 um (56.34 rows)
    Optimization Step: unknown
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/3) (394 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (28 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.002-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.002-0002-colored_displacements.gif'.
Legalization complete (1023 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50653
number of references:               286
number of site rows:                478
number of locations attempted:  1506740
number of locations failed:      453284  (30.1%)

Legality of references at locations:
248 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7202     149359     39778 ( 26.6%)     104288     37709 ( 36.2%)  AO22X1_HVT
  3631      77706     20606 ( 26.5%)      52412     19391 ( 37.0%)  AO22X1_LVT
  2374      38505     19749 ( 51.3%)      25125     13242 ( 52.7%)  SDFFARX1_LVT
  3462      69814     15907 ( 22.8%)      46192     14891 ( 32.2%)  OR2X1_HVT
  2191      44415     10068 ( 22.7%)      27757      9355 ( 33.7%)  AND2X1_HVT
  1745      36604      8421 ( 23.0%)      23157      7862 ( 34.0%)  AND2X1_LVT
  1333      26245      8096 ( 30.8%)      17178      6879 ( 40.0%)  FADDX1_LVT
   989      16387      8316 ( 50.7%)      10781      5616 ( 52.1%)  SDFFNARX1_HVT
  2105      41498      6990 ( 16.8%)      25220      6202 ( 24.6%)  NAND2X0_LVT
  2073      39523      5367 ( 13.6%)      23009      4606 ( 20.0%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        14 ( 58.3%)         16        14 ( 87.5%)  OR2X4_HVT
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  OR4X1_HVT
     1         24        15 ( 62.5%)         16        12 ( 75.0%)  NOR2X1_LVT
     2         72        48 ( 66.7%)         72        48 ( 66.7%)  NOR4X1_LVT
     3        112        73 ( 65.2%)        112        75 ( 67.0%)  NOR2X2_RVT
     4        120        74 ( 61.7%)        112        76 ( 67.9%)  NAND3X1_RVT
     1         56        36 ( 64.3%)         56        36 ( 64.3%)  OAI222X1_RVT
     2         32        24 ( 75.0%)         16         6 ( 37.5%)  SDFFNARX2_LVT
     6        264       152 ( 57.6%)        224       147 ( 65.6%)  AOI222X1_HVT
     5         88        58 ( 65.9%)         64        33 ( 51.6%)  SDFFNARX2_HVT

Legality of references in rows:
9 references had row failures.
Worst 9 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX8_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46126 (594389 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.519 um ( 0.31 row height)
rms weighted cell displacement:   0.519 um ( 0.31 row height)
max cell displacement:           94.192 um (56.33 row height)
avg cell displacement:            0.316 um ( 0.19 row height)
avg weighted cell displacement:   0.316 um ( 0.19 row height)
number of cells moved:            40670
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/icc_clock95 (TIEH_HVT)
  Input location: (1008.58,14.4562)
  Legal location: (1008.34,108.648)
  Displacement:  94.192 um (56.33 row height)
Cell: I_BLENDER_1/U1972 (AO22X1_LVT)
  Input location: (818.919,382.512)
  Legal location: (816.208,382.856)
  Displacement:   2.733 um ( 1.63 row height)
Cell: I_RISC_CORE/U259 (NOR2X0_HVT)
  Input location: (226.126,400.193)
  Legal location: (226.144,402.92)
  Displacement:   2.727 um ( 1.63 row height)
Cell: I_RISC_CORE/U1376 (NBUFFX2_HVT)
  Input location: (299.555,400.219)
  Legal location: (299.56,402.92)
  Displacement:   2.701 um ( 1.62 row height)
Cell: I_RISC_CORE/U194 (HADDX1_HVT)
  Input location: (175.507,400.31)
  Legal location: (177.96,401.248)
  Displacement:   2.626 um ( 1.57 row height)
Cell: I_RISC_CORE/U393 (AND2X1_HVT)
  Input location: (177.707,400.091)
  Legal location: (179.936,401.248)
  Displacement:   2.512 um ( 1.50 row height)
Cell: I_RISC_CORE/U384 (AND2X1_HVT)
  Input location: (174.218,400.508)
  Legal location: (176.592,401.248)
  Displacement:   2.487 um ( 1.49 row height)
Cell: I_PCI_TOP/U3595 (OR2X1_HVT)
  Input location: (139.472,171.444)
  Legal location: (139.504,173.856)
  Displacement:   2.413 um ( 1.44 row height)
Cell: I_RISC_CORE/U383 (AND2X1_LVT)
  Input location: (171.342,400)
  Legal location: (173.4,401.248)
  Displacement:   2.407 um ( 1.44 row height)
Cell: I_BLENDER_0/U8628 (NAND2X0_LVT)
  Input location: (473.481,425.512)
  Legal location: (471.32,424.656)
  Displacement:   2.324 um ( 1.39 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 281618
NPLDRC Place Cache: hit rate  77.1%  (281618 / 1232030)
NPLDRC Access Cache: unique cache elements 341336
NPLDRC Access Cache: hit rate  72.3%  (341336 / 1232665)
Completed Legalization, Elapsed time =   0:17: 4 
Moved 40648 out of 50671 cells, ratio = 0.802195
Total displacement = 22017.958984(um)
Max displacement = 94.433998(um), I_SDRAM_TOP/icc_clock95 (1009.338196, 14.456200, 6) => (1009.096008, 108.648003, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.13(um)
  0 ~  20% cells displacement <=      0.22(um)
  0 ~  30% cells displacement <=      0.31(um)
  0 ~  40% cells displacement <=      0.41(um)
  0 ~  50% cells displacement <=      0.51(um)
  0 ~  60% cells displacement <=      0.60(um)
  0 ~  70% cells displacement <=      0.70(um)
  0 ~  80% cells displacement <=      0.81(um)
  0 ~  90% cells displacement <=      0.96(um)
  0 ~ 100% cells displacement <=     94.43(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49072 nets, 0 global routed, 313 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49069, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 49069, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 709. (TIM-112)
Done with post-clock timing-driven placement.
Information: Ending clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-24 22:12:27 / Session: 1.81 hr / Command: 0.37 hr / Memory: 2600 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-05-24 22:12:30 / Session: 1.81 hr / Command: 0.37 hr / Memory: 2600 MB (FLW-8100)


START_FUNC : postDtdpRefresh CPU :   6511 s ( 1.81 hr) ELAPSE :   6517 s ( 1.81 hr) MEM-PEAK :  2600 Mb
Clock-opt optimization Phase 11 Iter  1         5.14        5.14      6.34       224       0.384  328541110272.00       46071            1.81      2600
Running final optimization step.
END_FUNC : postDtdpRefresh CPU :   6511 s ( 1.81 hr) ELAPSE :   6517 s ( 1.81 hr) MEM-PEAK :  2600 Mb
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.7100 seconds to load 50653 cell instances into cellmap
Moveable cells: 46126; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
0 out of 48792 data nets is detail routed, 313 out of 313 clock nets are detail routed and total 49105 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9603, cell height 1.6733, cell area 3.2809 for total 46435 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  1         5.14        5.14      6.34       224       0.384  328541110272.00       46071            1.81      2600
Warning: No tie cell is available for constant fixing. (OPT-200)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Clock-opt optimization Phase 13 Iter  1         5.14        5.14      6.34       224       0.384  328541110272.00       46071            1.81      2600
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.


Clock-opt optimization Phase 15 Iter  1         5.14        5.14      6.34       206       0.384  328541110272.00       46071            1.81      2600
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7900 seconds to load 50653 cell instances into cellmap
Moveable cells: 46126; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
0 out of 48792 data nets is detail routed, 313 out of 313 clock nets are detail routed and total 49105 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9603, cell height 1.6733, cell area 3.2809 for total 46435 placed and application fixed cells
Clock-opt optimization Phase 15 Iter  2         5.14        5.14      6.34       206       0.384  328541110272.00       46071            1.81      2600
Clock-opt optimization Phase 15 Iter  3         5.14        5.14      6.34       206       0.384  328541110272.00       46071            1.82      2600
Clock-opt optimization Phase 15 Iter  4         5.14        5.14      6.34       206       0.384  328541110272.00       46071            1.82      2600
Clock-opt optimization Phase 15 Iter  5         5.14        5.14      6.34       206       0.384  328541110272.00       46071            1.82      2600

Clock-opt optimization Phase 16 Iter  1         4.56        4.56      6.34        54       0.384  328101429248.00       46151            1.82      2600

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Clock-opt optimization Phase 17 Iter  1         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.84      2600
Clock-opt optimization Phase 17 Iter  2         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.84      2600
Clock-opt optimization Phase 17 Iter  3         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.84      2600
Clock-opt optimization Phase 17 Iter  4         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.84      2600
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 17 Iter  5         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.84      2600
Clock-opt optimization Phase 17 Iter  6         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.84      2600
Clock-opt optimization Phase 17 Iter  7         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.84      2600
Clock-opt optimization Phase 17 Iter  8         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter  9         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 10         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 11         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 12         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 13         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 14         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 15         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 16         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 17         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 18         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 19         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 20         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 21         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 22         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 23         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 24         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600
Clock-opt optimization Phase 17 Iter 25         4.56        4.56      6.34        54       0.384  221401628672.00       46151            1.85      2600

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 18 Iter  1         0.55        0.55      6.34        54       0.384  224316047360.00       46289            1.86      2600
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 19 Iter  1         0.55        0.55      6.34        54       0.384  224316047360.00       46289            1.86      2600

Clock-opt optimization Phase 20 Iter  1         0.55        0.55      6.34        54       0.384  222942625792.00       45940            1.86      2600

Clock-opt optimization Phase 21 Iter  1         0.55        0.55      6.34        54       0.384  222942625792.00       45940            1.86      2600
Clock-opt optimization Phase 21 Iter  2         0.55        0.55      6.34        54       0.384  222942625792.00       45940            1.87      2600

INFO: Enable clock_slack updates.
Clock-opt optimization Phase 22 Iter  1         0.55        0.55      6.34        54       0.383  217555697664.00       45940            1.87      2600
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 23 Iter  1         0.55        0.55      6.34        54       0.383  212229029888.00       45940            1.91      2600
Clock-opt optimization Phase 23 Iter  2         0.55        0.55      6.34        54       0.383  212229029888.00       45940            1.93      2600

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 24 Iter  1         0.55        0.55      6.34        54       0.384  197400690688.00       45940            1.96      2600
Clock-opt optimization Phase 24 Iter  2         0.55        0.55      6.34        54       0.384  197400690688.00       45940            1.96      2600
Clock-opt optimization Phase 24 Iter  3         0.55        0.55      6.34        54       0.384  197400690688.00       45940            1.96      2600
Clock-opt optimization Phase 24 Iter  4         0.55        0.55      6.34        54       0.384  197400690688.00       45940            1.96      2600

START_FUNC : legalize_placement_pre_run_core CPU :   7054 s ( 1.96 hr) ELAPSE :   7058 s ( 1.96 hr) MEM-PEAK :  2600 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   7054 s ( 1.96 hr) ELAPSE :   7058 s ( 1.96 hr) MEM-PEAK :  2600 Mb
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 1
NPLDRC Place Cache: hit rate   0.0%  (1 / 1)
NPLDRC Access Cache: unique cache elements 1
NPLDRC Access Cache: hit rate   0.0%  (1 / 1)
Clock-opt optimization Phase 25 Iter  1         0.55        0.55      0.06        54       0.385  198450348032.00       46112            1.96      2600
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 298 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48650        Yes DEFAULT_VA
      105360         2044        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (658 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (1 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (20 sec)
Legalization complete (1249 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50694
number of references:               298
number of site rows:                478
number of locations attempted:  1308142
number of locations failed:      334109  (25.5%)

Legality of references at locations:
253 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7459     127171     25256 ( 19.9%)      79983     20639 ( 25.8%)  AO22X1_HVT
  1555      27489     14006 ( 51.0%)      18390      9702 ( 52.8%)  SDFFARX1_RVT
  3495      60539     10961 ( 18.1%)      36421      8626 ( 23.7%)  OR2X1_HVT
  2595      44003      8914 ( 20.3%)      26397      7113 ( 26.9%)  AO22X1_RVT
   996      16483      8447 ( 51.2%)      11292      5951 ( 52.7%)  SDFFNARX1_HVT
   658      14234      7370 ( 51.8%)      10162      5507 ( 54.2%)  SDFFARX1_HVT
  2350      40572      7167 ( 17.7%)      22489      5386 ( 23.9%)  AND2X1_HVT
   895      14939      4179 ( 28.0%)       9102      2991 ( 32.9%)  FADDX1_LVT
   690      18080      3523 ( 19.5%)       8467      3157 ( 37.3%)  NBUFFX2_HVT
  1973      31887      3890 ( 12.2%)      18086      2786 ( 15.4%)  INVX0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  AOI21X2_HVT
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  OR4X1_HVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NOR3X0_RVT
     2         40        23 ( 57.5%)         40        25 ( 62.5%)  OA21X2_HVT
     6        120        77 ( 64.2%)        112        58 ( 51.8%)  SDFFASX1_HVT
     6        136        66 ( 48.5%)         80        59 ( 73.8%)  NAND3X1_RVT
     2         40        17 ( 42.5%)         24        17 ( 70.8%)  DFFARX2_HVT
   658      14234      7370 ( 51.8%)      10162      5507 ( 54.2%)  SDFFARX1_HVT
     5         99        51 ( 51.5%)         83        45 ( 54.2%)  AOI22X2_HVT
    13        224       112 ( 50.0%)        120        67 ( 55.8%)  SDFFASX1_RVT

Legality of references in rows:
9 references had row failures.
Worst 9 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX4_HVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX8_HVT
      478       239 ( 50.0%)  LSUPX2_RVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46167 (599160 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.414 um ( 0.25 row height)
rms weighted cell displacement:   0.414 um ( 0.25 row height)
max cell displacement:           13.631 um ( 8.15 row height)
avg cell displacement:            0.046 um ( 0.03 row height)
avg weighted cell displacement:   0.046 um ( 0.03 row height)
number of cells moved:             1637
number of large displacements:       54
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54563 (NBUFFX2_HVT)
  Input location: (574.376,10)
  Legal location: (587.904,11.672)
  Displacement:  13.631 um ( 8.15 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_ (SDFFNX1_HVT)
  Input location: (588.208,10)
  Legal location: (600.824,13.344)
  Displacement:  13.052 um ( 7.81 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54562 (NBUFFX2_HVT)
  Input location: (574.072,10)
  Legal location: (586.688,11.672)
  Displacement:  12.726 um ( 7.61 row height)
Cell: I_SDRAM_TOP/ZBUF_65_inst_23213 (NBUFFX8_HVT)
  Input location: (571.792,11.672)
  Legal location: (584.408,11.672)
  Displacement:  12.616 um ( 7.55 row height)
Cell: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg (DFFARX1_HVT)
  Input location: (584.104,13.344)
  Legal location: (596.568,13.344)
  Displacement:  12.464 um ( 7.45 row height)
Cell: I_SDRAM_TOP/ZBUF_65_inst_23215 (NBUFFX8_HVT)
  Input location: (569.36,13.344)
  Legal location: (580.304,13.344)
  Displacement:  10.944 um ( 6.55 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_ (SDFFX1_HVT)
  Input location: (604.016,15.016)
  Legal location: (613.896,11.672)
  Displacement:  10.431 um ( 6.24 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54470 (NBUFFX2_HVT)
  Input location: (585.32,11.672)
  Legal location: (595.352,13.344)
  Displacement:  10.170 um ( 6.08 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_ (SDFFARX1_HVT)
  Input location: (622.864,13.344)
  Legal location: (632.44,11.672)
  Displacement:   9.721 um ( 5.81 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__7_ (SDFFARX1_RVT)
  Input location: (628.336,10)
  Legal location: (637.912,11.672)
  Displacement:   9.721 um ( 5.81 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 340557
NPLDRC Place Cache: hit rate  67.3%  (340557 / 1042019)
NPLDRC Access Cache: unique cache elements 378198
NPLDRC Access Cache: hit rate  63.7%  (378198 / 1041697)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49113 nets, 0 global routed, 313 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49110, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 49110, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 707. (TIM-112)
INFO: Re-applying min timing blockers.
INFO: Re-applying reduced scenarios after LGL step.

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.7200 seconds to load 50694 cell instances into cellmap
Moveable cells: 46167; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
0 out of 48858 data nets is detail routed, 313 out of 313 clock nets are detail routed and total 49171 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9741, cell height 1.6733, cell area 3.3041 for total 46476 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.6900 seconds to load 50694 cell instances into cellmap
Moveable cells: 46167; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
0 out of 48858 data nets is detail routed, 313 out of 313 clock nets are detail routed and total 49171 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9741, cell height 1.6733, cell area 3.3041 for total 46476 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  1         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.31      2782
Clock-opt optimization Phase 26 Iter  2         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.31      2782
Clock-opt optimization Phase 26 Iter  3         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.31      2782
Clock-opt optimization Phase 26 Iter  4         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter  5         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter  6         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter  7         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter  8         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter  9         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter 10         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter 11         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter 12         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter 13         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter 14         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter 15         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter 16         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782
Clock-opt optimization Phase 26 Iter 17         1.33        1.05      0.06       148       0.385  198450348032.00       46112            2.32      2782

Clock-opt optimization Phase 27 Iter  1         0.70        0.56      0.06       148       0.385  199588593664.00       46153            2.32      2782

Clock-opt optimization Phase 28 Iter  1         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter  2         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter  3         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter  4         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter  5         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter  6         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 28 Iter  7         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter  8         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter  9         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter 10         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter 11         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter 12         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter 13         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782
Clock-opt optimization Phase 28 Iter 14         0.70        0.56      0.05       148       0.385  199279919104.00       46061            2.33      2782

Clock-opt optimization Phase 29 Iter  1         0.70        0.56      0.05       148       0.385  199267467264.00       46061            2.33      2782
Clock-opt optimization Phase 29 Iter  2         0.70        0.56      0.05       148       0.385  199267467264.00       46061            2.33      2782
Clock-opt optimization Phase 29 Iter  3         0.70        0.56      0.05       148       0.385  199267467264.00       46061            2.33      2782
Clock-opt optimization Phase 29 Iter  4         0.70        0.56      0.05       148       0.385  199267467264.00       46061            2.33      2782
Clock-opt optimization Phase 29 Iter  5         0.70        0.56      0.05       148       0.385  199267467264.00       46061            2.33      2782

Clock-opt optimization Phase 30 Iter  1         0.70        0.56      0.05       136       0.385  200131526656.00       46061            2.33      2782
Clock-opt optimization Phase 30 Iter  2         0.70        0.56      0.05       136       0.385  200131526656.00       46061            2.33      2782
Clock-opt optimization Phase 30 Iter  3         0.70        0.56      0.05       136       0.385  200131526656.00       46061            2.33      2782
Clock-opt optimization Phase 30 Iter  4         0.70        0.56      0.05       136       0.385  200131526656.00       46061            2.33      2782


Information: Ending clock_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-05-24 22:44:05 / Session: 2.34 hr / Command: 0.90 hr / Memory: 2782 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   8412 s ( 2.34 hr) ELAPSE :   8411 s ( 2.34 hr) MEM-PEAK :  2782 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   8412 s ( 2.34 hr) ELAPSE :   8411 s ( 2.34 hr) MEM-PEAK :  2782 Mb
Clock-opt optimization Phase 33 Iter  1         0.70        0.56      0.05        61       0.385  200772304896.00       46128            2.34      2782
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 300 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48660        Yes DEFAULT_VA
      105360         2050        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (474 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (2 sec)
Legalization complete (1037 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50710
number of references:               300
number of site rows:                478
number of locations attempted:  1199318
number of locations failed:      294197  (24.5%)

Legality of references at locations:
257 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7456     122599     24007 ( 19.6%)      77761     19388 ( 24.9%)  AO22X1_HVT
  1555      25413     12873 ( 50.7%)      16566      8646 ( 52.2%)  SDFFARX1_RVT
  3491      57765     10450 ( 18.1%)      35285      8074 ( 22.9%)  OR2X1_HVT
  2595      43883      8744 ( 19.9%)      26261      6969 ( 26.5%)  AO22X1_RVT
   996      16531      8478 ( 51.3%)      11332      5993 ( 52.9%)  SDFFNARX1_HVT
  2348      38224      6722 ( 17.6%)      21515      4918 ( 22.9%)  AND2X1_HVT
   658      10822      5657 ( 52.3%)       7337      3819 ( 52.1%)  SDFFARX1_HVT
   892      14875      4199 ( 28.2%)       9078      2995 ( 33.0%)  FADDX1_LVT
  1977      30038      3582 ( 11.9%)      17162      2428 ( 14.1%)  INVX0_HVT
  1546      24421      3125 ( 12.8%)      13815      2276 ( 16.5%)  NAND2X0_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  AOI21X2_HVT
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  OR4X1_HVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NOR3X0_RVT
     6        104        61 ( 58.7%)         88        47 ( 53.4%)  SDFFASX1_HVT
     2         32        17 ( 53.1%)         32        18 ( 56.2%)  OA21X2_HVT
     2         40        17 ( 42.5%)         24        17 ( 70.8%)  DFFARX2_HVT
   658      10822      5657 ( 52.3%)       7337      3819 ( 52.1%)  SDFFARX1_HVT
     2         32        19 ( 59.4%)         16         6 ( 37.5%)  SDFFNARX2_RVT
    13        224       112 ( 50.0%)        120        67 ( 55.8%)  SDFFASX1_RVT
   996      16531      8478 ( 51.3%)      11332      5993 ( 52.9%)  SDFFNARX1_HVT

Legality of references in rows:
10 references had row failures.
Worst 10 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX8_HVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX2_RVT
      478       239 ( 50.0%)  LSUPX4_HVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX4_RVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46183 (599896 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.088 um ( 0.05 row height)
rms weighted cell displacement:   0.088 um ( 0.05 row height)
max cell displacement:            3.613 um ( 2.16 row height)
avg cell displacement:            0.006 um ( 0.00 row height)
avg weighted cell displacement:   0.006 um ( 0.00 row height)
number of cells moved:              360
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54441 (NBUFFX2_HVT)
  Input location: (581.824,10)
  Legal location: (580.456,13.344)
  Displacement:   3.613 um ( 2.16 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54442 (NBUFFX2_HVT)
  Input location: (583.04,10)
  Legal location: (581.672,13.344)
  Displacement:   3.613 um ( 2.16 row height)
Cell: ZBUF_4_inst_53732 (NBUFFX4_RVT)
  Input location: (483.176,11.672)
  Legal location: (480.288,11.672)
  Displacement:   2.888 um ( 1.73 row height)
Cell: ZBUF_4_inst_53735 (NBUFFX4_RVT)
  Input location: (476.184,11.672)
  Legal location: (473.296,11.672)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54567 (DELLN1X2_LVT)
  Input location: (577.264,13.344)
  Legal location: (574.528,13.344)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U831 (NBUFFX2_HVT)
  Input location: (485.456,10)
  Legal location: (483.48,11.672)
  Displacement:   2.588 um ( 1.55 row height)
Cell: I_CLOCKING/occ_int1/U_clk_control_i_0/U14 (INVX4_HVT)
  Input location: (558.416,13.344)
  Legal location: (555.832,13.344)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_PCI_TOP/U7378 (NAND4X1_HVT)
  Input location: (474.512,13.344)
  Legal location: (471.928,13.344)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[1] (DFFARX1_HVT)
  Input location: (554.16,13.344)
  Legal location: (551.576,13.344)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54532 (NBUFFX2_HVT)
  Input location: (563.128,13.344)
  Legal location: (560.544,13.344)
  Displacement:   2.584 um ( 1.55 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 299830
NPLDRC Place Cache: hit rate  68.3%  (299830 / 945993)
NPLDRC Access Cache: unique cache elements 335708
NPLDRC Access Cache: hit rate  64.5%  (335708 / 946100)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49129 nets, 0 global routed, 313 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49126, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 49126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 706. (TIM-112)
INFO: Re-applying min timing blockers.

Clock-opt optimization Phase 34 Iter  1         0.75        0.61      0.05        62       0.385  200772304896.00       46128            2.63      2782

Clock-opt optimization Phase 35 Iter  1         0.75        0.61      0.05        62       0.385  200772304896.00       46128            2.63      2782
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   79  Alloctr   81  Proc 4616 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr   91  Proc 4616 
Net statistics:
Total number of nets     = 49159
Number of nets to route  = 313
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 126
Number of nets with min-layer-mode soft-cost-medium = 126
Number of nets with max-layer-mode hard = 126
61 nets are partially connected,
 of which 61 are detail routed and 0 are global routed.
253 nets are fully connected,
 of which 253 are detail routed and 0 are global routed.
126 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  111  Alloctr  112  Proc 4616 
Average gCell capacity  4.89     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.72     on layer (3)    M3
Average gCell capacity  3.78     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion map] Total (MB): Used  141  Alloctr  143  Proc 4616 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   58  Alloctr   59  Proc    0 
[End of Build Data] Total (MB): Used  141  Alloctr  143  Proc 4616 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  317  Alloctr  319  Proc 4712 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  317  Alloctr  320  Proc 4712 
Initial. Routing result:
Initial. Both Dirs: Overflow =    36 Max = 1 GRCs =   296 (0.05%)
Initial. H routing: Overflow =    35 Max = 1 (GRCs = 286) GRCs =   286 (0.10%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  10) GRCs =    10 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  24) GRCs =    24 (0.01%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =   6) GRCs =     6 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    31 Max = 1 (GRCs = 261) GRCs =   261 (0.09%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    31 Max =  1 GRCs =   263 (0.15%)
Initial. H routing: Overflow =    31 Max =  1 (GRCs = 262) GRCs =   262 (0.30%)
Initial. V routing: Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    31 Max =  1 (GRCs = 261) GRCs =   261 (0.30%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 240.24
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 83.14
Initial. Layer M3 wire length = 144.75
Initial. Layer M4 wire length = 11.17
Initial. Layer M5 wire length = 1.18
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 266
Initial. Via VIA12SQ_C count = 142
Initial. Via VIA23SQ_C count = 112
Initial. Via VIA34SQ_C count = 9
Initial. Via VIA45SQ_C count = 3
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  317  Alloctr  320  Proc 4712 
phase1. Routing result:
phase1. Both Dirs: Overflow =    36 Max = 1 GRCs =   296 (0.05%)
phase1. H routing: Overflow =    35 Max = 1 (GRCs = 286) GRCs =   286 (0.10%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  10) GRCs =    10 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  24) GRCs =    24 (0.01%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =   6) GRCs =     6 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    31 Max = 1 (GRCs = 261) GRCs =   261 (0.09%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    31 Max =  1 GRCs =   263 (0.15%)
phase1. H routing: Overflow =    31 Max =  1 (GRCs = 262) GRCs =   262 (0.30%)
phase1. V routing: Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    31 Max =  1 (GRCs = 261) GRCs =   261 (0.30%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 240.24
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 83.14
phase1. Layer M3 wire length = 144.75
phase1. Layer M4 wire length = 11.17
phase1. Layer M5 wire length = 1.18
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 266
phase1. Via VIA12SQ_C count = 142
phase1. Via VIA23SQ_C count = 112
phase1. Via VIA34SQ_C count = 9
phase1. Via VIA45SQ_C count = 3
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  317  Alloctr  319  Proc 4712 
phase2. Routing result:
phase2. Both Dirs: Overflow =     4 Max = 1 GRCs =    29 (0.00%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs = 24) GRCs =    24 (0.01%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     3 Max = 1 (GRCs = 23) GRCs =    23 (0.01%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 240.24
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 83.14
phase2. Layer M3 wire length = 144.75
phase2. Layer M4 wire length = 11.17
phase2. Layer M5 wire length = 1.18
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 266
phase2. Via VIA12SQ_C count = 142
phase2. Via VIA23SQ_C count = 112
phase2. Via VIA34SQ_C count = 9
phase2. Via VIA45SQ_C count = 3
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  317  Alloctr  319  Proc 4712 
phase3. Routing result:
phase3. Both Dirs: Overflow =     4 Max = 1 GRCs =    29 (0.00%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs = 24) GRCs =    24 (0.01%)
phase3. V routing: Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     3 Max = 1 (GRCs = 23) GRCs =    23 (0.01%)
phase3. M4         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase3. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 240.24
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 83.14
phase3. Layer M3 wire length = 144.75
phase3. Layer M4 wire length = 11.17
phase3. Layer M5 wire length = 1.18
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 266
phase3. Via VIA12SQ_C count = 142
phase3. Via VIA23SQ_C count = 112
phase3. Via VIA34SQ_C count = 9
phase3. Via VIA45SQ_C count = 3
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  233  Alloctr  234  Proc   96 
[End of Whole Chip Routing] Total (MB): Used  317  Alloctr  319  Proc 4712 

Congestion utilization per direction:
Average vertical track utilization   =  0.51 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.53 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -27  Alloctr  -28  Proc    0 
[GR: Done] Total (MB): Used  294  Alloctr  295  Proc 4712 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  214  Alloctr  214  Proc   96 
[GR: Done] Total (MB): Used  294  Alloctr  295  Proc 4712 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc   96 
[End of Global Routing] Total (MB): Used  113  Alloctr  114  Proc 4712 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   88  Alloctr   89  Proc 4712 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 143 of 644


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used   15  Alloctr   14  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   92  Alloctr   93  Proc 4712 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used   15  Alloctr   14  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   92  Alloctr   93  Proc 4712 

Number of wires with overlap after iteration 1 = 115 of 602


Wire length and via report:
---------------------------
Number of M1 wires: 34            : 0
Number of M2 wires: 346                  VIA12SQ_C: 294
Number of M3 wires: 212                  VIA23SQ_C: 299
Number of M4 wires: 8            VIA34SQ_C: 11
Number of M5 wires: 2            VIA45SQ_C: 3
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 602               vias: 607

Total M1 wire length: 6.8
Total M2 wire length: 140.9
Total M3 wire length: 222.0
Total M4 wire length: 11.0
Total M5 wire length: 1.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 381.7

Longest M1 wire length: 1.0
Longest M2 wire length: 3.7
Longest M3 wire length: 4.9
Longest M4 wire length: 3.0
Longest M5 wire length: 0.9
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Done] Total (MB): Used   82  Alloctr   84  Proc 4712 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   94  Alloctr   96  Proc 4712 
Total number of nets = 49159, of which 0 are not extracted
Total number of open nets = 48815, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  6/3050 Partitions, Violations = 0
Routed  15/3050 Partitions, Violations =        0
Routed  31/3050 Partitions, Violations =        0
Routed  48/3050 Partitions, Violations =        0
Routed  61/3050 Partitions, Violations =        0
Routed  75/3050 Partitions, Violations =        0
Routed  90/3050 Partitions, Violations =        0
Routed  105/3050 Partitions, Violations =       0
Routed  120/3050 Partitions, Violations =       0
Routed  135/3050 Partitions, Violations =       0
Routed  152/3050 Partitions, Violations =       0
Routed  167/3050 Partitions, Violations =       0
Routed  180/3050 Partitions, Violations =       0
Routed  198/3050 Partitions, Violations =       0
Routed  210/3050 Partitions, Violations =       0
Routed  230/3050 Partitions, Violations =       0
Routed  240/3050 Partitions, Violations =       0
Routed  255/3050 Partitions, Violations =       0
Routed  276/3050 Partitions, Violations =       0
Routed  285/3050 Partitions, Violations =       0
Routed  301/3050 Partitions, Violations =       0
Routed  315/3050 Partitions, Violations =       0
Routed  330/3050 Partitions, Violations =       0
Routed  346/3050 Partitions, Violations =       0
Routed  360/3050 Partitions, Violations =       0
Routed  379/3050 Partitions, Violations =       2
Routed  390/3050 Partitions, Violations =       2
Routed  407/3050 Partitions, Violations =       0
Routed  420/3050 Partitions, Violations =       0
Routed  436/3050 Partitions, Violations =       0
Routed  450/3050 Partitions, Violations =       0
Routed  466/3050 Partitions, Violations =       0
Routed  480/3050 Partitions, Violations =       0
Routed  497/3050 Partitions, Violations =       2
Routed  510/3050 Partitions, Violations =       2
Routed  529/3050 Partitions, Violations =       2
Routed  540/3050 Partitions, Violations =       0
Routed  562/3050 Partitions, Violations =       5
Routed  570/3050 Partitions, Violations =       5
Routed  585/3050 Partitions, Violations =       5
Routed  600/3050 Partitions, Violations =       0
Routed  615/3050 Partitions, Violations =       0
Routed  631/3050 Partitions, Violations =       0
Routed  646/3050 Partitions, Violations =       0
Routed  667/3050 Partitions, Violations =       0
Routed  675/3050 Partitions, Violations =       0
Routed  690/3050 Partitions, Violations =       0
Routed  705/3050 Partitions, Violations =       0
Routed  720/3050 Partitions, Violations =       0
Routed  742/3050 Partitions, Violations =       0
Routed  750/3050 Partitions, Violations =       0
Routed  765/3050 Partitions, Violations =       0
Routed  781/3050 Partitions, Violations =       0
Routed  795/3050 Partitions, Violations =       0
Routed  811/3050 Partitions, Violations =       0
Routed  825/3050 Partitions, Violations =       0
Routed  840/3050 Partitions, Violations =       0
Routed  862/3050 Partitions, Violations =       0
Routed  870/3050 Partitions, Violations =       0
Routed  885/3050 Partitions, Violations =       0
Routed  904/3050 Partitions, Violations =       0
Routed  915/3050 Partitions, Violations =       0
Routed  930/3050 Partitions, Violations =       0
Routed  947/3050 Partitions, Violations =       0
Routed  960/3050 Partitions, Violations =       0
Routed  976/3050 Partitions, Violations =       0
Routed  991/3050 Partitions, Violations =       0
Routed  1005/3050 Partitions, Violations =      0
Routed  1021/3050 Partitions, Violations =      0
Routed  1037/3050 Partitions, Violations =      0
Routed  1050/3050 Partitions, Violations =      0
Routed  1067/3050 Partitions, Violations =      0
Routed  1083/3050 Partitions, Violations =      0
Routed  1095/3050 Partitions, Violations =      0
Routed  1114/3050 Partitions, Violations =      0
Routed  1130/3050 Partitions, Violations =      0
Routed  1140/3050 Partitions, Violations =      0
Routed  1155/3050 Partitions, Violations =      0
Routed  1178/3050 Partitions, Violations =      0
Routed  1185/3050 Partitions, Violations =      0
Routed  1200/3050 Partitions, Violations =      0
Routed  1215/3050 Partitions, Violations =      0
Routed  1231/3050 Partitions, Violations =      0
Routed  1245/3050 Partitions, Violations =      0
Routed  1264/3050 Partitions, Violations =      0
Routed  1277/3050 Partitions, Violations =      0
Routed  1290/3050 Partitions, Violations =      1
Routed  1315/3050 Partitions, Violations =      1
Routed  1327/3050 Partitions, Violations =      1
Routed  1335/3050 Partitions, Violations =      1
Routed  1350/3050 Partitions, Violations =      1
Routed  1377/3050 Partitions, Violations =      1
Routed  1382/3050 Partitions, Violations =      1
Routed  1395/3050 Partitions, Violations =      1
Routed  1427/3050 Partitions, Violations =      1
Routed  1432/3050 Partitions, Violations =      1
Routed  1440/3050 Partitions, Violations =      1
Routed  1477/3050 Partitions, Violations =      1
Routed  1478/3050 Partitions, Violations =      1
Routed  1487/3050 Partitions, Violations =      1
Routed  1500/3050 Partitions, Violations =      2
Routed  1527/3050 Partitions, Violations =      2
Routed  1530/3050 Partitions, Violations =      2
Routed  1545/3050 Partitions, Violations =      1
Routed  1577/3050 Partitions, Violations =      1
Routed  1580/3050 Partitions, Violations =      1
Routed  1590/3050 Partitions, Violations =      1
Routed  1627/3050 Partitions, Violations =      4
Routed  1631/3050 Partitions, Violations =      4
Routed  1638/3050 Partitions, Violations =      4
Routed  1650/3050 Partitions, Violations =      4
Routed  1677/3050 Partitions, Violations =      4
Routed  1682/3050 Partitions, Violations =      4
Routed  1695/3050 Partitions, Violations =      1
Routed  1727/3050 Partitions, Violations =      1
Routed  1732/3050 Partitions, Violations =      1
Routed  1740/3050 Partitions, Violations =      1
Routed  1777/3050 Partitions, Violations =      1
Routed  1782/3050 Partitions, Violations =      1
Routed  1785/3050 Partitions, Violations =      1
Routed  1800/3050 Partitions, Violations =      1
Routed  1826/3050 Partitions, Violations =      1
Routed  1831/3050 Partitions, Violations =      1
Routed  1845/3050 Partitions, Violations =      1
Routed  1875/3050 Partitions, Violations =      1
Routed  1879/3050 Partitions, Violations =      1
Routed  1890/3050 Partitions, Violations =      1
Routed  1926/3050 Partitions, Violations =      1
Routed  1927/3050 Partitions, Violations =      1
Routed  1935/3050 Partitions, Violations =      1
Routed  1950/3050 Partitions, Violations =      1
Routed  1972/3050 Partitions, Violations =      1
Routed  1981/3050 Partitions, Violations =      1
Routed  1995/3050 Partitions, Violations =      1
Routed  2017/3050 Partitions, Violations =      1
Routed  2025/3050 Partitions, Violations =      1
Routed  2040/3050 Partitions, Violations =      1
Routed  2061/3050 Partitions, Violations =      1
Routed  2070/3050 Partitions, Violations =      1
Routed  2085/3050 Partitions, Violations =      1
Routed  2105/3050 Partitions, Violations =      1
Routed  2117/3050 Partitions, Violations =      1
Routed  2148/3050 Partitions, Violations =      1
Routed  2153/3050 Partitions, Violations =      1
Routed  2160/3050 Partitions, Violations =      1
Routed  2195/3050 Partitions, Violations =      1
Routed  2196/3050 Partitions, Violations =      1
Routed  2205/3050 Partitions, Violations =      1
Routed  2236/3050 Partitions, Violations =      1
Routed  2239/3050 Partitions, Violations =      1
Routed  2250/3050 Partitions, Violations =      1
Routed  2275/3050 Partitions, Violations =      1
Routed  2280/3050 Partitions, Violations =      1
Routed  2295/3050 Partitions, Violations =      1
Routed  2314/3050 Partitions, Violations =      1
Routed  2325/3050 Partitions, Violations =      1
Routed  2354/3050 Partitions, Violations =      1
Routed  2355/3050 Partitions, Violations =      1
Routed  2372/3050 Partitions, Violations =      1
Routed  2390/3050 Partitions, Violations =      1
Routed  2400/3050 Partitions, Violations =      1
Routed  2425/3050 Partitions, Violations =      1
Routed  2433/3050 Partitions, Violations =      1
Routed  2445/3050 Partitions, Violations =      1
Routed  2460/3050 Partitions, Violations =      1
Routed  2475/3050 Partitions, Violations =      1
Routed  2497/3050 Partitions, Violations =      1
Routed  2506/3050 Partitions, Violations =      1
Routed  2529/3050 Partitions, Violations =      1
Routed  2535/3050 Partitions, Violations =      1
Routed  2560/3050 Partitions, Violations =      1
Routed  2565/3050 Partitions, Violations =      1
Routed  2590/3050 Partitions, Violations =      1
Routed  2595/3050 Partitions, Violations =      1
Routed  2620/3050 Partitions, Violations =      1
Routed  2625/3050 Partitions, Violations =      1
Routed  2652/3050 Partitions, Violations =      1
Routed  2657/3050 Partitions, Violations =      1
Routed  2679/3050 Partitions, Violations =      1
Routed  2685/3050 Partitions, Violations =      1
Routed  2705/3050 Partitions, Violations =      1
Routed  2730/3050 Partitions, Violations =      1
Routed  2731/3050 Partitions, Violations =      1
Routed  2755/3050 Partitions, Violations =      1
Routed  2763/3050 Partitions, Violations =      1
Routed  2781/3050 Partitions, Violations =      1
Routed  2803/3050 Partitions, Violations =      1
Routed  2805/3050 Partitions, Violations =      1
Routed  2824/3050 Partitions, Violations =      1
Routed  2845/3050 Partitions, Violations =      1
Routed  2865/3050 Partitions, Violations =      1
Routed  2868/3050 Partitions, Violations =      1
Routed  2886/3050 Partitions, Violations =      1
Routed  2903/3050 Partitions, Violations =      1
Routed  2919/3050 Partitions, Violations =      1
Routed  2935/3050 Partitions, Violations =      1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 0] Elapsed real time: 0:00:17 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[Iter 0] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 0] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    1
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 1] Elapsed real time: 0:00:18 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 1] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 1] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 1 with 3 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:18 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 2] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 2] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:18 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 3] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 3] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:18 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 4] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 4] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 5] Elapsed real time: 0:00:18 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[Iter 5] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 5] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 6] Elapsed real time: 0:00:18 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[Iter 6] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 6] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 7] Elapsed real time: 0:00:18 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[Iter 7] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 7] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 8] Elapsed real time: 0:00:19 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[Iter 8] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 8] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:19 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 9] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 9] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 10] Elapsed real time: 0:00:19 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 10] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 10] Total (MB): Used  116  Alloctr  118  Proc 4712 

End DR iteration 10 with 1 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:19 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   85  Alloctr   86  Proc 4712 
[DR: Done] Elapsed real time: 0:00:19 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   85  Alloctr   86  Proc 4712 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 19 aligned/redundant DRCs. (ZRT-305)

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    53421 micron
Total Number of Contacts =             18738
Total Number of Wires =                18506
Total Number of PtConns =              5100
Total Number of Routed Wires =       18506
Total Routed Wire Length =           53008 micron
Total Number of Routed Contacts =       18738
        Layer             M1 :         19 micron
        Layer             M2 :       2237 micron
        Layer             M3 :      23105 micron
        Layer             M4 :      22415 micron
        Layer             M5 :       3748 micron
        Layer             M6 :       1462 micron
        Layer             M7 :        437 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         12
        Via        VIA56SQ_C :         88
        Via        VIA45SQ_C :         60
        Via   VIA45SQ_C(rot) :        297
        Via        VIA34SQ_C :       6720
        Via        VIA23SQ_C :          5
        Via   VIA23SQ_C(rot) :       5795
        Via        VIA12SQ_C :       5522
        Via   VIA12SQ_C(rot) :        239

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18738 vias)
 
    Layer VIA1       =  0.00% (0      / 5761    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5761    vias)
    Layer VIA2       =  0.00% (0      / 5800    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5800    vias)
    Layer VIA3       =  0.00% (0      / 6720    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6720    vias)
    Layer VIA4       =  0.00% (0      / 357     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (357     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 18738 vias)
 
    Layer VIA1       =  0.00% (0      / 5761    vias)
    Layer VIA2       =  0.00% (0      / 5800    vias)
    Layer VIA3       =  0.00% (0      / 6720    vias)
    Layer VIA4       =  0.00% (0      / 357     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
    Layer VIA6       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18738 vias)
 
    Layer VIA1       =  0.00% (0      / 5761    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5761    vias)
    Layer VIA2       =  0.00% (0      / 5800    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5800    vias)
    Layer VIA3       =  0.00% (0      / 6720    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6720    vias)
    Layer VIA4       =  0.00% (0      / 357     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (357     vias)
    Layer VIA5       =  0.00% (0      / 88      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (88      vias)
    Layer VIA6       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 

Total number of nets = 49159
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 12 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49129 nets, 0 global routed, 313 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49126, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 49126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 706. (TIM-112)

Clock-opt optimization Phase 36 Iter  1         0.75        0.62      0.05        62       0.385  200772304896.00       46128            2.65      2878

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2023-05-24 23:02:47 / Session: 2.65 hr / Command: 1.21 hr / Memory: 2878 MB (FLW-8100)
Enable dominated scenarios

Clock-opt optimization complete                 0.75        0.62      0.05        62       0.385  200772304896.00       46128            2.65      2878
Co-efficient Ratio Summary:
4.193421713507  6.578038322450  2.479639436997  7.744181140401  0.485050000353  3.179565833784  5.567214754587  2.894454887461  6.565921216038  9.017934705874  62728.075880939864  4.323209628578  1.233107252744  2.083638338318  1.156552279699
2.250260345198  6.239501657708  3.702213275703  1.840290893142  4.294066600607  7.527899260523  1.807238344146  5.787930247876  3.589182914599  1.351047160963  06517.551986590372  4.316445154500  6.448521202060
5.316976147212  4.229963138437  6.795078502100  7.396772322430  5.671704023879  7.715000328450  9.589705961115  1.237145012873  9.689273843753  1.216993983513  21361.560831008987  7.361750390824  4.580254673162
2.717389941260  4.966982905392  1.759149740124  7.763214339326  6.767907806332  6.983131428863  0.187880581792  8.323005234353  9.122628895130  6.705056249478  35506.370632120501  9.880851704410  0.214550810127
4.718589168181  0.746654288088  4.878809045208  6.857250078475  9.133418263540  9.027926377260  9.823652834062  6.142542474638  1.676654710097  7.474031195051  69528.218458227573  6.113819269813  4.465510581472
3.121071536296  3.657767998273  8.221079096794  4.697566741727  3.871193921160  8.673380650488  6.823459472458  9.024093568484  3.949944899869  5.490202360149  57415.920954539403  9.128201658341  8.925577517095
1.209159055295  4.354660435216  2.681426412780  8.346075632652  2.482444637945  6.735048707054  5.116827160128  8.871734537185  1.099395629731  7.336174027726  16864.377116254108  6.924201479010  2.998262726230
9.097940923410  8.072613103304  3.139776865090  2.170969225475  1.594741779904  4.932220560056  1.703100751358  1.151960726958  2.673088448796  4.938337643502  48060.029334161215  2.450875930480  6.786701182351
9.141628089571  1.286693316294  9.569284774306  2.585841202480  2.551363145833  9.521353173692  3.451207680412  3.477512226530  0.052200155229  0.313541583387  56404.927465757738  1.812196572487  5.486533901055
0.338671448089  2.254212819309  6.109007131263  1.123305807178  4.525607471109  9.858514743640  4.232764676979  4.349328316938  7.701551203432  9.972318908202  94351.657877501792  9.642562315237  7.817630514183
3.553751500464  4.379098440012  1.367026939442  0.202099784649  9.784714951177  4.674577340473  1.712747214219  8.159201500444  3.314146485833  4.135257243613  62745.120888174528  9.858968518393  2.796059056234
0.725954726558  6.300869147667  0.310378984929  4.151577974113  3.615647669442  4.697665052395  6.592108748021  8.964732338944  0.146383359869  1.041942616051  87401.914834573025  7.991276926042  4.412351140104
8.505000089296  7.956583882448  6.721475962711  9.445435446165  6.592121786390  1.793750587431  0.467080093398  6.343954085160  7.812396512070  4.420840712383  40969.715924169923  5.054331445737  3.954661238237
0.221226947895  4.029619760405  9.406669442038  2.789961161318  0.723294414657  8.793224787635  8.918112219113  5.103696296373  4.141094273460  8.443886684045  32454.545674995942  1.625948826967  2.990827301167
9.507759622338  9.677863872929  7.170403916840  1.500047845095  8.970596111512  3.714701287396  8.927205135512  1.698271151398  2.681183809784  9.973339836408  46598.738854516228  1.766225630149  6.692704097617
5.914873424732  6.321063986522  6.790780687124  8.313142986301  8.788058179283  2.300723435391  2.262700373267  0.504508947802  4.039281811391  1.398520240544  32452.600347012748  1.886391513822  4.669924256248
7.880882022123  5.725367891456  3.341826308955  2.792637826098  2.365283406261  4.253867463816  7.665291991874  7.402243505136  5.679662235250  7.061851061198  35877.707344147232  2.135584135651  5.770366504182
2.107958400101  9.756204126600  7.119392160958  7.338065248868  2.345947245890  2.409336848439  4.994489711154  9.020680014924  4.452200195442  1.691905034590  98086.359510909512  0.943254072068  5.460586308426
8.142690009748  4.607193219196  8.244463748439  3.504870905451  1.682716012888  7.173433718510  9.939562708373  3.617856772683  8.946772712699  1.169965032707  67483.628031823090  9.722341960105  7.265853931131
3.977635154686  7.096252507120  9.474176960254  3.222095511017  0.310435135811  5.196662695826  7.308833424349  3.832928450216  2.169183254926  1.424222277311  36323.779164635191  4.190088529362  8.663874220195
6.928426085280  8.584450297890  5.136313542360  2.135356975634  5.120128041234  7.751812653000  5.220004177603  1.353312338724  6.508164560776  3.718844083731  33760.195568905503  3.895466465547  5.425724531661
0.900762771976  2.330810771640  2.560747174793  5.851478664042  3.276467697943  4.932421693877  0.155119998999  7.230056020262  5.075468724916  9.196140441169  71421.362309218335  5.303589537443  7.903387602913
6.702642599867  0.209208429991  8.471495171541  7.457738447317  1.274721423157  5.920740040552  1.414637038041  3.524980561330  9.910198830644  2.798204403190  37014.279098823407  2.523846621863  0.080574567403
1.037847048934  5.157027543990  1.564766048780  9.766504839565  9.210874802189  6.473823894401  4.638324531610  4.193427005155  6.578038395243  2.479637787277  86286.809207210485  0.538472995679  5.652948045567
2.147545827187  4.543874675254  9.212178685268  9.375058643104  6.708009339863  4.395098516078  1.239640852744  2.083417738318  1.156049293971  2.250268432464  71243.855779223702  2.150087320115  2.965546724294
0.666909632810  8.996466190589  2.329441411950  9.322479963589  1.811221912991  0.369609631840  4.109428101484  4.388134904500  6.444037726339  5.316975634588  51116.512130516795  0.703331912396  7.780820405671
7.040238742008  0.003284568261  7.059611107400  1.470129939689  2.720513551216  9.827835139826  8.118372519099  7.333449140824  4.586760197431  2.717388438536  58585.555615161750  1.415712042388  2.100999366767
9.078063321749  1.314288644275  8.805817928902  0.072344539122  6.270037326705  0.450494780240  3.928173631613  9.852546854410  0.210066152021  4.718599555457  27479.682290113767  8.016687026857  2.530380859133
4.182635404883  9.263772613911  6.528340626721  5.386747381676  6.529199187474  0.224950513656  7.966215027570  6.185626319813  4.461036184956  3.121077581675  56544.804249907110  0.723233789212  5.624029073871
1.939211653966  3.806504845314  4.594724535006  0.933685943949  9.448971115490  2.068601492444  5.220001040516  9.190953659076  8.921970410579  1.209155000674  63513.839619331570  4.297493643961  0.713938322482
4.446379401028  0.487070504607  8.271601234853  7.343372951099  3.956270837336  1.785277268389  4.677263765211  6.996953470745  2.994665629714  9.097946979555  00793.366372602028  7.791908137795  9.629866551594
7.417690019223  2.209371176185  1.043513542164  9.666262682673  0.883342434938  3.292435021621  6.918317961214  2.422527031115  6.782104086389  9.141624035616  32833.168401508458  2.870091297100  8.449636602551
3.631359304812  3.535407538833  2.012804184480  5.181268400052  2.000417760313  5.331833872465  0.816448557737  1.884848673112  5.482936805083  0.338677494124  42519.353432655098  0.004660866748  3.085683584525
6.074711044736  5.147436478073  7.646769756483  3.242161287701  5.511999890657  3.005082021501  7.546851501791  9.614214416962  7.813033418111  3.553757556509  63767.119749780256  0.292642655827  0.924458299784
7.149511729552  5.773404705553  7.472142150293  2.074006343314  1.463713805810  2.498436138340  1.019862174527  9.820610619028  2.792452950262  0.725950772693  83075.826715239209  3.712197429776  5.706353933615
6.476694479575  6.650523920333  1.087480270008  7.382381340146  3.832453162726  9.342160510816  7.803818573024  7.963928027777  4.418754044132  8.505006035331  99532.063163045610  4.782975344060  4.381073456592

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0501     0.1270        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0003     0.0004        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0086     0.0206        -          -      -
    1  10   0.0097     0.0288        -          -      -
    1  11   0.0041     0.0118        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0179     0.0535     12
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.5599     0.5599        -          -      -
    3  10   0.0000     0.0000        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0501     0.1885   0.0616     28        -          -      -        3     0.0404       44  404330688
    2   *        -          -        -      -   0.0179     0.0535     12        0     0.0000       24 189268443136
    3   *   0.5599     0.5599   0.5599      1        -          -      -        2     0.0359       44  356392160
    4   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       24 200772304896
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.5599     0.7484   0.6214     29   0.0179     0.0535     12        3     0.0404       60 200772304896    384981.66      46128
--------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.5599     0.7484   0.6214     29   0.0179     0.0535     12        3       60 200772304896    384981.66      46128

Clock-opt command complete                CPU:  9541 s (  2.65 hr )  ELAPSE:  9536 s (  2.65 hr )  MEM-PEAK:  2878 MB
Clock-opt command statistics  CPU=4359 sec (1.21 hr) ELAPSED=4344 sec (1.21 hr) MEM-PEAK=2.811 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49129 nets, 0 global routed, 313 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49126, routed nets = 313, across physical hierarchy nets = 0, parasitics cached nets = 49126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 706. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2023-05-24 23:03:08 / Session: 2.65 hr / Command: 1.22 hr / Memory: 2878 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:postcts2.design'. (DES-028)
######## FINISHING POST-CTS OPT #################
######## ROUTE_OPT #################
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Wed May 24 23:03:15 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  48731/48731
Power net VDDH                 2054/2054
Ground net VSS                 50750/50750
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2023-05-24 23:03:16 / Session: 2.66 hr / Command: 0.00 hr / Memory: 2878 MB (FLW-8100)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   79  Alloctr   81  Proc 4710 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr   91  Proc 4710 
Net statistics:
Total number of nets     = 49159
Number of nets to route  = 48815
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 126
Number of nets with min-layer-mode soft-cost-medium = 126
Number of nets with max-layer-mode hard = 126
314 nets are fully connected,
 of which 314 are detail routed and 0 are global routed.
126 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  111  Alloctr  112  Proc 4710 
Average gCell capacity  4.89     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.72     on layer (3)    M3
Average gCell capacity  3.78     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion map] Total (MB): Used  141  Alloctr  143  Proc 4710 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   58  Alloctr   59  Proc    0 
[End of Build Data] Total (MB): Used  141  Alloctr  143  Proc 4710 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  317  Alloctr  319  Proc 4710 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:10 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Initial Routing] Stage (MB): Used   37  Alloctr   36  Proc    0 
[End of Initial Routing] Total (MB): Used  354  Alloctr  355  Proc 4710 
Initial. Routing result:
Initial. Both Dirs: Overflow = 11900 Max = 8 GRCs = 14986 (2.49%)
Initial. H routing: Overflow =  8792 Max = 6 (GRCs =  1) GRCs = 11961 (3.98%)
Initial. V routing: Overflow =  3107 Max = 8 (GRCs =  1) GRCs =  3025 (1.01%)
Initial. M1         Overflow =    44 Max = 1 (GRCs = 87) GRCs =    87 (0.03%)
Initial. M2         Overflow =  2992 Max = 8 (GRCs =  1) GRCs =  2844 (0.95%)
Initial. M3         Overflow =  6827 Max = 6 (GRCs =  1) GRCs =  5866 (1.95%)
Initial. M4         Overflow =    68 Max = 2 (GRCs = 10) GRCs =    81 (0.03%)
Initial. M5         Overflow =  1188 Max = 3 (GRCs =  1) GRCs =  1214 (0.40%)
Initial. M6         Overflow =    47 Max = 3 (GRCs =  1) GRCs =   100 (0.03%)
Initial. M7         Overflow =   731 Max = 3 (GRCs =  2) GRCs =  4794 (1.59%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   851 Max =  4 GRCs =  5105 (2.94%)
Initial. H routing: Overflow =   797 Max =  4 (GRCs =  2) GRCs =  4978 (5.74%)
Initial. V routing: Overflow =    53 Max =  3 (GRCs =  1) GRCs =   127 (0.15%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max =  1 (GRCs = 12) GRCs =    12 (0.01%)
Initial. M3         Overflow =    37 Max =  4 (GRCs =  2) GRCs =    88 (0.10%)
Initial. M4         Overflow =     6 Max =  2 (GRCs =  3) GRCs =    18 (0.02%)
Initial. M5         Overflow =    36 Max =  3 (GRCs =  1) GRCs =   104 (0.12%)
Initial. M6         Overflow =    44 Max =  3 (GRCs =  1) GRCs =    97 (0.11%)
Initial. M7         Overflow =   723 Max =  3 (GRCs =  2) GRCs =  4786 (5.52%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1163326.47
Initial. Layer M1 wire length = 354.51
Initial. Layer M2 wire length = 307463.15
Initial. Layer M3 wire length = 401823.81
Initial. Layer M4 wire length = 177172.09
Initial. Layer M5 wire length = 191020.59
Initial. Layer M6 wire length = 67124.18
Initial. Layer M7 wire length = 18368.14
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 393575
Initial. Via VIA12SQ_C count = 173552
Initial. Via VIA23SQ_C count = 166515
Initial. Via VIA34SQ_C count = 39051
Initial. Via VIA45SQ_C count = 11173
Initial. Via VIA56SQ_C count = 2510
Initial. Via VIA67SQ_C count = 774
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:08 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  356  Alloctr  357  Proc 4710 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3787 Max = 7 GRCs =  6129 (1.02%)
phase1. H routing: Overflow =  1563 Max = 5 (GRCs =    2) GRCs =  4338 (1.44%)
phase1. V routing: Overflow =  2224 Max = 7 (GRCs =    2) GRCs =  1791 (0.60%)
phase1. M1         Overflow =    53 Max = 1 (GRCs =  103) GRCs =   103 (0.03%)
phase1. M2         Overflow =  2213 Max = 7 (GRCs =    2) GRCs =  1762 (0.59%)
phase1. M3         Overflow =  1071 Max = 5 (GRCs =    2) GRCs =   960 (0.32%)
phase1. M4         Overflow =     8 Max = 2 (GRCs =    1) GRCs =    16 (0.01%)
phase1. M5         Overflow =    44 Max = 1 (GRCs =   96) GRCs =    96 (0.03%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =   13) GRCs =    13 (0.00%)
phase1. M7         Overflow =   393 Max = 1 (GRCs = 3179) GRCs =  3179 (1.06%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   422 Max =  2 GRCs =  3319 (1.91%)
phase1. H routing: Overflow =   417 Max =  2 (GRCs =    2) GRCs =  3297 (3.80%)
phase1. V routing: Overflow =     4 Max =  1 (GRCs =   22) GRCs =    22 (0.03%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max =  1 (GRCs =    5) GRCs =     5 (0.01%)
phase1. M3         Overflow =    12 Max =  2 (GRCs =    2) GRCs =    57 (0.07%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =    4) GRCs =     4 (0.00%)
phase1. M5         Overflow =    10 Max =  1 (GRCs =   61) GRCs =    61 (0.07%)
phase1. M6         Overflow =     2 Max =  1 (GRCs =   13) GRCs =    13 (0.01%)
phase1. M7         Overflow =   393 Max =  1 (GRCs = 3179) GRCs =  3179 (3.67%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1197348.89
phase1. Layer M1 wire length = 498.52
phase1. Layer M2 wire length = 308723.22
phase1. Layer M3 wire length = 397076.39
phase1. Layer M4 wire length = 205031.89
phase1. Layer M5 wire length = 200040.99
phase1. Layer M6 wire length = 71941.28
phase1. Layer M7 wire length = 14036.60
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 409983
phase1. Via VIA12SQ_C count = 173552
phase1. Via VIA23SQ_C count = 167154
phase1. Via VIA34SQ_C count = 46987
phase1. Via VIA45SQ_C count = 17563
phase1. Via VIA56SQ_C count = 3715
phase1. Via VIA67SQ_C count = 1012
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:07 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  356  Alloctr  357  Proc 4710 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2679 Max = 4 GRCs =  2425 (0.40%)
phase2. H routing: Overflow =  1348 Max = 4 (GRCs =   8) GRCs =  1182 (0.39%)
phase2. V routing: Overflow =  1330 Max = 4 (GRCs =   5) GRCs =  1243 (0.41%)
phase2. M1         Overflow =    51 Max = 1 (GRCs = 100) GRCs =   100 (0.03%)
phase2. M2         Overflow =  1326 Max = 4 (GRCs =   5) GRCs =  1235 (0.41%)
phase2. M3         Overflow =  1294 Max = 4 (GRCs =   8) GRCs =  1078 (0.36%)
phase2. M4         Overflow =     3 Max = 1 (GRCs =   8) GRCs =     8 (0.00%)
phase2. M5         Overflow =     2 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1208355.11
phase2. Layer M1 wire length = 655.47
phase2. Layer M2 wire length = 310380.95
phase2. Layer M3 wire length = 398037.86
phase2. Layer M4 wire length = 209315.90
phase2. Layer M5 wire length = 200809.47
phase2. Layer M6 wire length = 76637.53
phase2. Layer M7 wire length = 12517.92
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 411627
phase2. Via VIA12SQ_C count = 173606
phase2. Via VIA23SQ_C count = 167281
phase2. Via VIA34SQ_C count = 47739
phase2. Via VIA45SQ_C count = 18088
phase2. Via VIA56SQ_C count = 3916
phase2. Via VIA67SQ_C count = 997
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:18
40% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:18
50% of nets complete Elapsed cpu time: 0:00:28 Elapsed real time: 0:00:28
60% of nets complete Elapsed cpu time: 0:00:29 Elapsed real time: 0:00:28
70% of nets complete Elapsed cpu time: 0:00:29 Elapsed real time: 0:00:28
80% of nets complete Elapsed cpu time: 0:00:29 Elapsed real time: 0:00:28
90% of nets complete Elapsed cpu time: 0:00:29 Elapsed real time: 0:00:28
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:30 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  356  Alloctr  357  Proc 4710 
phase3. Routing result:
phase3. Both Dirs: Overflow =  2250 Max = 4 GRCs =  2046 (0.34%)
phase3. H routing: Overflow =   937 Max = 4 (GRCs =   8) GRCs =   811 (0.27%)
phase3. V routing: Overflow =  1312 Max = 4 (GRCs =   5) GRCs =  1235 (0.41%)
phase3. M1         Overflow =    57 Max = 1 (GRCs = 110) GRCs =   110 (0.04%)
phase3. M2         Overflow =  1312 Max = 4 (GRCs =   5) GRCs =  1229 (0.41%)
phase3. M3         Overflow =   879 Max = 4 (GRCs =   8) GRCs =   700 (0.23%)
phase3. M4         Overflow =     0 Max = 1 (GRCs =   6) GRCs =     6 (0.00%)
phase3. M5         Overflow =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1209862.14
phase3. Layer M1 wire length = 814.78
phase3. Layer M2 wire length = 311631.58
phase3. Layer M3 wire length = 397004.86
phase3. Layer M4 wire length = 209469.45
phase3. Layer M5 wire length = 201143.97
phase3. Layer M6 wire length = 76635.86
phase3. Layer M7 wire length = 13161.64
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 411775
phase3. Via VIA12SQ_C count = 173663
phase3. Via VIA23SQ_C count = 167158
phase3. Via VIA34SQ_C count = 47724
phase3. Via VIA45SQ_C count = 18259
phase3. Via VIA56SQ_C count = 3946
phase3. Via VIA67SQ_C count = 1025
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:01:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:04 total=0:01:04
[End of Whole Chip Routing] Stage (MB): Used  273  Alloctr  272  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  356  Alloctr  357  Proc 4710 

Congestion utilization per direction:
Average vertical track utilization   = 13.96 %
Peak    vertical track utilization   = 133.33 %
Average horizontal track utilization = 15.01 %
Peak    horizontal track utilization = 250.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -29  Proc    0 
[GR: Done] Total (MB): Used  327  Alloctr  331  Proc 4710 
GR Total stats:
[GR: Done] Elapsed real time: 0:01:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:04 total=0:01:05
[GR: Done] Stage (MB): Used  247  Alloctr  250  Proc    0 
[GR: Done] Total (MB): Used  327  Alloctr  331  Proc 4710 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:01:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:06 total=0:01:07
[End of Global Routing] Stage (MB): Used   66  Alloctr   66  Proc    0 
[End of Global Routing] Total (MB): Used  146  Alloctr  147  Proc 4710 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Read routes] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Read routes] Total (MB): Used  129  Alloctr  130  Proc 4710 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 176758 of 513124


[Track Assign: Iteration 0] Elapsed real time: 0:00:11 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Iteration 0] Stage (MB): Used   21  Alloctr   27  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  131  Alloctr  138  Proc 4710 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:22 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[Track Assign: Iteration 1] Stage (MB): Used   21  Alloctr   27  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  132  Alloctr  139  Proc 4710 

Number of wires with overlap after iteration 1 = 94600 of 434270


Wire length and via report:
---------------------------
Number of M1 wires: 25334                 : 0
Number of M2 wires: 202747               VIA12SQ_C: 178975
Number of M3 wires: 150221               VIA23SQ_C: 214316
Number of M4 wires: 39467                VIA34SQ_C: 58080
Number of M5 wires: 13042                VIA45SQ_C: 19513
Number of M6 wires: 2945                 VIA56SQ_C: 4251
Number of M7 wires: 514                  VIA67SQ_C: 1022
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 434270            vias: 476157

Total M1 wire length: 9661.1
Total M2 wire length: 321826.8
Total M3 wire length: 412737.8
Total M4 wire length: 215402.5
Total M5 wire length: 201176.8
Total M6 wire length: 77913.7
Total M7 wire length: 13278.3
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1251997.0

Longest M1 wire length: 4.4
Longest M2 wire length: 282.1
Longest M3 wire length: 423.8
Longest M4 wire length: 373.6
Longest M5 wire length: 522.6
Longest M6 wire length: 314.3
Longest M7 wire length: 251.1
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:28 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[Track Assign: Done] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: Done] Total (MB): Used  118  Alloctr  120  Proc 4710 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used  132  Alloctr  133  Proc 4710 
Total number of nets = 49159, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/3050 Partitions, Violations = 0
Routed  15/3050 Partitions, Violations =        4
Routed  30/3050 Partitions, Violations =        6
Routed  45/3050 Partitions, Violations =        4
Routed  60/3050 Partitions, Violations =        4
Routed  75/3050 Partitions, Violations =        4
Routed  90/3050 Partitions, Violations =        10
Routed  105/3050 Partitions, Violations =       18
Routed  120/3050 Partitions, Violations =       10
Routed  135/3050 Partitions, Violations =       5
Routed  150/3050 Partitions, Violations =       13
Routed  165/3050 Partitions, Violations =       41
Routed  180/3050 Partitions, Violations =       60
Routed  195/3050 Partitions, Violations =       123
Routed  210/3050 Partitions, Violations =       111
Routed  225/3050 Partitions, Violations =       162
Routed  240/3050 Partitions, Violations =       144
Routed  255/3050 Partitions, Violations =       133
Routed  270/3050 Partitions, Violations =       143
Routed  285/3050 Partitions, Violations =       204
Routed  300/3050 Partitions, Violations =       222
Routed  315/3050 Partitions, Violations =       267
Routed  330/3050 Partitions, Violations =       254
Routed  345/3050 Partitions, Violations =       272
Routed  360/3050 Partitions, Violations =       301
Routed  375/3050 Partitions, Violations =       312
Routed  390/3050 Partitions, Violations =       387
Routed  405/3050 Partitions, Violations =       360
Routed  420/3050 Partitions, Violations =       321
Routed  435/3050 Partitions, Violations =       336
Routed  450/3050 Partitions, Violations =       344
Routed  465/3050 Partitions, Violations =       351
Routed  480/3050 Partitions, Violations =       355
Routed  495/3050 Partitions, Violations =       369
Routed  510/3050 Partitions, Violations =       421
Routed  526/3050 Partitions, Violations =       442
Routed  540/3050 Partitions, Violations =       482
Routed  555/3050 Partitions, Violations =       464
Routed  570/3050 Partitions, Violations =       468
Routed  585/3050 Partitions, Violations =       510
Routed  600/3050 Partitions, Violations =       545
Routed  615/3050 Partitions, Violations =       560
Routed  630/3050 Partitions, Violations =       570
Routed  645/3050 Partitions, Violations =       618
Routed  660/3050 Partitions, Violations =       689
Routed  675/3050 Partitions, Violations =       673
Routed  690/3050 Partitions, Violations =       659
Routed  705/3050 Partitions, Violations =       632
Routed  720/3050 Partitions, Violations =       585
Routed  735/3050 Partitions, Violations =       601
Routed  750/3050 Partitions, Violations =       622
Routed  765/3050 Partitions, Violations =       645
Routed  780/3050 Partitions, Violations =       646
Routed  795/3050 Partitions, Violations =       701
Routed  810/3050 Partitions, Violations =       767
Routed  825/3050 Partitions, Violations =       777
Routed  840/3050 Partitions, Violations =       710
Routed  855/3050 Partitions, Violations =       695
Routed  870/3050 Partitions, Violations =       746
Routed  885/3050 Partitions, Violations =       791
Routed  901/3050 Partitions, Violations =       787
Routed  915/3050 Partitions, Violations =       792
Routed  930/3050 Partitions, Violations =       823
Routed  947/3050 Partitions, Violations =       820
Routed  960/3050 Partitions, Violations =       819
Routed  976/3050 Partitions, Violations =       792
Routed  991/3050 Partitions, Violations =       863
Routed  1005/3050 Partitions, Violations =      920
Routed  1021/3050 Partitions, Violations =      963
Routed  1036/3050 Partitions, Violations =      903
Routed  1050/3050 Partitions, Violations =      807
Routed  1065/3050 Partitions, Violations =      816
Routed  1082/3050 Partitions, Violations =      812
Routed  1095/3050 Partitions, Violations =      818
Routed  1110/3050 Partitions, Violations =      784
Routed  1129/3050 Partitions, Violations =      786
Routed  1140/3050 Partitions, Violations =      811
Routed  1155/3050 Partitions, Violations =      830
Routed  1177/3050 Partitions, Violations =      829
Routed  1185/3050 Partitions, Violations =      821
Routed  1200/3050 Partitions, Violations =      884
Routed  1215/3050 Partitions, Violations =      898
Routed  1230/3050 Partitions, Violations =      898
Routed  1245/3050 Partitions, Violations =      922
Routed  1263/3050 Partitions, Violations =      897
Routed  1276/3050 Partitions, Violations =      899
Routed  1290/3050 Partitions, Violations =      889
Routed  1308/3050 Partitions, Violations =      921
Routed  1326/3050 Partitions, Violations =      918
Routed  1335/3050 Partitions, Violations =      876
Routed  1350/3050 Partitions, Violations =      925
Routed  1365/3050 Partitions, Violations =      987
Routed  1380/3050 Partitions, Violations =      986
Routed  1395/3050 Partitions, Violations =      989
Routed  1410/3050 Partitions, Violations =      929
Routed  1426/3050 Partitions, Violations =      932
Routed  1440/3050 Partitions, Violations =      900
Routed  1461/3050 Partitions, Violations =      1043
Routed  1476/3050 Partitions, Violations =      1040
Routed  1485/3050 Partitions, Violations =      1026
Routed  1500/3050 Partitions, Violations =      980
Routed  1526/3050 Partitions, Violations =      1015
Routed  1530/3050 Partitions, Violations =      1014
Routed  1545/3050 Partitions, Violations =      1069
Routed  1563/3050 Partitions, Violations =      1143
Routed  1576/3050 Partitions, Violations =      1146
Routed  1590/3050 Partitions, Violations =      1156
Routed  1605/3050 Partitions, Violations =      1113
Routed  1626/3050 Partitions, Violations =      1110
Routed  1635/3050 Partitions, Violations =      1103
Routed  1650/3050 Partitions, Violations =      1154
Routed  1665/3050 Partitions, Violations =      1161
Routed  1680/3050 Partitions, Violations =      1161
Routed  1695/3050 Partitions, Violations =      1107
Routed  1726/3050 Partitions, Violations =      1077
Routed  1727/3050 Partitions, Violations =      1077
Routed  1740/3050 Partitions, Violations =      1078
Routed  1755/3050 Partitions, Violations =      1168
Routed  1776/3050 Partitions, Violations =      1167
Routed  1785/3050 Partitions, Violations =      1178
Routed  1800/3050 Partitions, Violations =      1173
Routed  1826/3050 Partitions, Violations =      1120
Routed  1830/3050 Partitions, Violations =      1120
Routed  1845/3050 Partitions, Violations =      1147
Routed  1875/3050 Partitions, Violations =      1175
Routed  1876/3050 Partitions, Violations =      1175
Routed  1890/3050 Partitions, Violations =      1166
Routed  1905/3050 Partitions, Violations =      1170
Routed  1923/3050 Partitions, Violations =      1170
Routed  1935/3050 Partitions, Violations =      1164
Routed  1950/3050 Partitions, Violations =      1147
Routed  1970/3050 Partitions, Violations =      1147
Routed  1980/3050 Partitions, Violations =      1151
Routed  1995/3050 Partitions, Violations =      1174
Routed  2016/3050 Partitions, Violations =      1171
Routed  2025/3050 Partitions, Violations =      1189
Routed  2040/3050 Partitions, Violations =      1222
Routed  2061/3050 Partitions, Violations =      1220
Routed  2070/3050 Partitions, Violations =      1200
Routed  2085/3050 Partitions, Violations =      1187
Routed  2105/3050 Partitions, Violations =      1189
Routed  2115/3050 Partitions, Violations =      1198
Routed  2130/3050 Partitions, Violations =      1193
Routed  2148/3050 Partitions, Violations =      1191
Routed  2160/3050 Partitions, Violations =      1181
Routed  2175/3050 Partitions, Violations =      1238
Routed  2190/3050 Partitions, Violations =      1238
Routed  2205/3050 Partitions, Violations =      1216
Routed  2231/3050 Partitions, Violations =      1245
Routed  2235/3050 Partitions, Violations =      1245
Routed  2250/3050 Partitions, Violations =      1258
Routed  2271/3050 Partitions, Violations =      1256
Routed  2280/3050 Partitions, Violations =      1253
Routed  2295/3050 Partitions, Violations =      1244
Routed  2310/3050 Partitions, Violations =      1244
Routed  2325/3050 Partitions, Violations =      1232
Routed  2348/3050 Partitions, Violations =      1252
Routed  2355/3050 Partitions, Violations =      1259
Routed  2370/3050 Partitions, Violations =      1259
Routed  2385/3050 Partitions, Violations =      1237
Routed  2400/3050 Partitions, Violations =      1231
Routed  2421/3050 Partitions, Violations =      1227
Routed  2430/3050 Partitions, Violations =      1228
Routed  2445/3050 Partitions, Violations =      1217
Routed  2460/3050 Partitions, Violations =      1223
Routed  2475/3050 Partitions, Violations =      1284
Routed  2490/3050 Partitions, Violations =      1284
Routed  2505/3050 Partitions, Violations =      1221
Routed  2523/3050 Partitions, Violations =      1221
Routed  2535/3050 Partitions, Violations =      1215
Routed  2555/3050 Partitions, Violations =      1224
Routed  2565/3050 Partitions, Violations =      1222
Routed  2586/3050 Partitions, Violations =      1213
Routed  2595/3050 Partitions, Violations =      1214
Routed  2616/3050 Partitions, Violations =      1204
Routed  2625/3050 Partitions, Violations =      1205
Routed  2645/3050 Partitions, Violations =      1200
Routed  2655/3050 Partitions, Violations =      1200
Routed  2673/3050 Partitions, Violations =      1203
Routed  2685/3050 Partitions, Violations =      1200
Routed  2700/3050 Partitions, Violations =      1200
Routed  2715/3050 Partitions, Violations =      1207
Routed  2730/3050 Partitions, Violations =      1206
Routed  2751/3050 Partitions, Violations =      1212
Routed  2760/3050 Partitions, Violations =      1213
Routed  2775/3050 Partitions, Violations =      1212
Routed  2798/3050 Partitions, Violations =      1206
Routed  2805/3050 Partitions, Violations =      1205
Routed  2820/3050 Partitions, Violations =      1205
Routed  2841/3050 Partitions, Violations =      1210
Routed  2850/3050 Partitions, Violations =      1205
Routed  2865/3050 Partitions, Violations =      1205
Routed  2880/3050 Partitions, Violations =      1204
Routed  2898/3050 Partitions, Violations =      1205
Routed  2915/3050 Partitions, Violations =      1210
Routed  2931/3050 Partitions, Violations =      1204
Routed  2946/3050 Partitions, Violations =      1204
Routed  2960/3050 Partitions, Violations =      1204
Routed  2973/3050 Partitions, Violations =      1204
Routed  2985/3050 Partitions, Violations =      1204

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1204
        Diff net spacing : 591
        Diff net via-cut spacing : 16
        Less than minimum area : 85
        Less than minimum enclosed area : 2
        Less than minimum width : 2
        Same net spacing : 206
        Short : 302

[Iter 0] Elapsed real time: 0:03:24 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:03:25 total=0:03:28
[Iter 0] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 0] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/500 Partitions, Violations =  1151
Routed  2/500 Partitions, Violations =  1115
Routed  4/500 Partitions, Violations =  1090
Routed  6/500 Partitions, Violations =  1072
Routed  8/500 Partitions, Violations =  1049
Routed  10/500 Partitions, Violations = 1036
Routed  12/500 Partitions, Violations = 1003
Routed  14/500 Partitions, Violations = 993
Routed  16/500 Partitions, Violations = 971
Routed  18/500 Partitions, Violations = 945
Routed  20/500 Partitions, Violations = 935
Routed  22/500 Partitions, Violations = 905
Routed  24/500 Partitions, Violations = 897
Routed  26/500 Partitions, Violations = 884
Routed  28/500 Partitions, Violations = 870
Routed  30/500 Partitions, Violations = 864
Routed  32/500 Partitions, Violations = 832
Routed  34/500 Partitions, Violations = 815
Routed  36/500 Partitions, Violations = 789
Routed  38/500 Partitions, Violations = 783
Routed  40/500 Partitions, Violations = 775
Routed  42/500 Partitions, Violations = 768
Routed  44/500 Partitions, Violations = 762
Routed  46/500 Partitions, Violations = 759
Routed  48/500 Partitions, Violations = 731
Routed  50/500 Partitions, Violations = 727
Routed  52/500 Partitions, Violations = 723
Routed  54/500 Partitions, Violations = 715
Routed  56/500 Partitions, Violations = 708
Routed  58/500 Partitions, Violations = 706
Routed  60/500 Partitions, Violations = 699
Routed  62/500 Partitions, Violations = 695
Routed  64/500 Partitions, Violations = 689
Routed  66/500 Partitions, Violations = 682
Routed  68/500 Partitions, Violations = 676
Routed  70/500 Partitions, Violations = 671
Routed  72/500 Partitions, Violations = 663
Routed  74/500 Partitions, Violations = 658
Routed  76/500 Partitions, Violations = 653
Routed  78/500 Partitions, Violations = 649
Routed  80/500 Partitions, Violations = 645
Routed  82/500 Partitions, Violations = 641
Routed  84/500 Partitions, Violations = 637
Routed  86/500 Partitions, Violations = 633
Routed  88/500 Partitions, Violations = 627
Routed  90/500 Partitions, Violations = 625
Routed  92/500 Partitions, Violations = 621
Routed  94/500 Partitions, Violations = 612
Routed  96/500 Partitions, Violations = 610
Routed  98/500 Partitions, Violations = 605
Routed  100/500 Partitions, Violations =        585
Routed  102/500 Partitions, Violations =        575
Routed  104/500 Partitions, Violations =        563
Routed  106/500 Partitions, Violations =        558
Routed  108/500 Partitions, Violations =        555
Routed  110/500 Partitions, Violations =        551
Routed  112/500 Partitions, Violations =        547
Routed  114/500 Partitions, Violations =        545
Routed  116/500 Partitions, Violations =        541
Routed  118/500 Partitions, Violations =        537
Routed  120/500 Partitions, Violations =        535
Routed  122/500 Partitions, Violations =        531
Routed  124/500 Partitions, Violations =        527
Routed  126/500 Partitions, Violations =        525
Routed  128/500 Partitions, Violations =        523
Routed  130/500 Partitions, Violations =        521
Routed  132/500 Partitions, Violations =        518
Routed  134/500 Partitions, Violations =        515
Routed  136/500 Partitions, Violations =        512
Routed  138/500 Partitions, Violations =        510
Routed  140/500 Partitions, Violations =        510
Routed  142/500 Partitions, Violations =        507
Routed  144/500 Partitions, Violations =        505
Routed  146/500 Partitions, Violations =        502
Routed  148/500 Partitions, Violations =        500
Routed  150/500 Partitions, Violations =        498
Routed  152/500 Partitions, Violations =        496
Routed  154/500 Partitions, Violations =        494
Routed  156/500 Partitions, Violations =        492
Routed  158/500 Partitions, Violations =        488
Routed  160/500 Partitions, Violations =        485
Routed  162/500 Partitions, Violations =        483
Routed  164/500 Partitions, Violations =        481
Routed  166/500 Partitions, Violations =        479
Routed  168/500 Partitions, Violations =        477
Routed  170/500 Partitions, Violations =        475
Routed  172/500 Partitions, Violations =        473
Routed  174/500 Partitions, Violations =        471
Routed  176/500 Partitions, Violations =        468
Routed  178/500 Partitions, Violations =        464
Routed  180/500 Partitions, Violations =        462
Routed  182/500 Partitions, Violations =        459
Routed  184/500 Partitions, Violations =        456
Routed  186/500 Partitions, Violations =        451
Routed  188/500 Partitions, Violations =        449
Routed  190/500 Partitions, Violations =        446
Routed  192/500 Partitions, Violations =        444
Routed  194/500 Partitions, Violations =        441
Routed  196/500 Partitions, Violations =        439
Routed  198/500 Partitions, Violations =        437
Routed  200/500 Partitions, Violations =        435
Routed  202/500 Partitions, Violations =        433
Routed  204/500 Partitions, Violations =        431
Routed  206/500 Partitions, Violations =        428
Routed  208/500 Partitions, Violations =        426
Routed  210/500 Partitions, Violations =        424
Routed  212/500 Partitions, Violations =        422
Routed  214/500 Partitions, Violations =        420
Routed  216/500 Partitions, Violations =        418
Routed  218/500 Partitions, Violations =        414
Routed  220/500 Partitions, Violations =        412
Routed  222/500 Partitions, Violations =        409
Routed  224/500 Partitions, Violations =        407
Routed  226/500 Partitions, Violations =        403
Routed  228/500 Partitions, Violations =        401
Routed  230/500 Partitions, Violations =        399
Routed  232/500 Partitions, Violations =        396
Routed  234/500 Partitions, Violations =        394
Routed  236/500 Partitions, Violations =        390
Routed  238/500 Partitions, Violations =        389
Routed  240/500 Partitions, Violations =        387
Routed  242/500 Partitions, Violations =        384
Routed  244/500 Partitions, Violations =        382
Routed  246/500 Partitions, Violations =        380
Routed  248/500 Partitions, Violations =        378
Routed  250/500 Partitions, Violations =        375
Routed  252/500 Partitions, Violations =        373
Routed  254/500 Partitions, Violations =        371
Routed  256/500 Partitions, Violations =        369
Routed  258/500 Partitions, Violations =        367
Routed  260/500 Partitions, Violations =        364
Routed  262/500 Partitions, Violations =        362
Routed  264/500 Partitions, Violations =        360
Routed  266/500 Partitions, Violations =        355
Routed  268/500 Partitions, Violations =        353
Routed  270/500 Partitions, Violations =        351
Routed  272/500 Partitions, Violations =        349
Routed  274/500 Partitions, Violations =        347
Routed  276/500 Partitions, Violations =        343
Routed  278/500 Partitions, Violations =        341
Routed  280/500 Partitions, Violations =        336
Routed  282/500 Partitions, Violations =        334
Routed  284/500 Partitions, Violations =        332
Routed  286/500 Partitions, Violations =        330
Routed  288/500 Partitions, Violations =        327
Routed  290/500 Partitions, Violations =        325
Routed  292/500 Partitions, Violations =        321
Routed  294/500 Partitions, Violations =        317
Routed  296/500 Partitions, Violations =        313
Routed  298/500 Partitions, Violations =        311
Routed  300/500 Partitions, Violations =        309
Routed  302/500 Partitions, Violations =        306
Routed  304/500 Partitions, Violations =        301
Routed  306/500 Partitions, Violations =        299
Routed  308/500 Partitions, Violations =        296
Routed  310/500 Partitions, Violations =        294
Routed  312/500 Partitions, Violations =        289
Routed  314/500 Partitions, Violations =        286
Routed  316/500 Partitions, Violations =        284
Routed  318/500 Partitions, Violations =        281
Routed  320/500 Partitions, Violations =        279
Routed  322/500 Partitions, Violations =        276
Routed  324/500 Partitions, Violations =        274
Routed  326/500 Partitions, Violations =        272
Routed  328/500 Partitions, Violations =        270
Routed  330/500 Partitions, Violations =        268
Routed  332/500 Partitions, Violations =        266
Routed  334/500 Partitions, Violations =        261
Routed  336/500 Partitions, Violations =        259
Routed  338/500 Partitions, Violations =        257
Routed  340/500 Partitions, Violations =        253
Routed  342/500 Partitions, Violations =        248
Routed  344/500 Partitions, Violations =        245
Routed  346/500 Partitions, Violations =        243
Routed  348/500 Partitions, Violations =        241
Routed  350/500 Partitions, Violations =        237
Routed  352/500 Partitions, Violations =        232
Routed  354/500 Partitions, Violations =        228
Routed  356/500 Partitions, Violations =        227
Routed  358/500 Partitions, Violations =        225
Routed  360/500 Partitions, Violations =        221
Routed  362/500 Partitions, Violations =        217
Routed  364/500 Partitions, Violations =        215
Routed  366/500 Partitions, Violations =        213
Routed  368/500 Partitions, Violations =        211
Routed  370/500 Partitions, Violations =        209
Routed  372/500 Partitions, Violations =        207
Routed  374/500 Partitions, Violations =        203
Routed  376/500 Partitions, Violations =        199
Routed  378/500 Partitions, Violations =        195
Routed  380/500 Partitions, Violations =        191
Routed  382/500 Partitions, Violations =        189
Routed  384/500 Partitions, Violations =        186
Routed  386/500 Partitions, Violations =        184
Routed  388/500 Partitions, Violations =        182
Routed  390/500 Partitions, Violations =        180
Routed  392/500 Partitions, Violations =        176
Routed  394/500 Partitions, Violations =        174
Routed  396/500 Partitions, Violations =        167
Routed  398/500 Partitions, Violations =        158
Routed  400/500 Partitions, Violations =        152
Routed  402/500 Partitions, Violations =        146
Routed  404/500 Partitions, Violations =        140
Routed  406/500 Partitions, Violations =        134
Routed  408/500 Partitions, Violations =        128
Routed  410/500 Partitions, Violations =        124
Routed  412/500 Partitions, Violations =        120
Routed  414/500 Partitions, Violations =        116
Routed  416/500 Partitions, Violations =        112
Routed  418/500 Partitions, Violations =        108
Routed  420/500 Partitions, Violations =        104
Routed  422/500 Partitions, Violations =        100
Routed  424/500 Partitions, Violations =        100
Routed  426/500 Partitions, Violations =        96
Routed  428/500 Partitions, Violations =        92
Routed  430/500 Partitions, Violations =        88
Routed  432/500 Partitions, Violations =        84
Routed  434/500 Partitions, Violations =        80
Routed  436/500 Partitions, Violations =        76
Routed  438/500 Partitions, Violations =        72
Routed  440/500 Partitions, Violations =        71
Routed  442/500 Partitions, Violations =        69
Routed  444/500 Partitions, Violations =        68
Routed  446/500 Partitions, Violations =        67
Routed  448/500 Partitions, Violations =        66
Routed  450/500 Partitions, Violations =        65
Routed  452/500 Partitions, Violations =        63
Routed  454/500 Partitions, Violations =        61
Routed  456/500 Partitions, Violations =        59
Routed  458/500 Partitions, Violations =        57
Routed  460/500 Partitions, Violations =        55
Routed  462/500 Partitions, Violations =        53
Routed  464/500 Partitions, Violations =        51
Routed  466/500 Partitions, Violations =        50
Routed  468/500 Partitions, Violations =        48
Routed  470/500 Partitions, Violations =        46
Routed  472/500 Partitions, Violations =        44
Routed  474/500 Partitions, Violations =        42
Routed  476/500 Partitions, Violations =        40
Routed  478/500 Partitions, Violations =        38
Routed  480/500 Partitions, Violations =        36
Routed  482/500 Partitions, Violations =        34
Routed  484/500 Partitions, Violations =        32
Routed  486/500 Partitions, Violations =        30
Routed  488/500 Partitions, Violations =        28
Routed  490/500 Partitions, Violations =        26
Routed  492/500 Partitions, Violations =        24
Routed  494/500 Partitions, Violations =        22
Routed  496/500 Partitions, Violations =        19
Routed  498/500 Partitions, Violations =        18
Routed  500/500 Partitions, Violations =        16

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        Diff net spacing : 12
        Short : 4

[Iter 1] Elapsed real time: 0:03:38 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:03:38 total=0:03:41
[Iter 1] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 1] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 1 with 500 parts

Start DR iteration 2: non-uniform partition
Routed  1/8 Partitions, Violations =    13
Routed  2/8 Partitions, Violations =    13
Routed  3/8 Partitions, Violations =    13
Routed  4/8 Partitions, Violations =    11
Routed  5/8 Partitions, Violations =    9
Routed  6/8 Partitions, Violations =    9
Routed  7/8 Partitions, Violations =    9
Routed  8/8 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 5
        Short : 2

[Iter 2] Elapsed real time: 0:03:38 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:03:39 total=0:03:42
[Iter 2] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 2] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 2 with 8 parts

Start DR iteration 3: non-uniform partition
Routed  1/4 Partitions, Violations =    4
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    4
Routed  4/4 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 3] Elapsed real time: 0:03:38 
[Iter 3] Elapsed cpu  time: sys=0:00:02 usr=0:03:39 total=0:03:42
[Iter 3] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 3] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 4] Elapsed real time: 0:03:39 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:03:39 total=0:03:42
[Iter 4] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 4] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 4 with 3 parts

Start DR iteration 5: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 5] Elapsed real time: 0:03:39 
[Iter 5] Elapsed cpu  time: sys=0:00:02 usr=0:03:39 total=0:03:42
[Iter 5] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 5] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 5 with 3 parts

Start DR iteration 6: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 6] Elapsed real time: 0:03:39 
[Iter 6] Elapsed cpu  time: sys=0:00:02 usr=0:03:40 total=0:03:43
[Iter 6] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 6] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 6 with 3 parts

Start DR iteration 7: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 7] Elapsed real time: 0:03:40 
[Iter 7] Elapsed cpu  time: sys=0:00:02 usr=0:03:40 total=0:03:43
[Iter 7] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 7] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 7 with 3 parts

Start DR iteration 8: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 8] Elapsed real time: 0:03:40 
[Iter 8] Elapsed cpu  time: sys=0:00:02 usr=0:03:41 total=0:03:44
[Iter 8] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 8] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 8 with 3 parts

Start DR iteration 9: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 9] Elapsed real time: 0:03:40 
[Iter 9] Elapsed cpu  time: sys=0:00:02 usr=0:03:41 total=0:03:44
[Iter 9] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 9] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 9 with 3 parts

Start DR iteration 10: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 10] Elapsed real time: 0:03:41 
[Iter 10] Elapsed cpu  time: sys=0:00:02 usr=0:03:41 total=0:03:44
[Iter 10] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 10] Total (MB): Used  159  Alloctr  161  Proc 4710 

End DR iteration 10 with 3 parts

Stop DR since not converging

[DR] Elapsed real time: 0:03:41 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:03:41 total=0:03:44
[DR] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR] Total (MB): Used  127  Alloctr  129  Proc 4710 
[DR: Done] Elapsed real time: 0:03:41 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:03:41 total=0:03:44
[DR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  127  Alloctr  129  Proc 4710 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 87 aligned/redundant DRCs. (ZRT-305)

DR finished with 3 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 2
        Short : 1



Total Wire Length =                    1310828 micron
Total Number of Contacts =             467511
Total Number of Wires =                451985
Total Number of PtConns =              65289
Total Number of Routed Wires =       451985
Total Routed Wire Length =           1302808 micron
Total Number of Routed Contacts =       467511
        Layer                 M1 :       7569 micron
        Layer                 M2 :     337283 micron
        Layer                 M3 :     435487 micron
        Layer                 M4 :     235963 micron
        Layer                 M5 :     202057 micron
        Layer                 M6 :      78751 micron
        Layer                 M7 :      13717 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       1050
        Via   VIA67SQ_C(rot)_1x2 :         14
        Via            VIA56SQ_C :       4300
        Via            VIA45SQ_C :         62
        Via       VIA45SQ_C(rot) :      18548
        Via            VIA34SQ_C :      61990
        Via       VIA34SQ_C(rot) :        231
        Via            VIA23SQ_C :       2027
        Via       VIA23SQ_C(rot) :     200428
        Via            VIA12SQ_C :     158843
        Via       VIA12SQ_C(rot) :      13129
        Via           VIA12BAR_C :       5102
        Via      VIA12BAR_C(rot) :         13
        Via             VIA12BAR :         12
        Via        VIA12BAR(rot) :         57
        Via        VIA12SQ_C_2x1 :       1703
        Via          VIA12SQ_2x1 :          1
        Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.37% (1719 / 467511 vias)
 
    Layer VIA1       =  0.95% (1705   / 178861  vias)
        Weight 1     =  0.95% (1705    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.05% (177156  vias)
    Layer VIA2       =  0.00% (0      / 202455  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (202455  vias)
    Layer VIA3       =  0.00% (0      / 62221   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (62221   vias)
    Layer VIA4       =  0.00% (0      / 18610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18610   vias)
    Layer VIA5       =  0.00% (0      / 4300    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4300    vias)
    Layer VIA6       =  1.32% (14     / 1064    vias)
        Weight 1     =  1.32% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.68% (1050    vias)
 
  Total double via conversion rate    =  0.37% (1719 / 467511 vias)
 
    Layer VIA1       =  0.95% (1705   / 178861  vias)
    Layer VIA2       =  0.00% (0      / 202455  vias)
    Layer VIA3       =  0.00% (0      / 62221   vias)
    Layer VIA4       =  0.00% (0      / 18610   vias)
    Layer VIA5       =  0.00% (0      / 4300    vias)
    Layer VIA6       =  1.32% (14     / 1064    vias)
 
  The optimized via conversion rate based on total routed via count =  0.37% (1719 / 467511 vias)
 
    Layer VIA1       =  0.95% (1705   / 178861  vias)
        Weight 1     =  0.95% (1705    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.05% (177156  vias)
    Layer VIA2       =  0.00% (0      / 202455  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (202455  vias)
    Layer VIA3       =  0.00% (0      / 62221   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (62221   vias)
    Layer VIA4       =  0.00% (0      / 18610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18610   vias)
    Layer VIA5       =  0.00% (0      / 4300    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4300    vias)
    Layer VIA6       =  1.32% (14     / 1064    vias)
        Weight 1     =  1.32% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.68% (1050    vias)
 

Total number of nets = 49159
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 159 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2023-05-24 23:08:40 / Session: 2.75 hr / Command: 0.09 hr / Memory: 2878 MB (FLW-8100)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-05-24 23:08:40 / Session: 2.75 hr / Command: 0.00 hr / Memory: 2878 MB (FLW-8100)
Route-opt command begin                   CPU:  9892 s (  2.75 hr )  ELAPSE:  9887 s (  2.75 hr )  MEM-PEAK:  2878 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49129 nets, 0 global routed, 49126 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Corner: Cmin
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 49126 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49126, routed nets = 49126, across physical hierarchy nets = 0, parasitics cached nets = 49126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 706. (TIM-112)

Route-opt timing update complete          CPU:  9975 s (  2.77 hr )  ELAPSE:  9970 s (  2.77 hr )  MEM-PEAK:  2878 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.1488     0.6922        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.1524     1.7288        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0841     0.3614        -          -      -
    1  10   0.4481    15.6898        -          -      -
    1  11   0.1008     3.9670        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0140     0.0312      4
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.4839     0.4839        -          -      -
    3  10   0.0363     0.0773        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.4481    22.4391  21.7470    417        -          -      -       56     3.9151      123  404330688
    2   *        -          -        -      -   0.0140     0.0312      4        1     0.0137       64 189268443136
    3   *   0.4839     0.5612   0.5612      4        -          -      -       55     3.9054      123  356392160
    4   *        -          -        -      -   0.0000     0.0000      0        1     0.0137       64 200772304896
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.4839    23.0003  22.3082    421   0.0140     0.0312      4       56     3.9151      130 200772304896    384981.66      46128
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.4839    23.0003  22.3082    421   0.0140     0.0312      4       56      130 200772304896    384981.66      46128
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Route-opt initialization complete         CPU: 10004 s (  2.78 hr )  ELAPSE:  9998 s (  2.78 hr )  MEM-PEAK:  2878 MB
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 3.2500 seconds to build cellmap data
Total 0.9100 seconds to load 50710 cell instances into cellmap
Moveable cells: 46183; Application fixed cells: 309; Macro cells: 0; User fixed cells: 4218
48813 out of 48846 data nets are detail routed, 313 out of 313 clock nets are detail routed and total 49159 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.9758, cell height 1.6733, cell area 3.3070 for total 46492 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1         32.69       31.70      0.03      1247       0.385  200772304896.00       46128            2.78      2878

Route-opt optimization Phase 3 Iter  1         32.69       31.70      0.03      1247       0.385  200681291776.00       46118            2.78      2878
Route-opt optimization Phase 3 Iter  2         32.69       31.70      0.03      1247       0.385  200681291776.00       46118            2.78      2878

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Route-opt optimization Phase 4 Iter  1         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.78      2878
Route-opt optimization Phase 4 Iter  2         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.79      2878
Route-opt optimization Phase 4 Iter  3         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.79      2878
Route-opt optimization Phase 4 Iter  4         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.79      2878
Route-opt optimization Phase 4 Iter  5         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.79      2878
Route-opt optimization Phase 4 Iter  6         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.79      2878
Route-opt optimization Phase 4 Iter  7         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.80      2878
Route-opt optimization Phase 4 Iter  8         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.80      2878
Route-opt optimization Phase 4 Iter  9         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.80      2878
Route-opt optimization Phase 4 Iter 10         32.69       31.70      0.03       637       0.385  200666497024.00       46118            2.80      2878

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 5 Iter  1          0.99        0.76      0.03       637       0.385  206345928704.00       46118            2.80      2878
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 6 Iter  1          0.74        0.74      0.03       637       0.385  206361739264.00       46118            2.80      2878
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 7 Iter  1          0.74        0.74      0.03       637       0.385  206215004160.00       46118            2.82      2878

Route-opt optimization Phase 8 Iter  1          0.74        0.74      0.03       637       0.384  204508971008.00       46118            2.83      2878


Route-opt optimization Phase 10 Iter  1         0.74        0.74      0.03       637       0.383  203945017344.00       45903            2.84      2878
Route-opt optimization Phase 10 Iter  2         0.74        0.74      0.03       637       0.383  203945017344.00       45903            2.85      2878

Route-opt optimization Phase 11 Iter  1         0.74        0.74      0.03       637       0.383  203909300224.00       45934            2.85      2878
Route-opt optimization Phase 11 Iter  2         0.74        0.74      0.03       637       0.383  203909300224.00       45934            2.85      2878


Route-opt optimization complete                 0.74        0.74      0.03       637       0.384  204102467584.00       45934            2.85      2878
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 7305
NPLDRC Place Cache: hit rate  66.6%  (7305 / 21842)
NPLDRC Access Cache: unique cache elements 9898
NPLDRC Access Cache: hit rate  54.7%  (9898 / 21859)

Route-opt route preserve complete         CPU: 10278 s (  2.86 hr )  ELAPSE: 10272 s (  2.85 hr )  MEM-PEAK:  2878 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/ORCA_TOP_32224_444892816.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 297 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48478        Yes DEFAULT_VA
      105360         2038        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (112 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (0 sec)
Legalization complete (664 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50516
number of references:               297
number of site rows:                478
number of locations attempted:   654725
number of locations failed:      134669  (20.6%)

Legality of references at locations:
245 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7366      66865     10526 ( 15.7%)      38199      6459 ( 16.9%)  AO22X1_HVT
  1555      14203      7247 ( 51.0%)       6514      3153 ( 48.4%)  SDFFARX1_RVT
  3356      30033      4802 ( 16.0%)      16748      2551 ( 15.2%)  OR2X1_HVT
   996       8370      4272 ( 51.0%)       3438      1605 ( 46.7%)  SDFFNARX1_HVT
  2592      22532      3562 ( 15.8%)      12094      2121 ( 17.5%)  AO22X1_RVT
  2291      20575      3379 ( 16.4%)      10321      1699 ( 16.5%)  AND2X1_HVT
   658       6050      3261 ( 53.9%)       2819      1332 ( 47.3%)  SDFFARX1_HVT
  1666      16708      2194 ( 13.1%)       9142      1390 ( 15.2%)  NAND2X0_LVT
   902       8362      2291 ( 27.4%)       4422      1154 ( 26.1%)  FADDX1_LVT
  1930      18222      2105 ( 11.6%)      10034      1147 ( 11.4%)  INVX0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  AOI21X2_HVT
     1          8         6 ( 75.0%)          8         6 ( 75.0%)  AND3X4_RVT
     1          8         8 (100.0%)          8         4 ( 50.0%)  SDFFASX2_LVT
     2         16        10 ( 62.5%)          8         7 ( 87.5%)  DFFARX2_HVT
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  OR4X1_HVT
     2         24        16 ( 66.7%)         16        11 ( 68.8%)  AND4X2_LVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NOR3X0_RVT
     2         16        15 ( 93.8%)          8         0 (  0.0%)  SDFFNARX2_RVT
     2         16         8 ( 50.0%)          8         7 ( 87.5%)  LSDNSSX1_HVT
     2         16        10 ( 62.5%)         16        10 ( 62.5%)  OA21X2_HVT

Legality of references in rows:
10 references had row failures.
Worst 10 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_RVT
      478       239 ( 50.0%)  LSUPX8_HVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45989 (594107 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.061 um ( 0.04 row height)
rms weighted cell displacement:   0.061 um ( 0.04 row height)
max cell displacement:            3.466 um ( 2.07 row height)
avg cell displacement:            0.003 um ( 0.00 row height)
avg weighted cell displacement:   0.003 um ( 0.00 row height)
number of cells moved:              240
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54430 (NBUFFX2_RVT)
  Input location: (536.072,11.672)
  Legal location: (535.16,15.016)
  Displacement:   3.466 um ( 2.07 row height)
Cell: I_PCI_TOP/U7376 (HADDX1_HVT)
  Input location: (474.512,13.344)
  Legal location: (472.08,13.344)
  Displacement:   2.432 um ( 1.45 row height)
Cell: I_BLENDER_1/U2591 (AO22X1_LVT)
  Input location: (770.608,422.984)
  Legal location: (768.328,422.984)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54432 (NBUFFX2_RVT)
  Input location: (535.008,15.016)
  Legal location: (532.728,15.016)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_54811 (NBUFFX2_RVT)
  Input location: (535.464,13.344)
  Legal location: (533.944,15.016)
  Displacement:   2.260 um ( 1.35 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54611 (NBUFFX2_HVT)
  Input location: (482.72,13.344)
  Legal location: (480.592,13.344)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54397 (NBUFFX2_HVT)
  Input location: (558.264,11.672)
  Legal location: (557.048,13.344)
  Displacement:   2.067 um ( 1.24 row height)
Cell: occ_int2/U_gf_mux_0/ctmTdsLR_1_24113 (AO21X1_LVT)
  Input location: (578.176,20.032)
  Legal location: (576.2,20.032)
  Displacement:   1.976 um ( 1.18 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U9872 (AO22X1_RVT)
  Input location: (576.2,162.152)
  Legal location: (578.176,162.152)
  Displacement:   1.976 um ( 1.18 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_54824 (NBUFFX2_RVT)
  Input location: (533.792,21.704)
  Legal location: (534.552,23.376)
  Displacement:   1.837 um ( 1.10 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 201368
NPLDRC Place Cache: hit rate  61.4%  (201368 / 522149)
NPLDRC Access Cache: unique cache elements 225517
NPLDRC Access Cache: hit rate  56.8%  (225517 / 521926)
Legalization succeeded.
Total Legalizer CPU: 678.442
Total Legalizer Wall Time: 667.719
----------------------------------------------------------------

Route-opt legalization complete           CPU: 10949 s (  3.04 hr )  ELAPSE: 10940 s (  3.04 hr )  MEM-PEAK:  2878 MB
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Wed May 24 23:26:15 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  48518/48549
Power net VDDH                 2042/2042
Ground net VSS                 50525/50556
--------------------------------------------------------------------------------
Information: connections of 62 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
[ECO: DbIn With Extraction] Elapsed real time: 0:00:10 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: DbIn With Extraction] Stage (MB): Used  112  Alloctr  113  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  115  Alloctr  117  Proc 4713 
Warning: Power net VDDH has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Analysis] Elapsed real time: 0:00:10 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: Analysis] Stage (MB): Used  112  Alloctr  113  Proc    0 
[ECO: Analysis] Total (MB): Used  115  Alloctr  117  Proc 4713 
Num of eco nets = 48964
Num of open eco nets = 2045
[ECO: Init] Elapsed real time: 0:00:10 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: Init] Stage (MB): Used  119  Alloctr  120  Proc    0 
[ECO: Init] Total (MB): Used  122  Alloctr  124  Proc 4713 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  127  Alloctr  128  Proc 4713 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used  137  Alloctr  138  Proc 4713 
Net statistics:
Total number of nets     = 48965
Number of nets to route  = 2045
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 126
Number of nets with min-layer-mode soft-cost-medium = 126
Number of nets with max-layer-mode hard = 126
2045 nets are partially connected,
 of which 2045 are detail routed and 97 are global routed.
46890 nets are fully connected,
 of which 46731 are detail routed and 0 are global routed.
126 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   19  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used  156  Alloctr  157  Proc 4713 
Average gCell capacity  4.90     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.72     on layer (3)    M3
Average gCell capacity  3.78     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion map] Total (MB): Used  186  Alloctr  188  Proc 4713 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   56  Alloctr   57  Proc    0 
[End of Build Data] Total (MB): Used  187  Alloctr  189  Proc 4713 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  363  Alloctr  365  Proc 4729 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  364  Alloctr  367  Proc 4729 
Initial. Routing result:
Initial. Both Dirs: Overflow = 10190 Max = 14 GRCs = 14811 (2.46%)
Initial. H routing: Overflow =  4642 Max =  4 (GRCs =    6) GRCs = 10526 (3.50%)
Initial. V routing: Overflow =  5547 Max = 14 (GRCs =    2) GRCs =  4285 (1.43%)
Initial. M1         Overflow =    63 Max =  2 (GRCs =    4) GRCs =    59 (0.02%)
Initial. M2         Overflow =  5357 Max = 14 (GRCs =    2) GRCs =  3748 (1.25%)
Initial. M3         Overflow =  4074 Max =  4 (GRCs =    6) GRCs =  7218 (2.40%)
Initial. M4         Overflow =   177 Max =  2 (GRCs =   21) GRCs =   496 (0.16%)
Initial. M5         Overflow =   164 Max =  2 (GRCs =    8) GRCs =   529 (0.18%)
Initial. M6         Overflow =    12 Max =  1 (GRCs =   41) GRCs =    41 (0.01%)
Initial. M7         Overflow =   340 Max =  1 (GRCs = 2720) GRCs =  2720 (0.90%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   468 Max =  4 GRCs =  3120 (1.80%)
Initial. H routing: Overflow =   422 Max =  2 (GRCs =   17) GRCs =  2965 (3.42%)
Initial. V routing: Overflow =    45 Max =  4 (GRCs =    1) GRCs =   155 (0.18%)
Initial. M1         Overflow =     1 Max =  1 (GRCs =    1) GRCs =     1 (0.00%)
Initial. M2         Overflow =    11 Max =  4 (GRCs =    1) GRCs =    19 (0.02%)
Initial. M3         Overflow =    48 Max =  2 (GRCs =   11) GRCs =   134 (0.15%)
Initial. M4         Overflow =    25 Max =  2 (GRCs =    3) GRCs =   104 (0.12%)
Initial. M5         Overflow =    32 Max =  2 (GRCs =    6) GRCs =   111 (0.13%)
Initial. M6         Overflow =     9 Max =  1 (GRCs =   32) GRCs =    32 (0.04%)
Initial. M7         Overflow =   340 Max =  1 (GRCs = 2719) GRCs =  2719 (3.14%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1139.17
Initial. Layer M1 wire length = 181.37
Initial. Layer M2 wire length = 264.38
Initial. Layer M3 wire length = 604.06
Initial. Layer M4 wire length = 64.37
Initial. Layer M5 wire length = 17.93
Initial. Layer M6 wire length = 7.06
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2180
Initial. Via VIA12SQ_C count = 1378
Initial. Via VIA23SQ_C count = 717
Initial. Via VIA34SQ_C count = 62
Initial. Via VIA45SQ_C count = 19
Initial. Via VIA56SQ_C count = 4
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  365  Alloctr  367  Proc 4729 
phase1. Routing result:
phase1. Both Dirs: Overflow = 10165 Max = 14 GRCs = 14785 (2.46%)
phase1. H routing: Overflow =  4618 Max =  4 (GRCs =    5) GRCs = 10498 (3.49%)
phase1. V routing: Overflow =  5547 Max = 14 (GRCs =    2) GRCs =  4287 (1.43%)
phase1. M1         Overflow =    63 Max =  2 (GRCs =    4) GRCs =    59 (0.02%)
phase1. M2         Overflow =  5357 Max = 14 (GRCs =    2) GRCs =  3750 (1.25%)
phase1. M3         Overflow =  4050 Max =  4 (GRCs =    5) GRCs =  7191 (2.39%)
phase1. M4         Overflow =   177 Max =  2 (GRCs =   21) GRCs =   496 (0.16%)
phase1. M5         Overflow =   163 Max =  2 (GRCs =    8) GRCs =   528 (0.18%)
phase1. M6         Overflow =    12 Max =  1 (GRCs =   41) GRCs =    41 (0.01%)
phase1. M7         Overflow =   340 Max =  1 (GRCs = 2720) GRCs =  2720 (0.90%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   468 Max =  4 GRCs =  3120 (1.80%)
phase1. H routing: Overflow =   422 Max =  2 (GRCs =   17) GRCs =  2965 (3.42%)
phase1. V routing: Overflow =    45 Max =  4 (GRCs =    1) GRCs =   155 (0.18%)
phase1. M1         Overflow =     1 Max =  1 (GRCs =    1) GRCs =     1 (0.00%)
phase1. M2         Overflow =    11 Max =  4 (GRCs =    1) GRCs =    19 (0.02%)
phase1. M3         Overflow =    48 Max =  2 (GRCs =   11) GRCs =   134 (0.15%)
phase1. M4         Overflow =    25 Max =  2 (GRCs =    3) GRCs =   104 (0.12%)
phase1. M5         Overflow =    32 Max =  2 (GRCs =    6) GRCs =   111 (0.13%)
phase1. M6         Overflow =     9 Max =  1 (GRCs =   32) GRCs =    32 (0.04%)
phase1. M7         Overflow =   340 Max =  1 (GRCs = 2719) GRCs =  2719 (3.14%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1256.69
phase1. Layer M1 wire length = 181.37
phase1. Layer M2 wire length = 324.52
phase1. Layer M3 wire length = 612.07
phase1. Layer M4 wire length = 115.42
phase1. Layer M5 wire length = 16.25
phase1. Layer M6 wire length = 7.06
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2214
phase1. Via VIA12SQ_C count = 1378
phase1. Via VIA23SQ_C count = 723
phase1. Via VIA34SQ_C count = 91
phase1. Via VIA45SQ_C count = 18
phase1. Via VIA56SQ_C count = 4
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  365  Alloctr  367  Proc 4729 
phase2. Routing result:
phase2. Both Dirs: Overflow = 10157 Max = 14 GRCs = 14776 (2.46%)
phase2. H routing: Overflow =  4609 Max =  4 (GRCs =    5) GRCs = 10488 (3.49%)
phase2. V routing: Overflow =  5547 Max = 14 (GRCs =    2) GRCs =  4288 (1.43%)
phase2. M1         Overflow =    63 Max =  2 (GRCs =    4) GRCs =    59 (0.02%)
phase2. M2         Overflow =  5357 Max = 14 (GRCs =    2) GRCs =  3751 (1.25%)
phase2. M3         Overflow =  4041 Max =  4 (GRCs =    5) GRCs =  7181 (2.39%)
phase2. M4         Overflow =   177 Max =  2 (GRCs =   21) GRCs =   496 (0.16%)
phase2. M5         Overflow =   163 Max =  2 (GRCs =    8) GRCs =   528 (0.18%)
phase2. M6         Overflow =    12 Max =  1 (GRCs =   41) GRCs =    41 (0.01%)
phase2. M7         Overflow =   340 Max =  1 (GRCs = 2720) GRCs =  2720 (0.90%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =   468 Max =  4 GRCs =  3120 (1.80%)
phase2. H routing: Overflow =   422 Max =  2 (GRCs =   17) GRCs =  2965 (3.42%)
phase2. V routing: Overflow =    45 Max =  4 (GRCs =    1) GRCs =   155 (0.18%)
phase2. M1         Overflow =     1 Max =  1 (GRCs =    1) GRCs =     1 (0.00%)
phase2. M2         Overflow =    11 Max =  4 (GRCs =    1) GRCs =    19 (0.02%)
phase2. M3         Overflow =    48 Max =  2 (GRCs =   11) GRCs =   134 (0.15%)
phase2. M4         Overflow =    25 Max =  2 (GRCs =    3) GRCs =   104 (0.12%)
phase2. M5         Overflow =    32 Max =  2 (GRCs =    6) GRCs =   111 (0.13%)
phase2. M6         Overflow =     9 Max =  1 (GRCs =   32) GRCs =    32 (0.04%)
phase2. M7         Overflow =   340 Max =  1 (GRCs = 2719) GRCs =  2719 (3.14%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1294.22
phase2. Layer M1 wire length = 190.63
phase2. Layer M2 wire length = 341.91
phase2. Layer M3 wire length = 592.77
phase2. Layer M4 wire length = 139.19
phase2. Layer M5 wire length = 22.66
phase2. Layer M6 wire length = 7.06
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2225
phase2. Via VIA12SQ_C count = 1378
phase2. Via VIA23SQ_C count = 720
phase2. Via VIA34SQ_C count = 99
phase2. Via VIA45SQ_C count = 24
phase2. Via VIA56SQ_C count = 4
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  234  Alloctr  235  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  365  Alloctr  367  Proc 4729 

Congestion utilization per direction:
Average vertical track utilization   = 17.39 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 16.65 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -29  Alloctr  -30  Proc    0 
[GR: Done] Total (MB): Used  339  Alloctr  340  Proc 4729 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[GR: Done] Stage (MB): Used  212  Alloctr  212  Proc   16 
[GR: Done] Total (MB): Used  339  Alloctr  340  Proc 4729 
Warning: Shape {1678990 2664200 1680335 2664790} on layer M1 is not on min manufacturing grid. Snap it to {1678990 2664200 1680340 2664790}. The shape belongs to Net: I_PCI_TOP/HFSNET_93. (ZRT-543)
Warning: Shape {2599345 3366440 2600690 3367030} on layer M1 is not on min manufacturing grid. Snap it to {2599340 3366440 2600690 3367030}. The shape belongs to Net: I_PCI_TOP/HFSNET_92. (ZRT-543)
Warning: Shape {2198065 1916520 2200930 1917110} on layer M1 is not on min manufacturing grid. Snap it to {2198060 1916520 2200930 1917110}. The shape belongs to Net: I_PCI_TOP/HFSNET_122. (ZRT-543)
Warning: Shape {7196590 4740540 7197935 4741130} on layer M1 is not on min manufacturing grid. Snap it to {7196590 4740540 7197940 4741130}. The shape belongs to Net: I_BLENDER_1/n3870. (ZRT-543)
Warning: Shape {5023745 222410 5025090 223000} on layer M1 is not on min manufacturing grid. Snap it to {5023740 222410 5025090 223000}. The shape belongs to Net: sd_DQ_out[23]. (ZRT-543)
Warning: Shape {6026190 4138090 6027535 4138680} on layer M1 is not on min manufacturing grid. Snap it to {6026190 4138090 6027540 4138680}. The shape belongs to Net: I_CONTEXT_MEM/n79. (ZRT-543)
Warning: Shape {2064305 1827530 2065650 1828120} on layer M1 is not on min manufacturing grid. Snap it to {2064300 1827530 2065650 1828120}. The shape belongs to Net: I_PCI_TOP/n2441. (ZRT-543)
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Global Routing] Total (MB): Used  159  Alloctr  160  Proc 4729 
[ECO: GR] Elapsed real time: 0:00:18 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[ECO: GR] Stage (MB): Used  156  Alloctr  156  Proc   16 
[ECO: GR] Total (MB): Used  159  Alloctr  160  Proc 4729 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used  128  Alloctr  129  Proc 4729 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 4176 of 8032


[Track Assign: Iteration 0] Elapsed real time: 0:00:04 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  132  Alloctr  134  Proc 4729 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:08 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  132  Alloctr  134  Proc 4729 

Number of wires with overlap after iteration 1 = 3074 of 6496


Wire length and via report:
---------------------------
Number of M1 wires: 2342                  : 0
Number of M2 wires: 2516                 VIA12SQ_C: 2035
Number of M3 wires: 1488                 VIA23SQ_C: 1895
Number of M4 wires: 116                  VIA34SQ_C: 191
Number of M5 wires: 33           VIA45SQ_C: 44
Number of M6 wires: 1            VIA56SQ_C: 2
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 6496              vias: 4167

Total M1 wire length: 671.1
Total M2 wire length: 863.8
Total M3 wire length: 1019.8
Total M4 wire length: 173.1
Total M5 wire length: 42.7
Total M6 wire length: 5.5
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 2775.9

Longest M1 wire length: 3.6
Longest M2 wire length: 6.2
Longest M3 wire length: 9.1
Longest M4 wire length: 9.4
Longest M5 wire length: 3.3
Longest M6 wire length: 5.5
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Warning: Shape {5133960 3483240 5144235 3483800} on layer M3 is not on min manufacturing grid. Snap it to {5133960 3483240 5144240 3483800}. The shape belongs to Net: I_BLENDER_1/HFSNET_94. (ZRT-543)
Warning: Shape {5143675 3483240 5144235 3486840} on layer M2 is not on min manufacturing grid. Snap it to {5143670 3483240 5144240 3486840}. The shape belongs to Net: I_BLENDER_1/HFSNET_94. (ZRT-543)
Warning: Shape {5143080 3486280 5144235 3486840} on layer M2 is not on min manufacturing grid. Snap it to {5143080 3486280 5144240 3486840}. The shape belongs to Net: I_BLENDER_1/HFSNET_94. (ZRT-543)
Warning: Shape {5143675 3489320 5146680 3489880} on layer M3 is not on min manufacturing grid. Snap it to {5143670 3489320 5146680 3489880}. The shape belongs to Net: I_BLENDER_1/HFSNET_94. (ZRT-543)
Warning: Shape {5143675 3488260 5144235 3489880} on layer M3 is not on min manufacturing grid. Snap it to {5143670 3488260 5144240 3489880}. The shape belongs to Net: I_BLENDER_1/HFSNET_94. (ZRT-543)
Warning: Shape {5143080 3488260 5144235 3488820} on layer M3 is not on min manufacturing grid. Snap it to {5143080 3488260 5144240 3488820}. The shape belongs to Net: I_BLENDER_1/HFSNET_94. (ZRT-543)
Warning: Shape {5143405 3483220 5144505 3483820} on layer M3 is not on min manufacturing grid. Snap it to {5143410 3483220 5144500 3483820}. The shape belongs to Net: I_BLENDER_1/HFSNET_94. (ZRT-543)
Warning: Shape {5143655 3482970 5144255 3484070} on layer M3 is not on min manufacturing grid. Snap it to {5143660 3482970 5144250 3484070}. The shape belongs to Net: I_BLENDER_1/HFSNET_94. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:09 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Track Assign: Done] Stage (MB): Used   -1  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  121  Alloctr  123  Proc 4729 
[ECO: CDR] Elapsed real time: 0:00:28 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[ECO: CDR] Stage (MB): Used  118  Alloctr  120  Proc   16 
[ECO: CDR] Total (MB): Used  121  Alloctr  123  Proc 4729 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 48965, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/3050 Partitions, Violations = 0
Routed  15/3050 Partitions, Violations =        0
Routed  30/3050 Partitions, Violations =        0
Routed  45/3050 Partitions, Violations =        0
Routed  60/3050 Partitions, Violations =        0
Routed  75/3050 Partitions, Violations =        0
Routed  90/3050 Partitions, Violations =        0
Routed  105/3050 Partitions, Violations =       0
Routed  120/3050 Partitions, Violations =       0
Routed  135/3050 Partitions, Violations =       0
Routed  150/3050 Partitions, Violations =       0
Routed  165/3050 Partitions, Violations =       0
Routed  180/3050 Partitions, Violations =       0
Routed  195/3050 Partitions, Violations =       0
Routed  210/3050 Partitions, Violations =       0
Routed  225/3050 Partitions, Violations =       2
Routed  240/3050 Partitions, Violations =       0
Routed  255/3050 Partitions, Violations =       0
Routed  270/3050 Partitions, Violations =       0
Routed  285/3050 Partitions, Violations =       0
Routed  300/3050 Partitions, Violations =       0
Routed  315/3050 Partitions, Violations =       0
Routed  330/3050 Partitions, Violations =       4
Routed  345/3050 Partitions, Violations =       4
Routed  360/3050 Partitions, Violations =       4
Routed  375/3050 Partitions, Violations =       4
Routed  390/3050 Partitions, Violations =       15
Routed  405/3050 Partitions, Violations =       15
Routed  420/3050 Partitions, Violations =       2
Routed  435/3050 Partitions, Violations =       2
Routed  450/3050 Partitions, Violations =       5
Routed  465/3050 Partitions, Violations =       6
Routed  480/3050 Partitions, Violations =       38
Routed  495/3050 Partitions, Violations =       37
Routed  510/3050 Partitions, Violations =       33
Routed  526/3050 Partitions, Violations =       33
Routed  540/3050 Partitions, Violations =       17
Routed  555/3050 Partitions, Violations =       12
Routed  570/3050 Partitions, Violations =       11
Routed  585/3050 Partitions, Violations =       11
Routed  600/3050 Partitions, Violations =       4
Routed  615/3050 Partitions, Violations =       8
Routed  630/3050 Partitions, Violations =       14
Routed  645/3050 Partitions, Violations =       17
Routed  660/3050 Partitions, Violations =       9
Routed  675/3050 Partitions, Violations =       6
Routed  690/3050 Partitions, Violations =       8
Routed  705/3050 Partitions, Violations =       8
Routed  720/3050 Partitions, Violations =       6
Routed  735/3050 Partitions, Violations =       7
Routed  750/3050 Partitions, Violations =       7
Routed  765/3050 Partitions, Violations =       10
Routed  780/3050 Partitions, Violations =       9
Routed  795/3050 Partitions, Violations =       8
Routed  810/3050 Partitions, Violations =       9
Routed  825/3050 Partitions, Violations =       9
Routed  840/3050 Partitions, Violations =       21
Routed  855/3050 Partitions, Violations =       20
Routed  870/3050 Partitions, Violations =       23
Routed  885/3050 Partitions, Violations =       23
Routed  901/3050 Partitions, Violations =       23
Routed  915/3050 Partitions, Violations =       24
Routed  930/3050 Partitions, Violations =       12
Routed  947/3050 Partitions, Violations =       12
Routed  960/3050 Partitions, Violations =       8
Routed  976/3050 Partitions, Violations =       8
Routed  991/3050 Partitions, Violations =       8
Routed  1005/3050 Partitions, Violations =      8
Routed  1021/3050 Partitions, Violations =      8
Routed  1036/3050 Partitions, Violations =      8
Routed  1050/3050 Partitions, Violations =      8
Routed  1065/3050 Partitions, Violations =      9
Routed  1082/3050 Partitions, Violations =      9
Routed  1095/3050 Partitions, Violations =      9
Routed  1110/3050 Partitions, Violations =      13
Routed  1129/3050 Partitions, Violations =      13
Routed  1140/3050 Partitions, Violations =      13
Routed  1155/3050 Partitions, Violations =      8
Routed  1177/3050 Partitions, Violations =      8
Routed  1185/3050 Partitions, Violations =      8
Routed  1200/3050 Partitions, Violations =      8
Routed  1215/3050 Partitions, Violations =      8
Routed  1230/3050 Partitions, Violations =      8
Routed  1245/3050 Partitions, Violations =      8
Routed  1263/3050 Partitions, Violations =      10
Routed  1276/3050 Partitions, Violations =      10
Routed  1290/3050 Partitions, Violations =      11
Routed  1308/3050 Partitions, Violations =      9
Routed  1326/3050 Partitions, Violations =      9
Routed  1335/3050 Partitions, Violations =      18
Routed  1350/3050 Partitions, Violations =      18
Routed  1365/3050 Partitions, Violations =      18
Routed  1380/3050 Partitions, Violations =      20
Routed  1395/3050 Partitions, Violations =      14
Routed  1410/3050 Partitions, Violations =      15
Routed  1426/3050 Partitions, Violations =      15
Routed  1440/3050 Partitions, Violations =      15
Routed  1461/3050 Partitions, Violations =      48
Routed  1476/3050 Partitions, Violations =      48
Routed  1485/3050 Partitions, Violations =      46
Routed  1500/3050 Partitions, Violations =      10
Routed  1526/3050 Partitions, Violations =      9
Routed  1530/3050 Partitions, Violations =      9
Routed  1545/3050 Partitions, Violations =      9
Routed  1563/3050 Partitions, Violations =      16
Routed  1576/3050 Partitions, Violations =      16
Routed  1590/3050 Partitions, Violations =      20
Routed  1605/3050 Partitions, Violations =      21
Routed  1626/3050 Partitions, Violations =      21
Routed  1635/3050 Partitions, Violations =      21
Routed  1650/3050 Partitions, Violations =      39
Routed  1665/3050 Partitions, Violations =      41
Routed  1680/3050 Partitions, Violations =      41
Routed  1695/3050 Partitions, Violations =      36
Routed  1726/3050 Partitions, Violations =      17
Routed  1727/3050 Partitions, Violations =      17
Routed  1740/3050 Partitions, Violations =      19
Routed  1755/3050 Partitions, Violations =      13
Routed  1776/3050 Partitions, Violations =      13
Routed  1785/3050 Partitions, Violations =      13
Routed  1800/3050 Partitions, Violations =      19
Routed  1826/3050 Partitions, Violations =      19
Routed  1830/3050 Partitions, Violations =      19
Routed  1845/3050 Partitions, Violations =      21
Routed  1875/3050 Partitions, Violations =      22
Routed  1876/3050 Partitions, Violations =      22
Routed  1890/3050 Partitions, Violations =      24
Routed  1905/3050 Partitions, Violations =      26
Routed  1923/3050 Partitions, Violations =      26
Routed  1935/3050 Partitions, Violations =      26
Routed  1950/3050 Partitions, Violations =      28
Routed  1970/3050 Partitions, Violations =      28
Routed  1980/3050 Partitions, Violations =      28
Routed  1995/3050 Partitions, Violations =      35
Routed  2016/3050 Partitions, Violations =      35
Routed  2025/3050 Partitions, Violations =      36
Routed  2040/3050 Partitions, Violations =      31
Routed  2061/3050 Partitions, Violations =      31
Routed  2070/3050 Partitions, Violations =      32
Routed  2085/3050 Partitions, Violations =      30
Routed  2105/3050 Partitions, Violations =      30
Routed  2115/3050 Partitions, Violations =      32
Routed  2130/3050 Partitions, Violations =      33
Routed  2148/3050 Partitions, Violations =      33
Routed  2160/3050 Partitions, Violations =      33
Routed  2175/3050 Partitions, Violations =      37
Routed  2190/3050 Partitions, Violations =      37
Routed  2205/3050 Partitions, Violations =      33
Routed  2231/3050 Partitions, Violations =      42
Routed  2235/3050 Partitions, Violations =      42
Routed  2250/3050 Partitions, Violations =      32
Routed  2271/3050 Partitions, Violations =      32
Routed  2280/3050 Partitions, Violations =      32
Routed  2295/3050 Partitions, Violations =      48
Routed  2310/3050 Partitions, Violations =      48
Routed  2325/3050 Partitions, Violations =      32
Routed  2348/3050 Partitions, Violations =      33
Routed  2355/3050 Partitions, Violations =      33
Routed  2370/3050 Partitions, Violations =      37
Routed  2385/3050 Partitions, Violations =      37
Routed  2400/3050 Partitions, Violations =      34
Routed  2421/3050 Partitions, Violations =      34
Routed  2430/3050 Partitions, Violations =      34
Routed  2445/3050 Partitions, Violations =      32
Routed  2460/3050 Partitions, Violations =      32
Routed  2475/3050 Partitions, Violations =      40
Routed  2490/3050 Partitions, Violations =      40
Routed  2505/3050 Partitions, Violations =      32
Routed  2523/3050 Partitions, Violations =      32
Routed  2535/3050 Partitions, Violations =      32
Routed  2555/3050 Partitions, Violations =      32
Routed  2565/3050 Partitions, Violations =      32
Routed  2586/3050 Partitions, Violations =      32
Routed  2595/3050 Partitions, Violations =      32
Routed  2616/3050 Partitions, Violations =      32
Routed  2625/3050 Partitions, Violations =      32
Routed  2645/3050 Partitions, Violations =      32
Routed  2655/3050 Partitions, Violations =      32
Routed  2673/3050 Partitions, Violations =      32
Routed  2685/3050 Partitions, Violations =      32
Routed  2700/3050 Partitions, Violations =      32
Routed  2715/3050 Partitions, Violations =      32
Routed  2730/3050 Partitions, Violations =      32
Routed  2751/3050 Partitions, Violations =      32
Routed  2760/3050 Partitions, Violations =      32
Routed  2775/3050 Partitions, Violations =      32
Routed  2798/3050 Partitions, Violations =      32
Routed  2805/3050 Partitions, Violations =      32
Routed  2820/3050 Partitions, Violations =      32
Routed  2841/3050 Partitions, Violations =      32
Routed  2850/3050 Partitions, Violations =      32
Routed  2865/3050 Partitions, Violations =      32
Routed  2880/3050 Partitions, Violations =      32
Routed  2898/3050 Partitions, Violations =      32
Routed  2915/3050 Partitions, Violations =      32
Routed  2931/3050 Partitions, Violations =      32
Routed  2946/3050 Partitions, Violations =      32
Routed  2960/3050 Partitions, Violations =      32
Routed  2973/3050 Partitions, Violations =      32
Routed  2985/3050 Partitions, Violations =      32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        Diff net spacing : 11
        Less than minimum area : 3
        Same net spacing : 3
        Short : 15

[Iter 0] Elapsed real time: 0:01:16 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:16 total=0:01:17
[Iter 0] Stage (MB): Used   36  Alloctr   35  Proc    0 
[Iter 0] Total (MB): Used  157  Alloctr  159  Proc 4729 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/14 Partitions, Violations =   24
Routed  2/14 Partitions, Violations =   21
Routed  3/14 Partitions, Violations =   17
Routed  4/14 Partitions, Violations =   17
Routed  5/14 Partitions, Violations =   16
Routed  6/14 Partitions, Violations =   16
Routed  7/14 Partitions, Violations =   13
Routed  8/14 Partitions, Violations =   11
Routed  9/14 Partitions, Violations =   9
Routed  10/14 Partitions, Violations =  7
Routed  11/14 Partitions, Violations =  5
Routed  12/14 Partitions, Violations =  5
Routed  13/14 Partitions, Violations =  4
Routed  14/14 Partitions, Violations =  4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 1] Elapsed real time: 0:01:17 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:17 total=0:01:18
[Iter 1] Stage (MB): Used   36  Alloctr   35  Proc    0 
[Iter 1] Total (MB): Used  157  Alloctr  159  Proc 4729 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 2] Elapsed real time: 0:01:17 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:17 total=0:01:18
[Iter 2] Stage (MB): Used   36  Alloctr   35  Proc    0 
[Iter 2] Total (MB): Used  157  Alloctr  159  Proc 4729 

End DR iteration 2 with 3 parts

Start DR iteration 3: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 3] Elapsed real time: 0:01:17 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:01:17 total=0:01:18
[Iter 3] Stage (MB): Used   36  Alloctr   35  Proc    0 
[Iter 3] Total (MB): Used  157  Alloctr  159  Proc 4729 

End DR iteration 3 with 3 parts

Start DR iteration 4: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 4] Elapsed real time: 0:01:18 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:01:18 total=0:01:19
[Iter 4] Stage (MB): Used   36  Alloctr   35  Proc    0 
[Iter 4] Total (MB): Used  157  Alloctr  159  Proc 4729 

End DR iteration 4 with 3 parts

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = HFSNET_105
Net 2 = sd_A[1]
Net 3 = I_SDRAM_TOP/I_SDRAM_IF/copt_net_41488
Net 4 = I_SDRAM_TOP/sram_fixnet
Net 5 = I_SDRAM_TOP/sram_fixnet_2
Net 6 = I_SDRAM_TOP/sram_fixnet_4
Net 7 = I_SDRAM_TOP/sram_fixnet_6
Net 8 = I_SDRAM_TOP/sram_fixnet_7
Net 9 = I_SDRAM_TOP/sram_fixnet_8
Net 10 = I_SDRAM_TOP/sram_fixnet_12
Net 11 = I_SDRAM_TOP/sram_fixnet_13
Net 12 = I_SDRAM_TOP/sram_fixnet_16
Net 13 = I_SDRAM_TOP/sram_fixnet_19
Net 14 = I_SDRAM_TOP/sram_fixnet_20
Net 15 = I_SDRAM_TOP/sram_fixnet_21
Net 16 = I_SDRAM_TOP/sram_fixnet_22
Net 17 = I_SDRAM_TOP/sram_fixnet_24
Net 18 = I_SDRAM_TOP/sram_fixnet_25
Net 19 = test_mode
Net 20 = test_si[4]
Net 21 = test_si[1]
Net 22 = pad_in[30]
Net 23 = pad_in[28]
Net 24 = pad_in[26]
Net 25 = pad_in[24]
Net 26 = pad_in[14]
Net 27 = pad_in[12]
Net 28 = pad_in[10]
Net 29 = pad_in[8]
Net 30 = pad_in[2]
Net 31 = aps_rename_25_
Net 32 = aps_rename_26_
Net 33 = aps_rename_28_
Net 34 = aps_rename_31_
Net 35 = aps_rename_34_
Net 36 = aps_rename_41_
Net 37 = aps_rename_46_
Net 38 = pc_be_in[3]
Net 39 = pc_be_in[2]
Net 40 = pc_be_in[1]
Net 41 = pc_be_in[0]
Net 42 = sd_A[8]
Net 43 = sd_A[6]
Net 44 = sd_A[5]
Net 45 = sd_A[3]
Net 46 = sd_A[2]
Net 47 = sd_DQ_in[31]
Net 48 = sd_DQ_in[30]
Net 49 = sd_DQ_in[28]
Net 50 = sd_DQ_in[22]
Net 51 = sd_DQ_in[19]
Net 52 = sd_DQ_in[18]
Net 53 = sd_DQ_in[8]
Net 54 = sd_DQ_in[6]
Net 55 = sd_DQ_in[2]
Net 56 = ZBUF_4_18
Net 57 = ZBUF_4_42
Net 58 = ZBUF_4_27
Net 59 = ZBUF_4_30
Net 60 = ZBUF_4_22
Net 61 = ZBUF_4_44
Net 62 = ZBUF_4_26
Net 63 = ZBUF_4_28
Net 64 = ZBUF_4_24
Net 65 = ZBUF_4_41
Net 66 = ZBUF_4_25
Net 67 = ZBUF_4_29
Net 68 = ZBUF_4_17
Net 69 = ZBUF_4_46
Net 70 = ZBUF_4_33
Net 71 = ZBUF_4_39
Net 72 = ZBUF_4_19
Net 73 = ZBUF_4_43
Net 74 = ZBUF_4_36
Net 75 = ZBUF_4_35
Net 76 = ZBUF_4_20
Net 77 = ZBUF_4_47
Net 78 = ZBUF_4_38
Net 79 = ZBUF_4_32
Net 80 = ZBUF_4_23
Net 81 = ZBUF_4_45
Net 82 = ZBUF_4_34
Net 83 = ZBUF_4_31
Net 84 = ZBUF_4_21
Net 85 = ZBUF_4_53
Net 86 = ZBUF_4_37
Net 87 = ZBUF_4_40
Net 88 = pll_bypass
Net 89 = pll_reset
Net 90 = test_si7
Net 91 = sd_CK
Net 92 = p_abuf506
Net 93 = I_SDRAM_TOP/HFSNET_38
Net 94 = net_sd_wfifo_data_13
Net 95 = I_SDRAM_TOP/HFSNET_73
Net 96 = I_SDRAM_TOP/HFSNET_96
Net 97 = I_SDRAM_TOP/HFSNET_95
Net 98 = I_SDRAM_TOP/HFSNET_74
Net 99 = I_SDRAM_TOP/HFSNET_72
Net 100 = I_SDRAM_TOP/HFSNET_89
.... and 2502 other nets
Total number of changed nets = 2602 (out of 48965)

[DR: Done] Elapsed real time: 0:01:18 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:18 total=0:01:19
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used  126  Alloctr  128  Proc 4729 
[ECO: DR] Elapsed real time: 0:01:46 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:01:46 total=0:01:47
[ECO: DR] Stage (MB): Used  123  Alloctr  124  Proc   16 
[ECO: DR] Total (MB): Used  126  Alloctr  128  Proc 4729 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 195 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 3 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 2
        Short : 1



Total Wire Length =                    1312045 micron
Total Number of Contacts =             467880
Total Number of Wires =                454398
Total Number of PtConns =              65292
Total Number of Routed Wires =       454398
Total Routed Wire Length =           1304021 micron
Total Number of Routed Contacts =       467880
        Layer                 M1 :       7938 micron
        Layer                 M2 :     337626 micron
        Layer                 M3 :     435945 micron
        Layer                 M4 :     236041 micron
        Layer                 M5 :     202045 micron
        Layer                 M6 :      78733 micron
        Layer                 M7 :      13717 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       1050
        Via   VIA67SQ_C(rot)_1x2 :         14
        Via            VIA56SQ_C :       4302
        Via            VIA45SQ_C :         62
        Via       VIA45SQ_C(rot) :      18571
        Via            VIA34SQ_C :      62072
        Via       VIA34SQ_C(rot) :        232
        Via            VIA23SQ_C :       2048
        Via       VIA23SQ_C(rot) :     200819
        Via            VIA12SQ_C :     158542
        Via       VIA12SQ_C(rot) :      13273
        Via           VIA12BAR_C :       5112
        Via      VIA12BAR_C(rot) :         13
        Via             VIA12BAR :         12
        Via        VIA12BAR(rot) :         57
        Via        VIA12SQ_C_2x1 :       1699
        Via          VIA12SQ_2x1 :          1
        Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.37% (1715 / 467880 vias)
 
    Layer VIA1       =  0.95% (1701   / 178710  vias)
        Weight 1     =  0.95% (1701    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.05% (177009  vias)
    Layer VIA2       =  0.00% (0      / 202867  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (202867  vias)
    Layer VIA3       =  0.00% (0      / 62304   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (62304   vias)
    Layer VIA4       =  0.00% (0      / 18633   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18633   vias)
    Layer VIA5       =  0.00% (0      / 4302    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4302    vias)
    Layer VIA6       =  1.32% (14     / 1064    vias)
        Weight 1     =  1.32% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.68% (1050    vias)
 
  Total double via conversion rate    =  0.37% (1715 / 467880 vias)
 
    Layer VIA1       =  0.95% (1701   / 178710  vias)
    Layer VIA2       =  0.00% (0      / 202867  vias)
    Layer VIA3       =  0.00% (0      / 62304   vias)
    Layer VIA4       =  0.00% (0      / 18633   vias)
    Layer VIA5       =  0.00% (0      / 4302    vias)
    Layer VIA6       =  1.32% (14     / 1064    vias)
 
  The optimized via conversion rate based on total routed via count =  0.37% (1715 / 467880 vias)
 
    Layer VIA1       =  0.95% (1701   / 178710  vias)
        Weight 1     =  0.95% (1701    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.05% (177009  vias)
    Layer VIA2       =  0.00% (0      / 202867  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (202867  vias)
    Layer VIA3       =  0.00% (0      / 62304   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (62304   vias)
    Layer VIA4       =  0.00% (0      / 18633   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18633   vias)
    Layer VIA5       =  0.00% (0      / 4302    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4302    vias)
    Layer VIA6       =  1.32% (14     / 1064    vias)
        Weight 1     =  1.32% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.68% (1050    vias)
 

Total number of nets = 48965
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 159 (ZRT-559)

Total Wire Length =                    1312045 micron
Total Number of Contacts =             467880
Total Number of Wires =                454398
Total Number of PtConns =              65292
Total Number of Routed Wires =       454398
Total Routed Wire Length =           1304021 micron
Total Number of Routed Contacts =       467880
        Layer                 M1 :       7938 micron
        Layer                 M2 :     337626 micron
        Layer                 M3 :     435945 micron
        Layer                 M4 :     236041 micron
        Layer                 M5 :     202045 micron
        Layer                 M6 :      78733 micron
        Layer                 M7 :      13717 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       1050
        Via   VIA67SQ_C(rot)_1x2 :         14
        Via            VIA56SQ_C :       4302
        Via            VIA45SQ_C :         62
        Via       VIA45SQ_C(rot) :      18571
        Via            VIA34SQ_C :      62072
        Via       VIA34SQ_C(rot) :        232
        Via            VIA23SQ_C :       2048
        Via       VIA23SQ_C(rot) :     200819
        Via            VIA12SQ_C :     158542
        Via       VIA12SQ_C(rot) :      13273
        Via           VIA12BAR_C :       5112
        Via      VIA12BAR_C(rot) :         13
        Via             VIA12BAR :         12
        Via        VIA12BAR(rot) :         57
        Via        VIA12SQ_C_2x1 :       1699
        Via          VIA12SQ_2x1 :          1
        Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.37% (1715 / 467880 vias)
 
    Layer VIA1       =  0.95% (1701   / 178710  vias)
        Weight 1     =  0.95% (1701    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.05% (177009  vias)
    Layer VIA2       =  0.00% (0      / 202867  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (202867  vias)
    Layer VIA3       =  0.00% (0      / 62304   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (62304   vias)
    Layer VIA4       =  0.00% (0      / 18633   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18633   vias)
    Layer VIA5       =  0.00% (0      / 4302    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4302    vias)
    Layer VIA6       =  1.32% (14     / 1064    vias)
        Weight 1     =  1.32% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.68% (1050    vias)
 
  Total double via conversion rate    =  0.37% (1715 / 467880 vias)
 
    Layer VIA1       =  0.95% (1701   / 178710  vias)
    Layer VIA2       =  0.00% (0      / 202867  vias)
    Layer VIA3       =  0.00% (0      / 62304   vias)
    Layer VIA4       =  0.00% (0      / 18633   vias)
    Layer VIA5       =  0.00% (0      / 4302    vias)
    Layer VIA6       =  1.32% (14     / 1064    vias)
 
  The optimized via conversion rate based on total routed via count =  0.37% (1715 / 467880 vias)
 
    Layer VIA1       =  0.95% (1701   / 178710  vias)
        Weight 1     =  0.95% (1701    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.05% (177009  vias)
    Layer VIA2       =  0.00% (0      / 202867  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (202867  vias)
    Layer VIA3       =  0.00% (0      / 62304   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (62304   vias)
    Layer VIA4       =  0.00% (0      / 18633   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18633   vias)
    Layer VIA5       =  0.00% (0      / 4302    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4302    vias)
    Layer VIA6       =  1.32% (14     / 1064    vias)
        Weight 1     =  1.32% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.68% (1050    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 2602 nets
[ECO: End] Elapsed real time: 0:01:47 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:01:47 total=0:01:49
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   16 
[ECO: End] Total (MB): Used    1  Alloctr    1  Proc 4729 

Route-opt ECO routing complete            CPU: 11058 s (  3.07 hr )  ELAPSE: 11049 s (  3.07 hr )  MEM-PEAK:  2894 MB
Co-efficient Ratio Summary:
4.193421650033  6.578038147571  2.479639249311  7.744189440401  0.485050001038  3.179565838035  5.567215954587  2.894454687461  6.565921211891  9.017933505874  51013.938488828752  4.323486671693  1.233252652744
2.083411276695  1.156041379622  2.250262062270  6.239542741382  3.702212260789  1.840296196262  4.294066090968  7.527894246613  1.807232235656  5.787945247876  55868.041600400240  0.397097792966  4.103039801484
4.388138442887  6.444039802108  5.316978864419  4.229904222011  6.795077596784  7.396778622430  5.671704023879  7.715005928450  9.589705252625  1.237159312873  16869.950992040105  9.855223294441  8.112984319099
7.333443688101  4.586762169709  2.717381668467  4.966923999976  1.759148734708  7.763210639326  6.767907806332  6.983136028863  0.187880872202  8.323019534353  11284.399104926705  0.488889026015  3.922784431613
9.852544092797  0.210066166313  4.718589601643  0.746653463562  4.878808820782  6.857253678475  9.133418263540  9.027927177260  9.823652868544  6.142535074638  36722.168891476362  0.252349206306  7.960826827570
6.185626157190  4.461036140130  3.121071534248  3.657767086041  8.221079584562  4.697562041727  3.871193921160  8.673382650488  6.823459411512  9.024090068484  59023.930741515490  2.096103495569  5.224612840516
9.190953497353  8.921970469417  1.209159052096  4.354660223084  2.681426900558  8.346071932652  2.482444637945  6.735040707054  5.116827109282  8.871731037185  30529.029196126225  1.713778551039  4.671874565211
6.996953218022  2.994665678652  9.097940921977  8.072613999311  3.139776351007  2.170962525475  1.594741769006  4.932222937110  1.703104390412  1.151963326958  46351.383757323827  3.220935908121  6.912928761214
2.422527779492  6.782104038553  9.141628081818  1.286694302201  9.569284260313  2.585844502480  2.551363135935  9.521355540756  3.451201220120  3.477515626530  20972.897517560314  5.369113143230  0.810059357737
1.884848311499  5.482936857014  0.338671440183  2.254213805316  6.109007627270  1.123308107178  4.525607471109  9.858516743640  4.232764605628  4.349321116938  97309.012623299973  3.033315194375  7.540340601791
9.614214154249  7.813033460142  3.553751502568  4.379099436029  1.367026425459  0.202092084649  9.784714951177  4.674579340473  1.712747243968  8.159204300444  53435.964447204136  2.426769201114  1.013351274527
9.820610311529  2.792452953816  0.725954779275  6.300860033674  0.310378470936  4.151570274113  3.615647669442  4.697666952395  6.592108772931  8.964736438944  21753.762475561041  9.370407633680  7.807300773024
7.963928765054  4.418754096163  8.505000081390  7.956584878455  6.721475455105  9.445438763581  6.592122386390  1.793751487431  0.467080027208  6.343957685160  98413.894007674420  8.379460959936  5.608490369922
5.026083284749  3.950064184296  0.221226984777  4.029610814242  9.406669096875  2.789964661318  0.723294414657  8.793225687635  8.918112243023  5.103693796373  61820.188458548444  8.841191493714  4.407243606053
1.697663496129  2.996212257126  9.507759624432  9.677863743056  7.170402387977  1.500032845095  8.970596111512  3.714702187396  8.927205169422  1.698276551398  46221.073909309974  3.372615025195  8.670580716227
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48935 nets, 0 global routed, 48932 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Corner: Cmin
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 48932 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48932, routed nets = 48932, across physical hierarchy nets = 0, parasitics cached nets = 48932, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 702. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0016     0.0029        -          -      -
    1  10   0.0294     0.1575        -          -      -
    1  11   0.0038     0.0069        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.4856     0.4856        -          -      -
    3  10   0.0000     0.0000        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0294     0.1673   0.1673     33        -          -      -       23     0.3543       84  410139136
    2   *        -          -        -      -   0.0000     0.0000      0        1     0.0137       36 192261505024
    3   *   0.4856     0.4856   0.4856      1        -          -      -       20     0.3517       84  361554240
    4   *        -          -        -      -   0.0000     0.0000      0        1     0.0137       36 204102467584
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.4856     0.6529   0.6529     34   0.0000     0.0000      0       23     0.3543       92 204102467584    383510.44      45934
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.4856     0.6529   0.6529     34   0.0000     0.0000      0       23       92 204102467584    383510.44      45934

Route-opt command complete                CPU: 11142 s (  3.10 hr )  ELAPSE: 11133 s (  3.09 hr )  MEM-PEAK:  2894 MB
Route-opt command statistics  CPU=1250 sec (0.35 hr) ELAPSED=1246 sec (0.35 hr) MEM-PEAK=2.826 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-05-24 23:29:28 / Session: 3.09 hr / Command: 0.35 hr / Memory: 2894 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128_RVT has site unit
master SHFILL64_RVT has site unit
master SHFILL3_RVT has site unit
master SHFILL2_RVT has site unit
master SHFILL1_RVT has site unit
 Use site unit (1520)
INFO:: process regular filler master min-vth type: 
2D rule auto detection will enable the following rules:
spacing_rule
va_bound
pg_drc
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128_RVT (128 x 1), SHFILL64_RVT (64 x 1), SHFILL3_RVT (3 x 1), SHFILL2_RVT (2 x 1), SHFILL1_RVT (1 x 1), 
Regular Filler Insertion Complete
... 7512 of regular filler SHFILL128_RVT inserted
... 1689 of regular filler SHFILL64_RVT inserted
... 157753 of regular filler SHFILL3_RVT inserted
... 13982 of regular filler SHFILL2_RVT inserted
... 14814 of regular filler SHFILL1_RVT inserted
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:route2.design'. (DES-028)
Information: Saving block 'ORCA_TOP_lib:ORCA_TOP.design'
######## FINAL REPORTS/OUTPUTS  #################
Information: Design ORCA_TOP has 48935 nets, 0 global routed, 48932 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz, corner name Cmax 
NEX: write corner ID 1 parasitics to ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz, corner name Cmin 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
######## FINISHED ROUTE_OPT + FINAL REPORTS/OUTPUTS #################
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
Information: 22216 out of 22226 POW-035 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> report_timing
Warning: Scenario func_best is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario test_best is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Wed May 24 23:32:05 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: occ_int2/fast_clk_0_clkgt/u_icg (falling clock gating-check end-point clocked by SYS_2x_CLK)
  Mode: test
  Corner: Cmax
  Scenario: test_worst
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                     0.00      0.00
  clock network delay (propagated)                 1.37      1.37

  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                   0.00      1.37 r
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/Q (DFFARX1_LVT)
                                                   0.25      1.62 f
  occ_int2/U_gf_mux_0/ctmTdsLR_1_24113/Y (AO21X1_LVT)
                                                   0.13      1.75 f
  occ_int2/fast_clk_0_clkgt/u_icg/EN (CGLNPRX2_LVT)
                                                   0.00      1.75 f
  data arrival time                                          1.75

  clock SYS_2x_CLK (fall edge)                     1.20      1.20
  clock network delay (propagated)                 0.33      1.53
  clock reconvergence pessimism                    0.02      1.55
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                                   0.00      1.55 f
  clock uncertainty                               -0.10      1.45
  library setup time                              -0.19      1.26
  data required time                                         1.26
  ------------------------------------------------------------------------
  data required time                                         1.26
  data arrival time                                         -1.75
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.49


1
icc2_shell> report_timing -delay_type min
Warning: Scenario func_worst is not configured for hold analysis: skipping. (UIC-058)
Warning: Scenario test_worst is not configured for hold analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Wed May 24 23:32:27 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: sd_DQ_in[10] (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_ (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: Cmin
  Scenario: func_best
  Path Group: **in2reg_default**
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.10      0.10

  sd_DQ_in[10] (in)                                0.00      0.10 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_inst_54661/Y (INVX1_LVT)
                                                   0.01      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_inst_54660/Y (IBUFFX2_HVT)
                                                   0.04      0.16 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54400/Y (NBUFFX2_HVT)
                                                   0.03      0.18 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54598/Y (NBUFFX2_LVT)
                                                   0.01      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54597/Y (NBUFFX2_RVT)
                                                   0.02      0.22 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_HVT)
                                                   0.00      0.22 f
  data arrival time                                          0.22

  clock SDRAM_CLK (rise edge)                      0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  clock reconvergence pessimism                    0.00      0.24
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_HVT)
                                                   0.00      0.24 r
  library hold time                               -0.02      0.21
  data required time                                         0.21
  ------------------------------------------------------------------------
  data required time                                         0.21
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
icc2_shell> o
setting top_design to: 
ORCA_TOP
icc2_shell> 