set ::env(PROJECT_NAME) DCT
set ::env(DESIGN_TOP) dct_syn_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/DCT/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/DCT/rtl/dct_syn_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) arithmetic
