`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: Skill Intern Pvt. Ltd.
// Engineer: Sai Anand B
// 
// Create Date: 08-Nov-2025
// Design Name: 4x4 Binary Multiplier
// Module Name: tb_multiplier_4x4
// Project Name: Design and Implementation of 4x4 Multiplier using Verilog
// Target Devices: Generic FPGA
// Tool Versions: Vivado / ModelSim
// Description: Testbench for verifying 4x4 multiplier functionality
//
// Dependencies: multiplier_4x4.v
//
//////////////////////////////////////////////////////////////////////////////////

module tb_multiplier_4x4;

    // Declare testbench variables
    reg [3:0] A;     // 4-bit input A
    reg [3:0] B;     // 4-bit input B
    wire [7:0] P;    // 8-bit product output

    // Instantiate the Unit Under Test (UUT)
    multiplier_4x4 uut (
        .A(A),
        .B(B),
        .P(P)
    );

    // Initialize inputs
    initial begin
      A = 4'b0001; B = 4'b0001; #10;  // 1 x 1 = 1
        A = 4'b0010; B = 4'b0101; #10;  // 2 x 5 = 10
        A = 4'b0110; B = 4'b0011; #10;  // 6 x 3 = 18
        A = 4'b1010; B = 4'b0100; #10;  // 10 x 4 = 40
        A = 4'b1111; B = 4'b1111; #10;  // 15 x 15 = 225
        A = 4'b0111; B = 4'b1001; #10;  // 7 x 9 = 63

        // End simulation
    end

endmodule
