# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 0.000256 512 4 530 70656 2.376 1.76947 29.8065 52.4391 86.5016 86.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 0.000256 512 4 530 70848 2.3977 1.7793 35.4616 52.5438 92.2957 92.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.000256 512 4 530 70400 2.36854 1.76883 36.9913 52.4006 93.6425 93.7411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 0.000256 512 4 530 70656 2.37622 1.77354 34.2589 52.5372 91.0619 91.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.000256 512 4 530 70800 2.3983 1.77766 34.8162 52.5749 91.6787 91.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 0.000256 512 4 530 70784 2.37683 1.7735 35.6028 52.4959 92.3645 92.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.000256 512 4 530 70560 2.38883 1.77014 36.0127 52.3931 92.6779 92.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 0.000256 512 4 530 70656 2.38118 1.77062 35.169 52.4229 91.8551 91.9539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 0.000256 512 4 530 69888 2.38147 1.7664 34.5104 52.299 91.0706 91.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 0.000256 512 4 530 70400 2.38262 1.77178 37.725 52.3212 94.3162 94.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 0.000256 512 4 530 70656 2.38627 1.77501 42.9306 52.5666 99.769 99.8666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1940 0.000256 512 4 540 70912 2.37162 1.77434 29.9205 52.5476 86.7285 86.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.000256 512 4 540 70880 2.39626 1.77766 30.3365 52.5428 87.1659 87.2649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.000256 512 4 540 70848 2.37331 1.77373 30.4814 52.5085 87.248 87.3452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 0.000256 512 4 540 70784 2.39043 1.77357 30.6924 52.4746 87.4475 87.5499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 0.000256 512 4 540 70656 2.38096 1.76749 32.1735 52.4316 88.8673 88.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 0.000256 512 4 540 70848 2.39709 1.77562 36.3233 52.5325 93.1398 93.2369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.000256 512 4 540 70400 2.36925 1.76742 35.5469 52.406 92.2027 92.3013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 0.000256 512 4 540 70656 2.37795 1.77178 37.805 52.4895 94.5579 94.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.000256 512 4 540 70800 2.40627 1.77696 38.6581 52.579 95.5347 95.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 0.000256 512 4 540 70784 2.37139 1.77322 37.931 52.505 94.695 94.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.000256 512 4 540 70560 2.38976 1.77453 37.8016 52.3953 94.4735 94.5711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 0.000256 512 4 540 70656 2.37933 1.76803 36.0077 52.4335 92.7003 92.8004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 0.000256 512 4 540 69888 2.38541 1.76381 39.2448 52.3486 95.8603 95.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 0.000256 512 4 540 70400 2.3856 1.77334 42.1781 52.3343 98.785 98.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 0.000256 512 4 540 70656 2.38429 1.77539 38.9029 52.5698 95.7467 95.8422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1940 0.000256 512 4 540 70656 2.38022 1.77459 28.6047 52.5278 85.4006 85.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.000256 512 4 540 70720 2.39549 1.77642 32.2963 52.5445 89.1218 89.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.000256 512 4 540 70464 2.3751 1.77322 30.4128 52.4665 87.1402 87.2372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 0.000256 512 4 540 70560 2.3912 1.77174 30.9651 52.5155 87.7586 87.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 0.000256 512 4 540 70400 2.38115 1.76742 30.8003 52.428 87.4919 87.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 0.000256 512 4 540 70560 2.38995 1.77971 38.686 52.5509 95.5186 95.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 0.000256 512 4 540 70272 2.37661 1.77344 27.6294 52.914 84.8099 84.9121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.000256 512 4 540 70400 2.36448 1.76746 38.4714 52.402 95.1171 95.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 0.000256 512 4 540 69760 2.36589 1.76333 26.6541 52.1875 83.083 83.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 0.000256 512 4 540 70272 2.3785 1.77363 35.1692 52.4863 91.9204 92.0208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 0.000256 512 4 540 69888 2.38182 1.7657 25.0929 52.3435 81.7005 81.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.000256 512 4 540 70400 2.41098 1.77757 36.4347 52.5794 93.3171 93.4142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 0.000256 512 4 540 69600 2.39712 1.77078 25.8921 52.3683 82.5393 82.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 0.000256 512 4 540 70336 2.3879 1.77507 45.5701 52.564 102.407 102.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 0.000256 512 4 540 68992 2.36998 1.75395 29.2325 52.4772 85.9471 86.0489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.000256 512 4 540 70080 2.39373 1.77318 44.0837 52.4311 100.796 100.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 0.000256 512 4 540 70080 2.38829 1.76813 30.2491 52.462 86.9826 87.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 0.000256 512 4 540 70144 2.38602 1.77229 43.1713 52.4402 99.8827 99.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 0.000256 512 4 540 69632 2.39411 1.77251 29.086 52.555 85.9189 86.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 0.000256 512 4 540 69888 2.38595 1.76538 38.1481 52.3033 94.7112 94.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 0.000256 512 4 540 69120 2.36893 1.7553 26.4347 51.9636 82.6347 82.7345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 0.000256 512 4 540 69600 2.39379 1.77562 39.7262 52.3726 96.3805 96.4814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 0.000256 512 4 540 68800 2.36749 1.75309 28.6084 51.9611 84.806 84.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1940 0.000256 512 4 552 70784 2.37907 1.77296 29.1396 52.5877 85.9907 86.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 0.000256 512 4 552 70720 2.39677 1.77766 30.8241 52.5551 87.664 87.7612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 0.000256 512 4 552 70656 2.3777 1.77152 30.4541 52.5058 87.2264 87.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 0.000256 512 4 552 70656 2.37891 1.77216 20.445 52.4932 77.2011 77.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 0.000256 512 4 552 70560 2.38698 1.77418 34.6964 52.459 91.4282 91.5235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 0.000256 512 4 552 70336 2.38099 1.77453 22.9627 52.5552 79.785 79.8822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 0.000256 512 4 552 70400 2.37466 1.76794 33.4067 52.426 90.0862 90.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 0.000256 512 4 552 70144 2.39123 1.77152 22.655 52.476 79.409 79.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 0.000256 512 4 552 70560 2.39318 1.77891 37.7085 52.576 94.5678 94.6637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 0.000256 512 4 552 70272 2.36701 1.76947 27.0166 52.3998 83.6637 83.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 0.000256 512 4 552 70400 2.36493 1.76947 36.2223 52.3585 92.8252 92.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 0.000256 512 4 552 69760 2.36627 1.76864 25.6875 52.2332 82.1705 82.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 0.000256 512 4 552 70656 2.37702 1.77152 44.9291 52.4951 101.686 101.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 0.000256 512 4 552 69888 2.38634 1.76781 28.9944 52.2957 85.5605 85.6576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 0.000256 512 4 552 70400 2.41254 1.77718 44.7777 52.5148 101.601 101.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 0.000256 512 4 552 69600 2.3839 1.76803 29.9571 52.3773 86.5999 86.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 0.000256 512 4 552 70336 2.38618 1.77357 42.7219 52.5435 99.5384 99.6399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 0.000256 512 4 552 68992 2.37046 1.75286 28.3067 51.9774 84.5202 84.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 0.000256 512 4 552 70080 2.3984 1.76947 40.2041 52.4327 96.9165 97.0138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 0.000256 512 4 552 70080 2.38554 1.77152 28.3738 52.5168 85.1594 85.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 0.000256 512 4 552 70144 2.38973 1.7703 39.5347 52.4234 96.2316 96.3329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 0.000256 512 4 552 69632 2.39206 1.77296 27.2544 52.564 84.0951 84.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1940 0.000256 512 4 550 70528 2.38826 1.77149 32.7176 52.5774 89.5655 89.6669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 0.000256 512 4 550 70560 2.40566 1.77562 29.763 52.5331 86.5945 86.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1940 0.000256 512 4 550 70080 2.37344 1.76765 19.5343 52.4058 76.194 76.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 0.000256 512 4 550 70272 2.3848 1.77152 31.722 52.5097 88.4999 88.6022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 0.000256 512 4 550 70272 2.38163 1.77117 21.2142 52.532 78.0115 78.1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 0.000256 512 4 550 70336 2.39965 1.77526 33.664 52.4662 90.419 90.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 0.000256 512 4 550 70336 2.38586 1.77018 22.2274 52.5017 78.9976 79.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 0.000256 512 4 550 70144 2.3872 1.76742 34.4963 52.4331 91.1945 91.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 0.000256 512 4 550 70144 2.38758 1.77357 23.4963 52.6063 80.3774 80.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 0.000256 512 4 550 70272 2.40525 1.77888 38.502 52.5789 95.38 95.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 0.000256 512 4 550 69696 2.38586 1.76947 27.3084 52.4484 84.0222 84.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 0.000256 512 4 550 70080 2.37226 1.77149 36.6094 52.4021 93.269 93.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 0.000256 512 4 550 69760 2.3592 1.76166 25.8336 52.2304 82.2994 82.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 0.000256 512 4 550 70272 2.38106 1.77357 44.4095 52.4965 101.173 101.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 0.000256 512 4 550 69888 2.37341 1.76227 29.1698 52.297 85.7167 85.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 0.000256 512 4 550 70400 2.41078 1.77965 44.7427 52.5751 101.624 101.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 0.000256 512 4 550 69600 2.38797 1.76979 30.3686 52.3656 87.0012 87.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 0.000256 512 4 550 70336 2.38746 1.77469 41.4904 52.5057 98.2707 98.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 0.000256 512 4 550 68992 2.36522 1.75395 27.888 51.9815 84.0998 84.1955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 0.000256 512 4 550 70080 2.39456 1.77152 40.2752 52.3837 96.938 97.0322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 0.000256 512 4 550 70080 2.38054 1.76803 28.295 52.4704 85.0278 85.1238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 0.000256 512 4 550 70144 2.37907 1.77203 40.4669 52.4834 97.2153 97.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 0.000256 512 4 550 69632 2.40019 1.7776 27.9462 52.5234 84.7556 84.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1940 0.000256 512 4 544 70528 2.384 1.77152 28.6654 52.5364 85.4727 85.5693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1940 0.000256 512 4 544 70144 2.38678 1.76947 18.838 52.3807 75.4885 75.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 0.000256 512 4 544 70560 2.38643 1.77731 29.4001 52.5499 86.2309 86.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 0.000256 512 4 544 70080 2.38182 1.77347 19.6537 52.3506 76.2734 76.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 0.000256 512 4 544 70464 2.3799 1.77152 32.6756 52.4632 89.4019 89.5004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 0.000256 512 4 544 70272 2.38323 1.77357 20.7116 52.5399 77.5209 77.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 0.000256 512 4 544 70336 2.39616 1.77558 30.9501 52.5068 87.7452 87.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 0.000256 512 4 544 70336 2.38797 1.776 20.4153 52.5054 77.1944 77.2956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 0.000256 512 4 544 69888 2.41258 1.77562 17.1615 52.5418 74.0056 74.1087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 0.000256 512 4 544 70144 2.38371 1.77056 31.9177 52.4356 88.6212 88.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 0.000256 512 4 544 70144 2.39139 1.77152 21.5874 52.4323 78.297 78.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 0.000256 512 4 544 69888 2.38822 1.76634 18.1851 52.3475 74.7973 74.8988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 0.000256 512 4 544 70560 2.40198 1.77766 44.4743 52.5435 101.309 101.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 0.000256 512 4 544 70272 2.36531 1.77018 28.9256 52.4061 85.5822 85.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 0.000256 512 4 544 69984 2.40128 1.77187 24.4922 52.4992 81.2795 81.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 0.000256 512 4 544 70080 2.37328 1.77114 42.1909 52.3616 98.8156 98.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 0.000256 512 4 544 69760 2.36781 1.76301 29.2733 52.1945 85.7111 85.8062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 0.000256 512 4 544 70080 2.37766 1.77152 23.7636 52.4654 80.4947 80.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 0.000256 512 4 544 70272 2.37459 1.76986 38.166 52.4967 94.9209 95.0245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 0.000256 512 4 544 69888 2.37808 1.76464 26.8515 52.2983 83.4076 83.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 0.000256 512 4 544 69120 2.3752 1.76061 24.0803 52.1172 80.4462 80.5458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 0.000256 512 4 544 70400 2.41219 1.77766 40.4225 52.537 97.2605 97.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 0.000256 512 4 544 69600 2.39856 1.76995 27.4723 52.3276 84.0829 84.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 0.000256 512 4 544 68400 2.40586 1.75834 23.492 51.8974 79.6741 79.7841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 0.000256 512 4 544 70336 2.3817 1.77357 37.908 52.5492 94.7247 94.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 0.000256 512 4 544 68992 2.36586 1.7575 26.5572 51.981 82.7702 82.8691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 0.000256 512 4 544 68544 2.3617 1.74899 22.865 51.7513 78.8405 78.9398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 0.000256 512 4 544 70080 2.39616 1.76941 39.0138 52.3884 95.6846 95.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 0.000256 512 4 544 70080 2.37328 1.77075 27.3412 52.5109 84.1126 84.2093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 0.000256 512 4 544 69120 2.41011 1.77482 22.912 52.6005 79.8125 79.9109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 0.000256 512 4 544 70144 2.39018 1.7697 37.578 52.4694 94.3218 94.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 0.000256 512 4 544 69632 2.39069 1.77341 27.3646 52.559 84.1998 84.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 0.000256 512 4 544 69120 2.36621 1.75386 23.2249 51.9647 79.4239 79.5193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 0.000256 512 4 560 70144 2.39306 1.77194 30.4131 52.5818 87.2728 87.3618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1940 0.000256 512 4 560 69888 2.38259 1.76947 20.2236 52.3795 76.8684 76.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 0.000256 512 4 560 70080 2.4089 1.77629 33.7075 52.5494 90.5564 90.6545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 0.000256 512 4 560 69760 2.37744 1.76877 22.4314 52.4048 79.096 79.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1940 0.000256 512 4 560 69600 2.40563 1.77254 18.8589 52.4271 75.5776 75.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 0.000256 512 4 560 69888 2.38102 1.77357 31.7971 52.4518 88.5139 88.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 0.000256 512 4 560 69888 2.38982 1.76947 21.096 52.546 77.91 78.0097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 0.000256 512 4 560 69696 2.38704 1.77085 17.6292 52.4454 74.3472 74.4445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 0.000256 512 4 560 69888 2.40138 1.77152 42.6938 52.5179 99.4946 99.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 0.000256 512 4 560 69888 2.38262 1.77123 27.6485 52.5074 84.422 84.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 0.000256 512 4 560 69888 2.40288 1.77789 23.6822 52.5475 80.5229 80.6198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 0.000256 512 4 560 69888 2.38986 1.76774 41.1964 52.3884 97.8542 97.9502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 0.000256 512 4 560 69632 2.3911 1.76947 26.827 52.4774 83.5778 83.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 0.000256 512 4 560 69120 2.39821 1.76784 21.778 52.2872 78.349 78.4507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 0.000256 512 4 560 69984 2.40406 1.77875 41.4155 52.5553 98.2642 98.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 0.000256 512 4 560 69696 2.38691 1.76979 28.9848 52.447 85.7001 85.7989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 0.000256 512 4 560 69120 2.4024 1.77152 25.3727 52.4906 82.1492 82.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 0.000256 512 4 560 69120 2.36806 1.75968 22.8268 52.1087 79.1728 79.2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 0.000256 512 4 560 69760 2.37405 1.76547 40.9117 52.3988 97.5616 97.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 0.000256 512 4 560 69120 2.37542 1.76128 28.1043 52.1843 84.5389 84.6254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 0.000256 512 4 560 69120 2.3975 1.77165 24.7395 52.5016 81.5248 81.6229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 0.000256 512 4 560 67840 2.38419 1.75309 22.0116 51.9172 78.1765 78.2749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 0.000256 512 4 560 69888 2.38845 1.77206 39.4279 52.5389 96.242 96.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 0.000256 512 4 560 69120 2.39187 1.76762 27.2236 52.2866 83.7834 83.8827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 0.000256 512 4 560 69120 2.38122 1.76109 23.4578 52.1164 79.8249 79.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 0.000256 512 4 560 67584 2.38893 1.752 21.0174 51.9236 77.1981 77.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 0.000256 512 4 560 70000 2.42074 1.77811 39.8883 52.5378 96.738 96.8387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 0.000256 512 4 560 69600 2.40026 1.77382 29.2023 52.3781 85.8653 85.9632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 0.000256 512 4 560 68400 2.3984 1.75626 24.5128 51.845 80.6249 80.7239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 0.000256 512 4 560 68800 2.36845 1.75075 22.6795 51.9241 78.8333 78.9213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 0.000256 512 4 576 70016 2.38598 1.77235 34.0652 52.5484 90.8831 90.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1940 0.000256 512 4 576 69632 2.39411 1.7703 21.662 52.3953 78.3367 78.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1940 0.000256 512 4 576 69888 2.38634 1.7705 18.0929 52.5462 74.9116 75.0103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 0.000256 512 4 576 70080 2.41293 1.77926 32.6591 52.5428 89.5079 89.6072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 0.000256 512 4 576 69760 2.37962 1.76742 21.4658 52.3556 78.0843 78.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 0.000256 512 4 576 69600 2.40832 1.77152 17.9893 52.4302 74.7115 74.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 0.000256 512 4 576 69888 2.38522 1.77357 42.2647 52.5134 99.0498 99.1477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 0.000256 512 4 576 69888 2.38118 1.7761 27.4435 52.5412 84.2533 84.3534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 0.000256 512 4 576 69696 2.37757 1.7703 23.249 52.4413 79.9512 80.0493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 0.000256 512 4 576 69120 2.39142 1.76742 19.901 52.2993 76.4705 76.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 0.000256 512 4 576 69888 2.3985 1.77357 40.4606 52.5074 97.251 97.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 0.000256 512 4 576 69888 2.38262 1.77152 26.7077 52.515 83.4897 83.5887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 0.000256 512 4 576 69888 2.40784 1.77526 22.44 52.5825 79.315 79.4125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 0.000256 512 4 576 68992 2.36339 1.75274 19.734 51.9655 75.9256 76.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 0.000256 512 4 576 69632 2.38682 1.76918 38.7994 52.4387 95.5037 95.6077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 0.000256 512 4 576 69632 2.39139 1.77226 26.0115 52.433 82.718 82.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 0.000256 512 4 576 69120 2.39498 1.76368 22.0915 52.3393 78.7025 78.8009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 0.000256 512 4 576 69632 2.40099 1.77331 19.9644 52.5688 76.8204 76.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 0.000256 512 4 576 69984 2.40573 1.77619 40.2377 52.5405 97.073 97.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 0.000256 512 4 576 69696 2.38483 1.77181 28.4097 52.4049 85.0852 85.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 0.000256 512 4 576 69120 2.41386 1.77562 24.1868 52.4957 80.9831 81.0824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 0.000256 512 4 576 69120 2.3705 1.75712 23.0921 52.1498 79.4858 79.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 0.000256 512 4 576 69760 2.37642 1.76742 40.3735 52.3916 97.0182 97.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 0.000256 512 4 576 69120 2.36906 1.76096 27.8114 52.2443 84.2992 84.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 0.000256 512 4 576 69120 2.38845 1.77149 24.2825 52.5075 81.0647 81.1642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1940 0.000256 512 4 576 67840 2.38624 1.7551 21.8355 51.9171 78.0064 78.1054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 0.000256 512 4 550 69888 2.38816 1.77139 33.2605 52.578 90.1129 90.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1940 0.000256 512 4 550 69632 2.39741 1.76755 22.293 52.4376 79.0084 79.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1940 0.000256 512 4 550 69504 2.39667 1.77363 18.6707 52.4844 75.4353 75.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 0.000256 512 4 550 69920 2.40915 1.77766 31.5949 52.5942 88.4881 88.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 0.000256 512 4 550 69440 2.3855 1.76838 20.7556 52.3996 77.4252 77.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 0.000256 512 4 550 69600 2.4008 1.76947 17.5169 52.3779 74.1781 74.2769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1940 0.000256 512 4 550 69120 2.38358 1.76102 15.4313 52.2225 71.913 72.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 0.000256 512 4 550 69696 2.38787 1.77123 40.4265 52.4523 97.1543 97.2533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 0.000256 512 4 550 69504 2.38621 1.7736 26.3361 52.5044 83.1121 83.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 0.000256 512 4 550 69120 2.39638 1.77117 21.8186 52.4088 78.5045 78.6029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 0.000256 512 4 550 69120 2.39363 1.76413 19.2583 52.3041 75.8338 75.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 0.000256 512 4 550 69664 2.41062 1.77789 38.692 52.5056 95.5009 95.5999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 0.000256 512 4 550 69440 2.40272 1.77152 25.6938 52.546 82.5251 82.6234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 0.000256 512 4 550 69216 2.4184 1.77238 21.3186 52.5831 78.206 78.3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 0.000256 512 4 550 68096 2.38243 1.75542 18.7654 51.9793 74.9962 75.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 0.000256 512 4 550 69632 2.39546 1.76787 37.7883 52.4206 94.4866 94.5881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 0.000256 512 4 550 69632 2.40653 1.77562 25.7944 52.4704 82.5617 82.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 0.000256 512 4 550 69120 2.39082 1.76947 22.145 52.2956 78.7135 78.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 0.000256 512 4 550 69632 2.4009 1.77152 19.6253 52.5572 76.4649 76.5639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 0.000256 512 4 550 69696 2.41171 1.77968 40.6001 52.585 97.4906 97.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 0.000256 512 4 550 69120 2.39603 1.77258 28.447 52.402 85.1324 85.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 0.000256 512 4 550 69120 2.41501 1.7728 24.4069 52.4868 81.1923 81.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 0.000256 512 4 550 67968 2.38227 1.76307 22.4493 52.1081 78.8146 78.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 0.000256 512 4 550 69120 2.41658 1.77562 22.1483 52.5556 79.0074 79.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 0.000256 512 4 550 69440 2.37763 1.76947 38.8685 52.3703 95.4985 95.6014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 0.000256 512 4 550 69120 2.36925 1.76317 28.0203 52.186 84.449 84.5446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 0.000256 512 4 550 69120 2.40419 1.7695 23.8948 52.4724 80.656 80.7525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 0.000256 512 4 550 67840 2.3841 1.75421 21.7008 51.9194 77.8725 77.9735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 0.000256 512 4 550 67200 2.38691 1.75309 22.4827 51.9727 78.7085 78.8029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 0.000256 512 4 540 70144 2.38608 1.7721 30.9076 52.5391 87.7181 87.8164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1940 0.000256 512 4 540 69888 2.3953 1.76947 20.3568 52.3779 77.0118 77.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1940 0.000256 512 4 540 69888 2.39197 1.76947 17.0244 52.4948 73.7934 73.8937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1940 0.000256 512 4 540 69632 2.41053 1.77405 14.9454 52.4329 71.6796 71.7792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 0.000256 512 4 540 70240 2.40467 1.77898 39.7881 52.586 96.6745 96.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 0.000256 512 4 540 69760 2.37251 1.76701 25.6745 52.4064 82.3322 82.4309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 0.000256 512 4 540 69600 2.40038 1.77053 21.6017 52.3836 78.2717 78.3681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 0.000256 512 4 540 69120 2.37962 1.75843 18.798 52.1942 75.2416 75.3416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 0.000256 512 4 540 70080 2.3871 1.77357 37.9588 52.5155 94.7484 94.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 0.000256 512 4 540 69888 2.39002 1.77126 25.052 52.5503 81.8751 81.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 0.000256 512 4 540 69696 2.38726 1.76742 20.9604 52.4406 77.6722 77.7605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 0.000256 512 4 540 69120 2.39338 1.76646 18.3576 52.3092 74.9415 75.0445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 0.000256 512 4 540 69120 2.4023 1.77011 16.5155 52.4506 73.2507 73.3511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 0.000256 512 4 540 70112 2.39834 1.77395 35.6469 52.5197 92.4533 92.5553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 0.000256 512 4 540 69888 2.38064 1.77539 24.1514 52.4968 80.9155 81.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 0.000256 512 4 540 69888 2.41094 1.77475 20.732 52.5804 77.6117 77.7074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 0.000256 512 4 540 68992 2.36762 1.75338 17.9143 52.0211 74.1682 74.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 0.000256 512 4 540 69440 2.3911 1.7647 16.1727 52.1654 72.6067 72.7035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 0.000256 512 4 540 69888 2.3815 1.76608 35.2532 52.3945 91.9112 91.9979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 0.000256 512 4 540 69632 2.39296 1.76742 24.1147 52.4804 80.8658 80.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 0.000256 512 4 540 69120 2.3975 1.76845 20.6315 52.3402 77.2468 77.3439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 0.000256 512 4 540 69632 2.4111 1.77562 18.6897 52.5259 75.5109 75.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 0.000256 512 4 540 67840 2.3913 1.75104 17.4126 51.8792 73.544 73.6379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 0.000256 512 4 576 69632 2.38954 1.7751 31.7983 52.5396 88.6151 88.7151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1940 0.000256 512 4 576 69376 2.39994 1.76688 20.9985 52.3884 77.6678 77.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1940 0.000256 512 4 576 69504 2.39056 1.77152 17.644 52.5474 74.4643 74.5637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1940 0.000256 512 4 576 69120 2.40848 1.77152 15.489 52.4199 72.202 72.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 0.000256 512 4 576 69600 2.41542 1.78176 40.8732 52.554 97.7373 97.8383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 0.000256 512 4 576 69120 2.37379 1.76742 26.314 52.3623 82.9287 83.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 0.000256 512 4 576 69120 2.4096 1.77178 21.5968 52.3836 78.2781 78.3731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 0.000256 512 4 576 68480 2.39232 1.76432 19.2017 52.2423 75.7145 75.8129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1940 0.000256 512 4 576 68800 2.41251 1.77283 17.5118 52.3261 74.1355 74.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 0.000256 512 4 576 69504 2.38259 1.77152 38.7492 52.5087 95.5208 95.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 0.000256 512 4 576 69504 2.38838 1.77152 25.566 52.4841 82.3219 82.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 0.000256 512 4 576 69120 2.39478 1.7697 21.2918 52.3975 77.9667 78.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 0.000256 512 4 576 69120 2.39366 1.7697 19.0226 52.3452 75.6426 75.7399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 0.000256 512 4 576 69120 2.40512 1.76986 16.7775 52.5181 73.5871 73.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 0.000256 512 4 576 69440 2.42278 1.77562 36.7298 52.5192 93.572 93.7072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 0.000256 512 4 576 69440 2.39587 1.77341 24.7067 52.5511 81.5408 81.6458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 0.000256 512 4 576 69216 2.42643 1.77562 20.9633 52.5452 77.8249 77.9264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 0.000256 512 4 576 68096 2.37926 1.75498 18.0329 52.0325 74.3118 74.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 0.000256 512 4 576 68320 2.4088 1.76333 16.4892 52.1624 72.9382 73.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 0.000256 512 4 576 69376 2.38867 1.77357 36.5458 52.3897 93.2104 93.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 0.000256 512 4 576 69120 2.41075 1.77152 25.0831 52.476 81.8535 81.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 0.000256 512 4 576 69120 2.40173 1.76694 21.2548 52.3437 77.8816 77.9834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 0.000256 512 4 576 68608 2.42 1.7744 19.05 52.5292 75.8884 75.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 0.000256 512 4 576 67840 2.39075 1.75501 18.2055 51.8617 74.326 74.4264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 0.000256 512 4 576 67584 2.38957 1.75776 17.2292 51.9539 73.4412 73.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1940 0.000256 512 4 640 69504 2.39226 1.77373 35.5561 52.5297 92.3687 92.4651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1940 0.000256 512 4 640 69504 2.39206 1.77414 37.4944 52.5388 94.3149 94.4142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1940 0.000256 512 4 640 69120 2.39206 1.76861 25.4588 52.4244 82.1587 82.2568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1940 0.000256 512 4 640 69120 2.4031 1.77357 21.6633 52.502 78.4587 78.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1940 0.000256 512 4 640 69120 2.40902 1.77363 18.9151 52.4318 75.6463 75.7503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1940 0.000256 512 4 640 68480 2.38928 1.76176 17.6938 52.1915 74.1524 74.2542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1940 0.000256 512 4 640 68352 2.40522 1.77152 16.7325 52.3426 73.3608 73.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1940 0.000256 512 4 640 68096 2.38272 1.75754 15.6639 52.0242 71.9399 72.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1940 0.000256 512 4 640 68608 2.4193 1.77325 14.3648 52.56 71.2299 71.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1940 0.000256 512 4 540 68992 2.36976 1.75514 15.543 51.9897 71.77 71.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1940 0.000256 512 4 576 68096 2.3873 1.75514 13.0607 52.0164 69.3301 69.4272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1940 0.000256 512 4 550 68320 2.40925 1.76406 12.9004 52.1594 69.3465 69.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1940 0.000256 512 4 576 68320 2.41152 1.7648 15.8444 52.2137 72.3483 72.4299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1940 0.000256 512 4 544 70144 2.39347 1.77357 16.6848 52.4316 73.3957 73.4928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1940 0.000256 512 4 544 69120 2.3689 1.75533 20.1008 52.0279 76.367 76.4613
