 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : input_reorder
Version: T-2022.03-SP3
Date   : Mon Nov 18 21:12:36 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: output_array_reg_3__r__31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[255]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__31_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__31_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[255] (net)                       1                   0.00       0.20 f
  output_array[255] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[254]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__30_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__30_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[254] (net)                       1                   0.00       0.20 f
  output_array[254] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[253]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__29_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__29_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[253] (net)                       1                   0.00       0.20 f
  output_array[253] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[252]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__28_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__28_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[252] (net)                       1                   0.00       0.20 f
  output_array[252] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[251]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__27_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__27_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[251] (net)                       1                   0.00       0.20 f
  output_array[251] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[250]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__26_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__26_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[250] (net)                       1                   0.00       0.20 f
  output_array[250] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[249]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__25_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__25_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[249] (net)                       1                   0.00       0.20 f
  output_array[249] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[248]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__24_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__24_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[248] (net)                       1                   0.00       0.20 f
  output_array[248] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[247]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__23_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__23_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[247] (net)                       1                   0.00       0.20 f
  output_array[247] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[246]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__22_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__22_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[246] (net)                       1                   0.00       0.20 f
  output_array[246] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[245]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__21_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__21_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[245] (net)                       1                   0.00       0.20 f
  output_array[245] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[244]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__20_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__20_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[244] (net)                       1                   0.00       0.20 f
  output_array[244] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[243]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__19_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__19_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[243] (net)                       1                   0.00       0.20 f
  output_array[243] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[242]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__18_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__18_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[242] (net)                       1                   0.00       0.20 f
  output_array[242] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[241]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__17_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__17_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[241] (net)                       1                   0.00       0.20 f
  output_array[241] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[240]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__16_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__16_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[240] (net)                       1                   0.00       0.20 f
  output_array[240] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[239]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__15_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__15_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[239] (net)                       1                   0.00       0.20 f
  output_array[239] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[238]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__14_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__14_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[238] (net)                       1                   0.00       0.20 f
  output_array[238] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[237]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__13_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__13_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[237] (net)                       1                   0.00       0.20 f
  output_array[237] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[236]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__12_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__12_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[236] (net)                       1                   0.00       0.20 f
  output_array[236] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[235]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__11_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__11_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[235] (net)                       1                   0.00       0.20 f
  output_array[235] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[234]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__10_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__10_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[234] (net)                       1                   0.00       0.20 f
  output_array[234] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[233]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__9_/CLK (DFFX1_RVT)               0.08      0.00       0.10 r
  output_array_reg_3__r__9_/Q (DFFX1_RVT)                 0.01      0.10       0.20 f
  output_array[233] (net)                       1                   0.00       0.20 f
  output_array[233] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[232]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__8_/CLK (DFFX1_RVT)               0.08      0.00       0.10 r
  output_array_reg_3__r__8_/Q (DFFX1_RVT)                 0.01      0.10       0.20 f
  output_array[232] (net)                       1                   0.00       0.20 f
  output_array[232] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[231]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__7_/CLK (DFFX1_RVT)               0.08      0.00       0.10 r
  output_array_reg_3__r__7_/Q (DFFX1_RVT)                 0.01      0.10       0.20 f
  output_array[231] (net)                       1                   0.00       0.20 f
  output_array[231] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[230]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__6_/CLK (DFFX1_RVT)               0.08      0.00       0.10 r
  output_array_reg_3__r__6_/Q (DFFX1_RVT)                 0.01      0.10       0.20 f
  output_array[230] (net)                       1                   0.00       0.20 f
  output_array[230] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[229]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__5_/CLK (DFFX1_RVT)               0.08      0.00       0.10 r
  output_array_reg_3__r__5_/Q (DFFX1_RVT)                 0.01      0.10       0.20 f
  output_array[229] (net)                       1                   0.00       0.20 f
  output_array[229] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[228]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__4_/CLK (DFFX1_RVT)               0.08      0.00       0.10 r
  output_array_reg_3__r__4_/Q (DFFX1_RVT)                 0.01      0.10       0.20 f
  output_array[228] (net)                       1                   0.00       0.20 f
  output_array[228] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[227]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__3_/CLK (DFFX1_RVT)               0.08      0.00       0.10 r
  output_array_reg_3__r__3_/Q (DFFX1_RVT)                 0.01      0.10       0.20 f
  output_array[227] (net)                       1                   0.00       0.20 f
  output_array[227] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: output_array_reg_3__r__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[226]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__2_/CLK (DFFX1_RVT)               0.08      0.00       0.10 r
  output_array_reg_3__r__2_/Q (DFFX1_RVT)                 0.01      0.10       0.20 f
  output_array[226] (net)                       1                   0.00       0.20 f
  output_array[226] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
