Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: phases.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "phases.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "phases"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : phases
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/DWWW/Downloads/SimonSays-master/phases211.vhd" in Library work.
Entity <phases> compiled.
Entity <phases> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <phases> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <phases> in library <work> (Architecture <behavioral>).
Entity <phases> analyzed. Unit <phases> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <phases>.
    Related source file is "C:/Users/DWWW/Downloads/SimonSays-master/phases211.vhd".
WARNING:Xst:1780 - Signal <nextstate> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <bcd2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 94                                             |
    | Inputs             | 11                                             |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | preone                                         |
    | Power Up State     | preone                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x2-bit ROM for signal <Seven_Segment_Enable>.
    Found 16x8-bit ROM for signal <Seven_Segment_Display_output$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <bcd>.
    Found 4-bit register for signal <bcd0>.
    Found 4-bit register for signal <bcd1>.
    Found 2-bit up counter for signal <digit_sel>.
    Found 32-bit register for signal <i>.
    Found 32-bit adder for signal <i$share0000>.
    Found 1-bit register for signal <refresh_clk>.
    Found 32-bit up counter for signal <refresh_count>.
    Found 32-bit comparator less for signal <state$cmp_lt0000> created at line 84.
    Found 32-bit comparator less for signal <state$cmp_lt0001> created at line 191.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <phases> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:14]> with one-hot encoding.
----------------------------------
 State          | Encoding
----------------------------------
 preone         | 00000000000001
 pretwo         | 00000000000010
 prethree       | 00000000000100
 prefour        | 00000000010000
 zero           | 00000000001000
 one            | 00000100000000
 two            | 00010000000000
 three          | 00000000100000
 win            | 01000000000000
 over           | 00000010000000
 zerowaitstate  | 00000001000000
 onewaitstate   | 00001000000000
 twowaitstate   | 00100000000000
 threewaitstate | 10000000000000
----------------------------------
WARNING:Xst:1293 - FF/Latch <bcd1_2> has a constant value of 0 in block <phases>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <digit_sel_1> of sequential type is unconnected in block <phases>.
WARNING:Xst:1293 - FF/Latch <bcd1_2> has a constant value of 0 in block <phases>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <phases> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block phases, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 87
 Flip-Flops                                            : 87

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : phases.ngr
Top Level Output File Name         : phases
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 457
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 70
#      LUT2                        : 42
#      LUT2_D                      : 2
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 115
#      LUT4_D                      : 13
#      LUT4_L                      : 9
#      MUXCY                       : 103
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 87
#      FD                          : 1
#      FDC                         : 12
#      FDCE                        : 1
#      FDE                         : 72
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 10
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                      149  out of    704    21%  
 Number of Slice Flip Flops:             87  out of   1408     6%  
 Number of 4 input LUTs:                284  out of   1408    20%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    108    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 86    |
refresh_clk                        | NONE(digit_sel_0)      | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
state_FSM_Acst_FSM_inv(state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(state_FSM_FFd1)   | 14    |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.187ns (Maximum Frequency: 122.146MHz)
   Minimum input arrival time before clock: 8.053ns
   Maximum output required time after clock: 8.529ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.187ns (frequency: 122.146MHz)
  Total number of paths / destination ports: 8094 / 87
-------------------------------------------------------------------------
Delay:               8.187ns (Levels of Logic = 17)
  Source:            i_5 (FF)
  Destination:       i_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_5 to i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.776  i_5 (i_5)
     LUT1:I0->O            1   0.648   0.000  Mcompar_state_cmp_lt0001_cy<0>_0_rt (Mcompar_state_cmp_lt0001_cy<0>_0_rt)
     MUXCY:S->O            1   0.632   0.000  Mcompar_state_cmp_lt0001_cy<0>_0 (Mcompar_state_cmp_lt0001_cy<0>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<1>_0 (Mcompar_state_cmp_lt0001_cy<1>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<2>_0 (Mcompar_state_cmp_lt0001_cy<2>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<3>_0 (Mcompar_state_cmp_lt0001_cy<3>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<4>_0 (Mcompar_state_cmp_lt0001_cy<4>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<5>_0 (Mcompar_state_cmp_lt0001_cy<5>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<6>_0 (Mcompar_state_cmp_lt0001_cy<6>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<7>_0 (Mcompar_state_cmp_lt0001_cy<7>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<8>_0 (Mcompar_state_cmp_lt0001_cy<8>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<9>_0 (Mcompar_state_cmp_lt0001_cy<9>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<10>_0 (Mcompar_state_cmp_lt0001_cy<10>1)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_state_cmp_lt0001_cy<11>_0 (Mcompar_state_cmp_lt0001_cy<11>1)
     MUXCY:CI->O           6   0.269   0.672  Mcompar_state_cmp_lt0001_cy<12>_0 (Mcompar_state_cmp_lt0001_cy<12>1)
     LUT4:I3->O            1   0.648   0.423  i_mux0000<0>324_SW0 (N48)
     LUT4_D:I3->O         31   0.648   1.265  i_mux0000<0>324 (N17)
     LUT4:I3->O            1   0.648   0.000  i_mux0000<8>1 (i_mux0000<8>)
     FDE:D                     0.252          i_8
    ----------------------------------------
    Total                      8.187ns (5.051ns logic, 3.136ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'refresh_clk'
  Clock period: 2.646ns (frequency: 377.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            digit_sel_0 (FF)
  Destination:       digit_sel_0 (FF)
  Source Clock:      refresh_clk rising
  Destination Clock: refresh_clk rising

  Data Path: digit_sel_0 to digit_sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.708  digit_sel_0 (digit_sel_0)
     INV:I->O              2   0.648   0.447  Seven_Segment_Enable<1>1_INV_0 (Seven_Segment_Enable_1_OBUF)
     FD:D                      0.252          digit_sel_0
    ----------------------------------------
    Total                      2.646ns (1.491ns logic, 1.155ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 990 / 126
-------------------------------------------------------------------------
Offset:              8.053ns (Levels of Logic = 6)
  Source:            DIPSW<0> (PAD)
  Destination:       state_FSM_FFd12 (FF)
  Destination Clock: clk rising

  Data Path: DIPSW<0> to state_FSM_FFd12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.849   1.160  DIPSW_0_IBUF (DIPSW_0_IBUF)
     LUT4:I0->O           14   0.648   1.143  state_cmp_eq000123_SW0 (state_cmp_eq0002)
     LUT2:I0->O            1   0.648   0.452  state_FSM_FFd10-In21_SW0 (N34)
     LUT4:I2->O            3   0.648   0.534  state_FSM_FFd10-In21 (N53)
     LUT4_D:I3->O          1   0.648   0.423  state_FSM_FFd13-In9 (state_FSM_FFd12-In9)
     LUT4:I3->O            1   0.648   0.000  state_FSM_FFd12-In17 (state_FSM_FFd12-In)
     FDC:D                     0.252          state_FSM_FFd12
    ----------------------------------------
    Total                      8.053ns (4.341ns logic, 3.712ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 53 / 9
-------------------------------------------------------------------------
Offset:              8.284ns (Levels of Logic = 3)
  Source:            bcd0_2 (FF)
  Destination:       SevenD<6> (PAD)
  Source Clock:      clk rising

  Data Path: bcd0_2 to SevenD<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.611  bcd0_2 (bcd0_2)
     LUT2:I1->O            7   0.643   0.851  Mmux_bcd31 (bcd<2>)
     LUT4:I0->O            1   0.648   0.420  Mrom_Seven_Segment_Display_output_mux000012 (SevenD_0_OBUF)
     OBUF:I->O                 4.520          SevenD_0_OBUF (SevenD<0>)
    ----------------------------------------
    Total                      8.284ns (6.402ns logic, 1.882ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'refresh_clk'
  Total number of paths / destination ports: 31 / 10
-------------------------------------------------------------------------
Offset:              8.529ns (Levels of Logic = 3)
  Source:            digit_sel_0 (FF)
  Destination:       SevenD<6> (PAD)
  Source Clock:      refresh_clk rising

  Data Path: digit_sel_0 to SevenD<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.851  digit_sel_0 (digit_sel_0)
     LUT2:I0->O            7   0.648   0.851  Mmux_bcd31 (bcd<2>)
     LUT4:I0->O            1   0.648   0.420  Mrom_Seven_Segment_Display_output_mux000012 (SevenD_0_OBUF)
     OBUF:I->O                 4.520          SevenD_0_OBUF (SevenD<0>)
    ----------------------------------------
    Total                      8.529ns (6.407ns logic, 2.122ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.27 secs
 
--> 

Total memory usage is 4549856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

