{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461208328234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461208328234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 11:12:08 2016 " "Processing started: Thu Apr 21 11:12:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461208328234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461208328234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt0_9 -c cnt0_9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cnt0_9 -c cnt0_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461208328234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461208328514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt0_9.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt0_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt0_9 " "Found entity 1: cnt0_9" {  } { { "cnt0_9.v" "" { Text "C:/Users/User/Desktop/cnt0_9/cnt0_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461208328563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461208328563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cnt0_9 " "Elaborating entity \"cnt0_9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461208328590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.v 1 1 " "Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/User/Desktop/cnt0_9/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461208328601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1461208328601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u1\"" {  } { { "cnt0_9.v" "u1" { Text "C:/Users/User/Desktop/cnt0_9/cnt0_9.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461208328603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg7.txt(1) " "Verilog HDL assignment warning at seg7.txt(1): truncated value with size 8 to match size of target (7)" {  } { { "seg7.txt" "" { Text "C:/Users/User/Desktop/cnt0_9/seg7.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461208328604 "|cnt0_9|seg7:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg7.txt(2) " "Verilog HDL assignment warning at seg7.txt(2): truncated value with size 8 to match size of target (7)" {  } { { "seg7.txt" "" { Text "C:/Users/User/Desktop/cnt0_9/seg7.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461208328604 "|cnt0_9|seg7:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 seg7.v(5) " "Net \"rom.data_a\" at seg7.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "seg7.v" "" { Text "C:/Users/User/Desktop/cnt0_9/seg7.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461208328604 "|cnt0_9|seg7:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 seg7.v(5) " "Net \"rom.waddr_a\" at seg7.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "seg7.v" "" { Text "C:/Users/User/Desktop/cnt0_9/seg7.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461208328604 "|cnt0_9|seg7:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 seg7.v(5) " "Net \"rom.we_a\" at seg7.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "seg7.v" "" { Text "C:/Users/User/Desktop/cnt0_9/seg7.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461208328604 "|cnt0_9|seg7:u1"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461208328845 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461208328845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461208328845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461208328845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461208328885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 11:12:08 2016 " "Processing ended: Thu Apr 21 11:12:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461208328885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461208328885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461208328885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461208328885 ""}
