set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {ran.vo ran_v.sdo}}
	{{"Fast Model"} {ran_fast.vo ran_v_fast.sdo}}
}
