Classic Timing Analyzer report for lab2
Wed Oct 05 17:37:20 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                               ; To                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 18.220 ns                        ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[5]                                                                                           ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 297.27 MHz ( period = 3.364 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]    ; lab2:inst|inst2                                                                                     ; clk        ; clk      ; 16           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                    ;                                                                                                     ;            ;          ; 16           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; 297.80 MHz ( period = 3.358 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; 297.80 MHz ( period = 3.358 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; 297.80 MHz ( period = 3.358 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; 297.80 MHz ( period = 3.358 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; 461.47 MHz ( period = 2.167 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 469.04 MHz ( period = 2.132 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 469.04 MHz ( period = 2.132 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 476.87 MHz ( period = 2.097 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 476.87 MHz ( period = 2.097 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 476.87 MHz ( period = 2.097 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 493.58 MHz ( period = 2.026 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 493.58 MHz ( period = 2.026 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 493.58 MHz ( period = 2.026 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 493.58 MHz ( period = 2.026 ns )               ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|inst7                                                                                  ; Block2:inst1|inst7                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst2                                                                                     ; lab2:inst|inst2                                                                                     ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]     ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]     ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]    ; lab2:inst|inst2                                                                                    ; clk        ; clk      ; None                       ; None                       ; 0.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]    ; lab2:inst|inst2                                                                                    ; clk        ; clk      ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2:inst1|inst7                                                                                 ; Block2:inst1|inst7                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]    ; lab2:inst|inst2                                                                                    ; clk        ; clk      ; None                       ; None                       ; 0.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]    ; lab2:inst|inst2                                                                                    ; clk        ; clk      ; None                       ; None                       ; 0.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2:inst|inst2                                                                                    ; lab2:inst|inst2                                                                                    ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                              ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                               ; To         ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 18.220 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[5]  ; clk        ;
; N/A   ; None         ; 18.165 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[5]  ; clk        ;
; N/A   ; None         ; 18.033 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[5]  ; clk        ;
; N/A   ; None         ; 17.836 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[5]  ; clk        ;
; N/A   ; None         ; 16.487 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[3]  ; clk        ;
; N/A   ; None         ; 16.458 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[3]  ; clk        ;
; N/A   ; None         ; 16.360 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[11] ; clk        ;
; N/A   ; None         ; 16.329 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[11] ; clk        ;
; N/A   ; None         ; 16.297 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[3]  ; clk        ;
; N/A   ; None         ; 16.215 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[11] ; clk        ;
; N/A   ; None         ; 16.098 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[3]  ; clk        ;
; N/A   ; None         ; 16.035 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[6]  ; clk        ;
; N/A   ; None         ; 16.018 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[11] ; clk        ;
; N/A   ; None         ; 15.971 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[6]  ; clk        ;
; N/A   ; None         ; 15.843 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[6]  ; clk        ;
; N/A   ; None         ; 15.841 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[2]  ; clk        ;
; N/A   ; None         ; 15.812 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[2]  ; clk        ;
; N/A   ; None         ; 15.640 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[6]  ; clk        ;
; N/A   ; None         ; 15.620 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[2]  ; clk        ;
; N/A   ; None         ; 15.611 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[8]  ; clk        ;
; N/A   ; None         ; 15.579 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[8]  ; clk        ;
; N/A   ; None         ; 15.467 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[8]  ; clk        ;
; N/A   ; None         ; 15.453 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[2]  ; clk        ;
; N/A   ; None         ; 15.441 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[4]  ; clk        ;
; N/A   ; None         ; 15.423 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[1]  ; clk        ;
; N/A   ; None         ; 15.386 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[4]  ; clk        ;
; N/A   ; None         ; 15.379 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[0]  ; clk        ;
; N/A   ; None         ; 15.359 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[1]  ; clk        ;
; N/A   ; None         ; 15.322 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[0]  ; clk        ;
; N/A   ; None         ; 15.302 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[10] ; clk        ;
; N/A   ; None         ; 15.273 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[8]  ; clk        ;
; N/A   ; None         ; 15.270 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[10] ; clk        ;
; N/A   ; None         ; 15.255 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[4]  ; clk        ;
; N/A   ; None         ; 15.230 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[1]  ; clk        ;
; N/A   ; None         ; 15.191 ns  ; Block2:inst1|inst7                                                                                 ; block3[5]  ; clk        ;
; N/A   ; None         ; 15.152 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[10] ; clk        ;
; N/A   ; None         ; 15.107 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[0]  ; clk        ;
; N/A   ; None         ; 15.056 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[4]  ; clk        ;
; N/A   ; None         ; 15.029 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[1]  ; clk        ;
; N/A   ; None         ; 14.990 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[15] ; clk        ;
; N/A   ; None         ; 14.981 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[0]  ; clk        ;
; N/A   ; None         ; 14.959 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[10] ; clk        ;
; N/A   ; None         ; 14.932 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[15] ; clk        ;
; N/A   ; None         ; 14.912 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[9]  ; clk        ;
; N/A   ; None         ; 14.908 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[7]  ; clk        ;
; N/A   ; None         ; 14.880 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[9]  ; clk        ;
; N/A   ; None         ; 14.880 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[12] ; clk        ;
; N/A   ; None         ; 14.876 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[7]  ; clk        ;
; N/A   ; None         ; 14.849 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[12] ; clk        ;
; N/A   ; None         ; 14.813 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[15] ; clk        ;
; N/A   ; None         ; 14.796 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[9]  ; clk        ;
; N/A   ; None         ; 14.765 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[7]  ; clk        ;
; N/A   ; None         ; 14.733 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[12] ; clk        ;
; N/A   ; None         ; 14.731 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[14] ; clk        ;
; N/A   ; None         ; 14.726 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[13] ; clk        ;
; N/A   ; None         ; 14.700 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[14] ; clk        ;
; N/A   ; None         ; 14.695 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] ; block3[13] ; clk        ;
; N/A   ; None         ; 14.620 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[14] ; clk        ;
; N/A   ; None         ; 14.593 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] ; block3[15] ; clk        ;
; N/A   ; None         ; 14.581 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] ; block3[13] ; clk        ;
; N/A   ; None         ; 14.569 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[7]  ; clk        ;
; N/A   ; None         ; 14.568 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[9]  ; clk        ;
; N/A   ; None         ; 14.539 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[12] ; clk        ;
; N/A   ; None         ; 14.391 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[14] ; clk        ;
; N/A   ; None         ; 14.388 ns  ; Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] ; block3[13] ; clk        ;
; N/A   ; None         ; 13.204 ns  ; Block2:inst1|inst7                                                                                 ; block3[3]  ; clk        ;
; N/A   ; None         ; 13.093 ns  ; Block2:inst1|inst7                                                                                 ; block3[11] ; clk        ;
; N/A   ; None         ; 12.811 ns  ; Block2:inst1|inst7                                                                                 ; block3[2]  ; clk        ;
; N/A   ; None         ; 12.785 ns  ; Block2:inst1|inst7                                                                                 ; block3[6]  ; clk        ;
; N/A   ; None         ; 12.401 ns  ; Block2:inst1|inst7                                                                                 ; block3[8]  ; clk        ;
; N/A   ; None         ; 12.392 ns  ; Block2:inst1|inst7                                                                                 ; block3[1]  ; clk        ;
; N/A   ; None         ; 12.191 ns  ; Block2:inst1|inst7                                                                                 ; block3[4]  ; clk        ;
; N/A   ; None         ; 12.160 ns  ; Block2:inst1|inst7                                                                                 ; block3[0]  ; clk        ;
; N/A   ; None         ; 12.093 ns  ; Block2:inst1|inst7                                                                                 ; block3[10] ; clk        ;
; N/A   ; None         ; 11.980 ns  ; Block2:inst1|inst7                                                                                 ; block2     ; clk        ;
; N/A   ; None         ; 11.694 ns  ; Block2:inst1|inst7                                                                                 ; block3[15] ; clk        ;
; N/A   ; None         ; 11.670 ns  ; Block2:inst1|inst7                                                                                 ; block3[12] ; clk        ;
; N/A   ; None         ; 11.645 ns  ; Block2:inst1|inst7                                                                                 ; block3[7]  ; clk        ;
; N/A   ; None         ; 11.612 ns  ; Block2:inst1|inst7                                                                                 ; block3[9]  ; clk        ;
; N/A   ; None         ; 11.516 ns  ; Block2:inst1|inst7                                                                                 ; block3[13] ; clk        ;
; N/A   ; None         ; 11.436 ns  ; Block2:inst1|inst7                                                                                 ; block3[14] ; clk        ;
; N/A   ; None         ; 8.368 ns   ; lab2:inst|inst2                                                                                    ; block1     ; clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Oct 05 17:37:20 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "lab2:inst|inst7" as buffer
    Info: Detected ripple clock "lab2:inst|inst2" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "Block2:inst1|inst6" as buffer
    Info: Detected ripple clock "Block2:inst1|inst7" as buffer
Info: Clock "clk" has Internal fmax of 297.27 MHz between source register "Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]" and destination register "Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]" (period= 3.364 ns)
    Info: + Longest register to register delay is 1.134 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 2; REG Node = 'Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]'
        Info: 2: + IC(0.243 ns) + CELL(0.272 ns) = 0.515 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 9; COMB Node = 'Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
        Info: 3: + IC(0.222 ns) + CELL(0.397 ns) = 1.134 ns; Loc. = LCFF_X33_Y8_N19; Fanout = 3; REG Node = 'Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.669 ns ( 58.99 % )
        Info: Total interconnect delay = 0.465 ns ( 41.01 % )
    Info: - Smallest clock skew is -0.364 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.204 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.896 ns) + CELL(0.712 ns) = 2.472 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 5; REG Node = 'lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0]'
            Info: 3: + IC(0.224 ns) + CELL(0.053 ns) = 2.749 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 1; COMB Node = 'lab2:inst|inst7'
            Info: 4: + IC(0.213 ns) + CELL(0.712 ns) = 3.674 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst|inst2'
            Info: 5: + IC(0.912 ns) + CELL(0.618 ns) = 5.204 ns; Loc. = LCFF_X33_Y8_N19; Fanout = 3; REG Node = 'Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.959 ns ( 56.86 % )
            Info: Total interconnect delay = 2.245 ns ( 43.14 % )
        Info: - Longest clock path from clock "clk" to source register is 5.568 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.896 ns) + CELL(0.712 ns) = 2.472 ns; Loc. = LCFF_X34_Y16_N7; Fanout = 4; REG Node = 'lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]'
            Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.113 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 1; COMB Node = 'lab2:inst|inst7'
            Info: 4: + IC(0.213 ns) + CELL(0.712 ns) = 4.038 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst|inst2'
            Info: 5: + IC(0.912 ns) + CELL(0.618 ns) = 5.568 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 2; REG Node = 'Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.272 ns ( 58.76 % )
            Info: Total interconnect delay = 2.296 ns ( 41.24 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]" and destination pin or register "lab2:inst|inst2" for clock "clk" (Hold time is 1.038 ns)
    Info: + Largest clock skew is 1.566 ns
        Info: + Longest clock path from clock "clk" to destination register is 3.944 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.896 ns) + CELL(0.712 ns) = 2.472 ns; Loc. = LCFF_X34_Y16_N7; Fanout = 4; REG Node = 'lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]'
            Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.113 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 1; COMB Node = 'lab2:inst|inst7'
            Info: 4: + IC(0.213 ns) + CELL(0.618 ns) = 3.944 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst|inst2'
            Info: Total cell delay = 2.560 ns ( 64.91 % )
            Info: Total interconnect delay = 1.384 ns ( 35.09 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.378 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.896 ns) + CELL(0.618 ns) = 2.378 ns; Loc. = LCFF_X34_Y16_N3; Fanout = 5; REG Node = 'lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.482 ns ( 62.32 % )
            Info: Total interconnect delay = 0.896 ns ( 37.68 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.583 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y16_N3; Fanout = 5; REG Node = 'lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1]'
        Info: 2: + IC(0.375 ns) + CELL(0.053 ns) = 0.428 ns; Loc. = LCCOMB_X34_Y16_N16; Fanout = 1; COMB Node = 'lab2:inst|inst2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.583 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst|inst2'
        Info: Total cell delay = 0.208 ns ( 35.68 % )
        Info: Total interconnect delay = 0.375 ns ( 64.32 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "block3[5]" through register "Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]" is 18.220 ns
    Info: + Longest clock path from clock "clk" to source register is 11.063 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.896 ns) + CELL(0.712 ns) = 2.472 ns; Loc. = LCFF_X34_Y16_N7; Fanout = 4; REG Node = 'lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]'
        Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.113 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 1; COMB Node = 'lab2:inst|inst7'
        Info: 4: + IC(0.213 ns) + CELL(0.712 ns) = 4.038 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst|inst2'
        Info: 5: + IC(0.912 ns) + CELL(0.712 ns) = 5.662 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 2; REG Node = 'Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3]'
        Info: 6: + IC(0.243 ns) + CELL(0.272 ns) = 6.177 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 9; COMB Node = 'Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
        Info: 7: + IC(0.554 ns) + CELL(0.357 ns) = 7.088 ns; Loc. = LCCOMB_X31_Y8_N8; Fanout = 1; COMB Node = 'Block2:inst1|inst6'
        Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 8.013 ns; Loc. = LCFF_X31_Y8_N25; Fanout = 19; REG Node = 'Block2:inst1|inst7'
        Info: 9: + IC(1.751 ns) + CELL(0.000 ns) = 9.764 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Block2:inst1|inst7~clkctrl'
        Info: 10: + IC(0.681 ns) + CELL(0.618 ns) = 11.063 ns; Loc. = LCFF_X31_Y8_N21; Fanout = 18; REG Node = 'Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]'
        Info: Total cell delay = 5.325 ns ( 48.13 % )
        Info: Total interconnect delay = 5.738 ns ( 51.87 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 7.063 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N21; Fanout = 18; REG Node = 'Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2]'
        Info: 2: + IC(1.187 ns) + CELL(0.366 ns) = 1.553 ns; Loc. = LCCOMB_X29_Y1_N4; Fanout = 1; COMB Node = 'Block3:inst4|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]~0'
        Info: 3: + IC(3.366 ns) + CELL(2.144 ns) = 7.063 ns; Loc. = PIN_F19; Fanout = 0; PIN Node = 'block3[5]'
        Info: Total cell delay = 2.510 ns ( 35.54 % )
        Info: Total interconnect delay = 4.553 ns ( 64.46 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Wed Oct 05 17:37:20 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


