#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb  9 10:18:51 2020
# Process ID: 10160
# Current directory: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2568 E:\Exercise\FPGA\v3edu\test09_rx_filter_crc\design\Gige_HDMI.xpr
# Log file: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/FPGA/v3edu/09_Gige_HDMI/vivado/Gige_HDMI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 879.523 ; gain = 174.664
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_buffer.v w ]
add_files E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_buffer.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name asfifo_wr8x8192_rd8x8192 -dir e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {asfifo_wr8x8192_rd8x8192} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {8192} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {8192} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13} CONFIG.Full_Threshold_Assert_Value {8191} CONFIG.Full_Threshold_Negate_Value {8190} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips asfifo_wr8x8192_rd8x8192]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'asfifo_wr8x8192_rd8x8192' to 'asfifo_wr8x8192_rd8x8192' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/asfifo_wr8x8192_rd8x8192.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'asfifo_wr8x8192_rd8x8192'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/asfifo_wr8x8192_rd8x8192.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/asfifo_wr8x8192_rd8x8192.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'asfifo_wr8x8192_rd8x8192'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'asfifo_wr8x8192_rd8x8192'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'asfifo_wr8x8192_rd8x8192'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'asfifo_wr8x8192_rd8x8192'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/asfifo_wr8x8192_rd8x8192.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/asfifo_wr8x8192_rd8x8192.xci] -directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_sta_buffer.v w ]
add_files E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_sta_buffer.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name asfifo_wr16x64_rd16x64 -dir e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {asfifo_wr16x64_rd16x64} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {64} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {63} CONFIG.Full_Threshold_Negate_Value {62} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips asfifo_wr16x64_rd16x64]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'asfifo_wr16x64_rd16x64' to 'asfifo_wr16x64_rd16x64' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/asfifo_wr16x64_rd16x64.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'asfifo_wr16x64_rd16x64'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/asfifo_wr16x64_rd16x64.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/asfifo_wr16x64_rd16x64.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'asfifo_wr16x64_rd16x64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'asfifo_wr16x64_rd16x64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'asfifo_wr16x64_rd16x64'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'asfifo_wr16x64_rd16x64'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/asfifo_wr16x64_rd16x64.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/asfifo_wr16x64_rd16x64.xci] -directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_filter.v w ]
add_files E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_filter.v
update_compile_order -fileset sources_1
add_files -norecurse E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/crc32_d8_rec_02.v
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_ctrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 14:15:54 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 14:15:54 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 14:20:36 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 14:20:36 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 14:23:13 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 14:23:13 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 14:25:18 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 14:25:18 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1007.398 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {inst_rx_ctrl/inst_rx_filter/crc32_cal_end} {inst_rx_ctrl/inst_rx_filter/crc32_error} {inst_rx_ctrl/inst_rx_filter/dest_ok} {inst_rx_ctrl/inst_rx_filter/origin_ok} {inst_rx_ctrl/inst_rx_filter/pkg_end} {inst_rx_ctrl/inst_rx_filter/pkg_valid} {inst_rx_ctrl/inst_rx_filter/rx_data} {inst_rx_ctrl/inst_rx_filter/rx_en} {inst_rx_ctrl/inst_rx_filter/rx_en_cnt} {inst_rx_ctrl/inst_rx_filter/udp_ok} }
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes inst_rx_ctrl/inst_rx_filter/rx_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 14:34:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 14:34:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 14:50:10 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 14:50:10 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 14:53:25 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 14:53:25 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/pkg_valid was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {inst_rx_ctrl/inst_rx_filter/crc32_cal_end} {inst_rx_ctrl/inst_rx_filter/crc32_error} {inst_rx_ctrl/inst_rx_filter/dest_ok} {inst_rx_ctrl/inst_rx_filter/origin_ok} {inst_rx_ctrl/inst_rx_filter/pkg_end} {inst_rx_ctrl/inst_rx_filter/pkg_status} {inst_rx_ctrl/inst_rx_filter/pkg_status_1} {inst_rx_ctrl/inst_rx_filter/rx_data} {inst_rx_ctrl/inst_rx_filter/rx_en} {inst_rx_ctrl/inst_rx_filter/rx_en_r} {inst_rx_ctrl/inst_rx_filter/udp_ok} }
add_wave -into {hw_ila_data_2.wcfg} -radix unsigned { {inst_rx_ctrl/inst_rx_filter/rx_en_cnt} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 15:03:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 15:03:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.TRIGGER_POSITION 128 [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 15:04:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 15:04:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {inst_rx_ctrl/inst_rx_filter/crc32_cal_end} {inst_rx_ctrl/inst_rx_filter/crc32_error} {inst_rx_ctrl/inst_rx_filter/dest_ok} {inst_rx_ctrl/inst_rx_filter/origin_ok} {inst_rx_ctrl/inst_rx_filter/pkg_end} {inst_rx_ctrl/inst_rx_filter/pkg_status} {inst_rx_ctrl/inst_rx_filter/pkg_status_1} {inst_rx_ctrl/inst_rx_filter/rx_data} {inst_rx_ctrl/inst_rx_filter/rx_en} {inst_rx_ctrl/inst_rx_filter/rx_en_r} {inst_rx_ctrl/inst_rx_filter/udp_ok} }
add_wave -into {hw_ila_data_2.wcfg} -radix unsigned { {inst_rx_ctrl/inst_rx_filter/rx_en_cnt} }
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 15:16:46 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 15:16:46 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/pkg_status was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/pkg_status_1 was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/rx_en_r was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/rx_en_cnt was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {inst_rx_ctrl/inst_rx_filter/crc32_cal_end} {inst_rx_ctrl/inst_rx_filter/crc32_error} {inst_rx_ctrl/inst_rx_filter/data_cnt} {inst_rx_ctrl/inst_rx_filter/dest_ok} {inst_rx_ctrl/inst_rx_filter/origin_ok} {inst_rx_ctrl/inst_rx_filter/pkg_end} {inst_rx_ctrl/inst_rx_filter/pkg_valid} {inst_rx_ctrl/inst_rx_filter/rx_data} {inst_rx_ctrl/inst_rx_filter/rx_en} {inst_rx_ctrl/inst_rx_filter/udp_ok} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 15:23:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 15:23:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 15:23:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 15:23:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 15:23:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 15:23:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {inst_rx_ctrl/inst_rx_filter/crc32_cal_end} {inst_rx_ctrl/inst_rx_filter/crc32_error} {inst_rx_ctrl/inst_rx_filter/data_cnt} {inst_rx_ctrl/inst_rx_filter/dest_ok} {inst_rx_ctrl/inst_rx_filter/origin_ok} {inst_rx_ctrl/inst_rx_filter/pkg_end} {inst_rx_ctrl/inst_rx_filter/pkg_valid} {inst_rx_ctrl/inst_rx_filter/rx_data} {inst_rx_ctrl/inst_rx_filter/rx_en} {inst_rx_ctrl/inst_rx_filter/udp_ok} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {rd_status} {rx_data} {rx_en} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 15:30:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 15:30:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {rd_data} {rd_en} {rd_status} {rx_data} {rx_en} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 15:31:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 15:31:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 15:37:10 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 15:37:10 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
WARNING: Simulation object rx_en was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 15:48:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 15:48:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes rd_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 15:48:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 15:48:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 15:49:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 15:49:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 15:51:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 15:51:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 16:06:14 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 16:06:14 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/crc32_cal_end was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/crc32_error was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/data_cnt was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/dest_ok was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/origin_ok was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/pkg_end was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/pkg_valid was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/rx_data was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/rx_en was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/udp_ok was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 16:20:03
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {rd_data} {rd_en} {rd_status} {rx_data} {rx_en} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes rd_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-Feb-09 16:20:57
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 16:20:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 16:20:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 16:21:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 16:21:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {inst_rx_ctrl/pkg_end} {inst_rx_ctrl/rd_data_count} {inst_rx_ctrl/rd_en} {inst_rx_ctrl/rd_en_r} {inst_rx_ctrl/rd_status} {inst_rx_ctrl/status_rd_en} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 16:22:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 16:22:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 16:22:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 16:22:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes inst_rx_ctrl/pkg_end -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 16:22:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 16:22:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 16:27:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 16:27:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {inst_rx_ctrl/inst_rx_filter/crc32_cal_end} {inst_rx_ctrl/inst_rx_filter/crc32_error} {inst_rx_ctrl/inst_rx_filter/dest_ok} {inst_rx_ctrl/inst_rx_filter/origin_ok} {inst_rx_ctrl/inst_rx_filter/pkg_end} {inst_rx_ctrl/inst_rx_filter/pkg_valid} {inst_rx_ctrl/inst_rx_filter/rx_data} {inst_rx_ctrl/inst_rx_filter/rx_en} {inst_rx_ctrl/inst_rx_filter/udp_ok} }
add_wave -into {hw_ila_data_3.wcfg} -radix unsigned { {inst_rx_ctrl/inst_rx_filter/data_cnt} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2020-Feb-09 16:28:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2020-Feb-09 16:28:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210203368853A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 16:34:04 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 16:34:04 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 16:42:38 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 16:42:39 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
WARNING: Simulation object inst_rx_ctrl/rd_data_count was not found in the design.
WARNING: Simulation object inst_rx_ctrl/rd_en_r was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/crc32_cal_end was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/crc32_error was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/pkg_valid was not found in the design.
WARNING: Simulation object inst_rx_ctrl/inst_rx_filter/data_cnt was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 16:51:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 16:51:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 16:52:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 16:52:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 16:52:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 16:52:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 16:52:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 16:52:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2020-Feb-09 16:53:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2020-Feb-09 16:53:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {inst_rx_ctrl/inst_rx_filter/dest_ok} {inst_rx_ctrl/inst_rx_filter/origin_ok} {inst_rx_ctrl/inst_rx_filter/pkg_end} {inst_rx_ctrl/inst_rx_filter/pkg_status} {inst_rx_ctrl/inst_rx_filter/rx_data} {inst_rx_ctrl/inst_rx_filter/rx_en} {inst_rx_ctrl/inst_rx_filter/udp_ok} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2020-Feb-09 16:53:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2020-Feb-09 16:53:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2020-Feb-09 16:54:42
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Feb-09 16:54:51
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {inst_rx_ctrl/pkg_end} {inst_rx_ctrl/pkg_status} {inst_rx_ctrl/rd_en} {inst_rx_ctrl/rd_status} {inst_rx_ctrl/status_rd_en} }
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Feb-09 16:55:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2020-Feb-09 16:55:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 17:01:13 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 17:01:13 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_ila_rx_ctrl"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 17:07:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_ila_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 17:07:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  9 17:09:28 2020...
