# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=aarch64 -run-pass=instruction-select -global-isel-abort=1 -verify-machineinstrs %s -o - | FileCheck %s
#
# Verify the following:
#
# - We can fold compares into selects.
# - This only happens when the result of the compare is only used by selects.
#
# Also verify that, for now:
#
# - We only support condition flags that require a single instruction.
#

...
---
name:            fcmp_more_than_one_user_no_fold
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $s0, $s1, $w1

    ; CHECK-LABEL: name: fcmp_more_than_one_user_no_fold
    ; CHECK: liveins: $s0, $s1, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr32 = COPY $s1
    ; CHECK-NEXT: [[FMOVS0_:%[0-9]+]]:fpr32 = FMOVS0
    ; CHECK-NEXT: nofpexcept FCMPSri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[CSINCWr:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 1, implicit $nzcv
    ; CHECK-NEXT: [[ANDSWri:%[0-9]+]]:gpr32 = ANDSWri [[CSINCWr]], 0, implicit-def $nzcv
    ; CHECK-NEXT: [[FCSELSrrr:%[0-9]+]]:fpr32 = FCSELSrrr [[FMOVS0_]], [[COPY1]], 1, implicit $nzcv
    ; CHECK-NEXT: $w1 = COPY [[CSINCWr]]
    ; CHECK-NEXT: $s0 = COPY [[FCSELSrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $s0
    %0:fpr(f32) = COPY $s0
    %1:fpr(f32) = COPY $s1
    %2:fpr(f32) = G_FCONSTANT float 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(oeq), %0(f32), %2
    %4:fpr(f32) = G_SELECT %5, %2, %1
    $w1 = COPY %5(f32)
    $s0 = COPY %4(f32)
    RET_ReallyLR implicit $s0

...
---
name:            fcmp_more_than_one_select
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $s0, $s1, $w1

    ; CHECK-LABEL: name: fcmp_more_than_one_select
    ; CHECK: liveins: $s0, $s1, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr32 = COPY $s1
    ; CHECK-NEXT: [[FMOVS0_:%[0-9]+]]:fpr32 = FMOVS0
    ; CHECK-NEXT: nofpexcept FCMPSri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[FCSELSrrr:%[0-9]+]]:fpr32 = FCSELSrrr [[FMOVS0_]], [[COPY1]], 0, implicit $nzcv
    ; CHECK-NEXT: nofpexcept FCMPSri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[FCSELSrrr1:%[0-9]+]]:fpr32 = FCSELSrrr [[COPY1]], [[FMOVS0_]], 0, implicit $nzcv
    ; CHECK-NEXT: $s0 = COPY [[FCSELSrrr]]
    ; CHECK-NEXT: $s1 = COPY [[FCSELSrrr1]]
    ; CHECK-NEXT: RET_ReallyLR implicit $s0
    %0:fpr(f32) = COPY $s0
    %1:fpr(f32) = COPY $s1
    %2:fpr(f32) = G_FCONSTANT float 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(oeq), %0(f32), %2
    %4:fpr(f32) = G_SELECT %5, %2, %1
    %7:fpr(f32) = G_SELECT %5, %1, %2
    $s0 = COPY %4(f32)
    $s1 = COPY %7(f32)
    RET_ReallyLR implicit $s0

...
---
name:            using_icmp
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $s0, $w0

    ; CHECK-LABEL: name: using_icmp
    ; CHECK: liveins: $s0, $w0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32sp = COPY $w0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr32 = COPY $s0
    ; CHECK-NEXT: [[FMOVS0_:%[0-9]+]]:fpr32 = FMOVS0
    ; CHECK-NEXT: [[SUBSWri:%[0-9]+]]:gpr32 = SUBSWri [[COPY]], 0, 0, implicit-def $nzcv
    ; CHECK-NEXT: [[FCSELSrrr:%[0-9]+]]:fpr32 = FCSELSrrr [[COPY1]], [[FMOVS0_]], 0, implicit $nzcv
    ; CHECK-NEXT: $s0 = COPY [[FCSELSrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $s0
    %0:gpr(f32) = COPY $w0
    %1:fpr(f32) = COPY $s0
    %2:gpr(f32) = G_CONSTANT i32 0
    %5:fpr(f32) = G_FCONSTANT float 0.000000e+00
    %6:gpr(f32) = G_ICMP intpred(eq), %0(f32), %2
    %4:fpr(f32) = G_SELECT %6, %1, %5
    $s0 = COPY %4(f32)
    RET_ReallyLR implicit $s0

...
---
name:            foeq
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $s0, $s1

    ; CHECK-LABEL: name: foeq
    ; CHECK: liveins: $s0, $s1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr32 = COPY $s1
    ; CHECK-NEXT: [[FMOVS0_:%[0-9]+]]:fpr32 = FMOVS0
    ; CHECK-NEXT: nofpexcept FCMPSri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[FCSELSrrr:%[0-9]+]]:fpr32 = FCSELSrrr [[FMOVS0_]], [[COPY1]], 0, implicit $nzcv
    ; CHECK-NEXT: $s0 = COPY [[FCSELSrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $s0
    %0:fpr(f32) = COPY $s0
    %1:fpr(f32) = COPY $s1
    %2:fpr(f32) = G_FCONSTANT float 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(oeq), %0(f32), %2
    %4:fpr(f32) = G_SELECT %5, %2, %1
    $s0 = COPY %4(f32)
    RET_ReallyLR implicit $s0

...
---
name:            fueq
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $s0, $s1

    ; CHECK-LABEL: name: fueq
    ; CHECK: liveins: $s0, $s1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr32 = COPY $s1
    ; CHECK-NEXT: [[FMOVS0_:%[0-9]+]]:fpr32 = FMOVS0
    ; CHECK-NEXT: nofpexcept FCMPSri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[CSINCWr:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 1, implicit $nzcv
    ; CHECK-NEXT: [[CSINCWr1:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 7, implicit $nzcv
    ; CHECK-NEXT: [[ORRWrr:%[0-9]+]]:gpr32 = ORRWrr [[CSINCWr]], [[CSINCWr1]]
    ; CHECK-NEXT: [[ANDSWri:%[0-9]+]]:gpr32 = ANDSWri [[ORRWrr]], 0, implicit-def $nzcv
    ; CHECK-NEXT: [[FCSELSrrr:%[0-9]+]]:fpr32 = FCSELSrrr [[FMOVS0_]], [[COPY1]], 1, implicit $nzcv
    ; CHECK-NEXT: $s0 = COPY [[FCSELSrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $s0
    %0:fpr(f32) = COPY $s0
    %1:fpr(f32) = COPY $s1
    %2:fpr(f32) = G_FCONSTANT float 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(ueq), %0(f32), %2
    %4:fpr(f32) = G_SELECT %5, %2, %1
    $s0 = COPY %4(f32)
    RET_ReallyLR implicit $s0

...
---
name:            fone
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $s0, $s1

    ; CHECK-LABEL: name: fone
    ; CHECK: liveins: $s0, $s1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr32 = COPY $s1
    ; CHECK-NEXT: [[FMOVS0_:%[0-9]+]]:fpr32 = FMOVS0
    ; CHECK-NEXT: nofpexcept FCMPSri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[CSINCWr:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 5, implicit $nzcv
    ; CHECK-NEXT: [[CSINCWr1:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 13, implicit $nzcv
    ; CHECK-NEXT: [[ORRWrr:%[0-9]+]]:gpr32 = ORRWrr [[CSINCWr]], [[CSINCWr1]]
    ; CHECK-NEXT: [[ANDSWri:%[0-9]+]]:gpr32 = ANDSWri [[ORRWrr]], 0, implicit-def $nzcv
    ; CHECK-NEXT: [[FCSELSrrr:%[0-9]+]]:fpr32 = FCSELSrrr [[COPY1]], [[FMOVS0_]], 1, implicit $nzcv
    ; CHECK-NEXT: $s0 = COPY [[FCSELSrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $s0
    %0:fpr(f32) = COPY $s0
    %1:fpr(f32) = COPY $s1
    %2:fpr(f32) = G_FCONSTANT float 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(one), %0(f32), %2
    %4:fpr(f32) = G_SELECT %5, %1, %2
    $s0 = COPY %4(f32)
    RET_ReallyLR implicit $s0

...
---
name:            fune
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $s0, $s1

    ; CHECK-LABEL: name: fune
    ; CHECK: liveins: $s0, $s1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr32 = COPY $s1
    ; CHECK-NEXT: [[FMOVS0_:%[0-9]+]]:fpr32 = FMOVS0
    ; CHECK-NEXT: nofpexcept FCMPSri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[FCSELSrrr:%[0-9]+]]:fpr32 = FCSELSrrr [[COPY1]], [[FMOVS0_]], 1, implicit $nzcv
    ; CHECK-NEXT: $s0 = COPY [[FCSELSrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $s0
    %0:fpr(f32) = COPY $s0
    %1:fpr(f32) = COPY $s1
    %2:fpr(f32) = G_FCONSTANT float 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(une), %0(f32), %2
    %4:fpr(f32) = G_SELECT %5, %1, %2
    $s0 = COPY %4(f32)
    RET_ReallyLR implicit $s0

...
---
name:            doeq
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $d0, $d1

    ; CHECK-LABEL: name: doeq
    ; CHECK: liveins: $d0, $d1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $d0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $d1
    ; CHECK-NEXT: [[FMOVD0_:%[0-9]+]]:fpr64 = FMOVD0
    ; CHECK-NEXT: nofpexcept FCMPDri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[FCSELDrrr:%[0-9]+]]:fpr64 = FCSELDrrr [[FMOVD0_]], [[COPY1]], 0, implicit $nzcv
    ; CHECK-NEXT: $d0 = COPY [[FCSELDrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $d0
    %0:fpr(f64) = COPY $d0
    %1:fpr(f64) = COPY $d1
    %2:fpr(f64) = G_FCONSTANT double 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(oeq), %0(f64), %2
    %4:fpr(f64) = G_SELECT %5, %2, %1
    $d0 = COPY %4(f64)
    RET_ReallyLR implicit $d0

...
---
name:            dueq
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $d0, $d1

    ; CHECK-LABEL: name: dueq
    ; CHECK: liveins: $d0, $d1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $d0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $d1
    ; CHECK-NEXT: [[FMOVD0_:%[0-9]+]]:fpr64 = FMOVD0
    ; CHECK-NEXT: nofpexcept FCMPDri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[CSINCWr:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 1, implicit $nzcv
    ; CHECK-NEXT: [[CSINCWr1:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 7, implicit $nzcv
    ; CHECK-NEXT: [[ORRWrr:%[0-9]+]]:gpr32 = ORRWrr [[CSINCWr]], [[CSINCWr1]]
    ; CHECK-NEXT: [[ANDSWri:%[0-9]+]]:gpr32 = ANDSWri [[ORRWrr]], 0, implicit-def $nzcv
    ; CHECK-NEXT: [[FCSELDrrr:%[0-9]+]]:fpr64 = FCSELDrrr [[FMOVD0_]], [[COPY1]], 1, implicit $nzcv
    ; CHECK-NEXT: $d0 = COPY [[FCSELDrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $d0
    %0:fpr(f64) = COPY $d0
    %1:fpr(f64) = COPY $d1
    %2:fpr(f64) = G_FCONSTANT double 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(ueq), %0(f64), %2
    %4:fpr(f64) = G_SELECT %5, %2, %1
    $d0 = COPY %4(f64)
    RET_ReallyLR implicit $d0

...
---
name:            done
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $d0, $d1

    ; CHECK-LABEL: name: done
    ; CHECK: liveins: $d0, $d1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $d0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $d1
    ; CHECK-NEXT: [[FMOVD0_:%[0-9]+]]:fpr64 = FMOVD0
    ; CHECK-NEXT: nofpexcept FCMPDri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[CSINCWr:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 5, implicit $nzcv
    ; CHECK-NEXT: [[CSINCWr1:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 13, implicit $nzcv
    ; CHECK-NEXT: [[ORRWrr:%[0-9]+]]:gpr32 = ORRWrr [[CSINCWr]], [[CSINCWr1]]
    ; CHECK-NEXT: [[ANDSWri:%[0-9]+]]:gpr32 = ANDSWri [[ORRWrr]], 0, implicit-def $nzcv
    ; CHECK-NEXT: [[FCSELDrrr:%[0-9]+]]:fpr64 = FCSELDrrr [[COPY1]], [[FMOVD0_]], 1, implicit $nzcv
    ; CHECK-NEXT: $d0 = COPY [[FCSELDrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $d0
    %0:fpr(f64) = COPY $d0
    %1:fpr(f64) = COPY $d1
    %2:fpr(f64) = G_FCONSTANT double 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(one), %0(f64), %2
    %4:fpr(f64) = G_SELECT %5, %1, %2
    $d0 = COPY %4(f64)
    RET_ReallyLR implicit $d0

...
---
name:            dune
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $d0, $d1

    ; CHECK-LABEL: name: dune
    ; CHECK: liveins: $d0, $d1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $d0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $d1
    ; CHECK-NEXT: [[FMOVD0_:%[0-9]+]]:fpr64 = FMOVD0
    ; CHECK-NEXT: nofpexcept FCMPDri [[COPY]], implicit-def $nzcv, implicit $fpcr
    ; CHECK-NEXT: [[FCSELDrrr:%[0-9]+]]:fpr64 = FCSELDrrr [[COPY1]], [[FMOVD0_]], 1, implicit $nzcv
    ; CHECK-NEXT: $d0 = COPY [[FCSELDrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $d0
    %0:fpr(f64) = COPY $d0
    %1:fpr(f64) = COPY $d1
    %2:fpr(f64) = G_FCONSTANT double 0.000000e+00
    %5:gpr(f32) = G_FCMP floatpred(une), %0(f64), %2
    %4:fpr(f64) = G_SELECT %5, %1, %2
    $d0 = COPY %4(f64)
    RET_ReallyLR implicit $d0

...
---
name:            copy_from_physreg
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $s0, $w0, $w1

    ; CHECK-LABEL: name: copy_from_physreg
    ; CHECK: liveins: $s0, $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
    ; CHECK-NEXT: [[FMOVS0_:%[0-9]+]]:fpr32 = FMOVS0
    ; CHECK-NEXT: BL @copy_from_physreg, implicit-def $w0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr32 = COPY [[FMOVS0_]]
    ; CHECK-NEXT: [[ANDSWri:%[0-9]+]]:gpr32 = ANDSWri [[COPY1]], 0, implicit-def $nzcv
    ; CHECK-NEXT: [[FCSELSrrr:%[0-9]+]]:fpr32 = FCSELSrrr [[COPY]], [[FMOVS0_]], 1, implicit $nzcv
    ; CHECK-NEXT: BL @copy_from_physreg, implicit-def $w0
    ; CHECK-NEXT: $s0 = COPY [[FCSELSrrr]]
    ; CHECK-NEXT: RET_ReallyLR implicit $s0
    %0:gpr(f32) = COPY $w0
    %1:fpr(f32) = COPY $s0
    %5:fpr(f32) = G_FCONSTANT float 0.000000e+00
    BL @copy_from_physreg, implicit-def $w0
    %4:fpr(f32) = G_SELECT %5, %1, %5
    BL @copy_from_physreg, implicit-def $w0
    $s0 = COPY %4(f32)
    RET_ReallyLR implicit $s0

...
