Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: rc5_key.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rc5_key.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rc5_key"
Output Format                      : NGC
Target Device                      : xc3s250e-4-ft256

---- Source Options
Top Module Name                    : rc5_key
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/Lab5/rc5_pkg.vhd" in Library work.
Compiling vhdl file "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/Lab5/rc5_key.vhd" in Library work.
Architecture key_exp of Entity rc5_key is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <rc5_key> in library <work> (architecture <key_exp>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <rc5_key> in library <work> (Architecture <key_exp>).
WARNING:Xst:790 - "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/Lab5/rc5_key.vhd" line 38: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/Lab5/rc5_key.vhd" line 43: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <l> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/Lab5/rc5_key.vhd" line 180: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/Lab5/rc5_key.vhd" line 200: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <l> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <rc5_key> analyzed. Unit <rc5_key> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rc5_key>.
    Related source file is "C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/Lab5/rc5_key.vhd".
WARNING:Xst:646 - Signal <temp<31:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | clr                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 26-to-1 multiplexer for signal <$varindex0000> created at line 38.
    Found 32-bit 4-to-1 multiplexer for signal <$varindex0001> created at line 43.
    Found 32-bit adder for signal <a>.
    Found 32-bit adder for signal <a$addsub0000> created at line 38.
    Found 32-bit register for signal <a_reg>.
    Found 32-bit adder for signal <b>.
    Found 32-bit adder for signal <b$addsub0000> created at line 43.
    Found 32-bit shifter rotate left for signal <b_circ>.
    Found 32-bit register for signal <b_reg>.
    Found 5-bit up counter for signal <i_cnt>.
    Found 5-bit up counter for signal <j_cnt>.
    Found 128-bit register for signal <l>.
    Found 7-bit up counter for signal <r_cnt>.
    Found 832-bit register for signal <s>.
    Found 32-bit adder for signal <temp>.
INFO:Xst:738 - HDL ADVISOR - 832 flip-flops were inferred for signal <s>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred 192 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  64 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <rc5_key> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Counters                                             : 3
 5-bit up counter                                      : 2
 7-bit up counter                                      : 1
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 2
 32-bit 26-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter rotate left                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 st_idle    | 00
 st_key_in  | 01
 st_key_exp | 11
 st_ready   | 10
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 5-bit adder                                           : 1
# Counters                                             : 3
 5-bit up counter                                      : 2
 7-bit up counter                                      : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 2
 32-bit 26-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter rotate left                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <rc5_key> ...
WARNING:Xst:2677 - Node <j_cnt_2> of sequential type is unconnected in block <rc5_key>.
WARNING:Xst:2677 - Node <j_cnt_3> of sequential type is unconnected in block <rc5_key>.
WARNING:Xst:2677 - Node <j_cnt_4> of sequential type is unconnected in block <rc5_key>.
WARNING:Xst:2677 - Node <j_cnt_2> of sequential type is unconnected in block <rc5_key>.
WARNING:Xst:2677 - Node <j_cnt_3> of sequential type is unconnected in block <rc5_key>.
WARNING:Xst:2677 - Node <j_cnt_4> of sequential type is unconnected in block <rc5_key>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rc5_key, actual ratio is 38.
FlipFlop i_cnt_0 has been replicated 1 time(s)
FlipFlop i_cnt_1 has been replicated 19 time(s)
FlipFlop i_cnt_2 has been replicated 2 time(s)
FlipFlop i_cnt_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1063
 Flip-Flops                                            : 1063

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : rc5_key.ngr
Top Level Output File Name         : rc5_key
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 964

Cell Usage :
# BELS                             : 1783
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 31
#      LUT3                        : 716
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 397
#      LUT4_D                      : 20
#      LUT4_L                      : 3
#      MUXCY                       : 66
#      MUXF5                       : 371
#      MUXF6                       : 67
#      MUXF7                       : 32
#      XORCY                       : 69
# FlipFlops/Latches                : 1063
#      FDC                         : 4
#      FDCE                        : 644
#      FDPE                        : 415
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 963
#      IBUF                        : 130
#      OBUF                        : 833
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250eft256-4 

 Number of Slices:                     1016  out of   2448    41%  
 Number of Slice Flip Flops:           1063  out of   4896    21%  
 Number of 4 input LUTs:               1177  out of   4896    24%  
 Number of IOs:                         964
 Number of bonded IOBs:                 964  out of    172   560% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1063  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------+------------------------+-------+
Control Signal                      | Buffer(FF name)        | Load  |
------------------------------------+------------------------+-------+
clr_inv(clr_inv1_INV_0:O)           | NONE(a_reg_0)          | 355   |
clr_inv1_INV_0_1(clr_inv1_INV_0_1:O)| NONE(s_23_0)           | 354   |
clr_inv1_INV_0_2(clr_inv1_INV_0_2:O)| NONE(s_12_8)           | 354   |
------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 21.902ns (Maximum Frequency: 45.658MHz)
   Minimum input arrival time before clock: 3.077ns
   Maximum output required time after clock: 6.441ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 21.902ns (frequency: 45.658MHz)
  Total number of paths / destination ports: 734394098 / 2122
-------------------------------------------------------------------------
Delay:               21.902ns (Levels of Logic = 71)
  Source:            i_cnt_1_1 (FF)
  Destination:       l_0_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_cnt_1_1 to l_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.591   1.120  i_cnt_1_1 (i_cnt_1_1)
     LUT3:I2->O            1   0.704   0.455  Mmux__varindex0000_1245 (Mmux__varindex0000_1245)
     LUT4:I2->O            1   0.704   0.000  i_cnt<4>2215_F (N435)
     MUXF5:I0->O           3   0.321   0.531  i_cnt<4>2215 (i_cnt<4>2215)
     MUXF5:S->O            1   0.739   0.499  i_cnt<4>2240_SW0 (N174)
     LUT3:I1->O            1   0.704   0.424  Madd_aC11 (Madd_aC1)
     LUT4:I3->O            1   0.704   0.000  Madd_a_Madd_lut<3> (Madd_a_Madd_lut<3>)
     MUXCY:S->O            1   0.464   0.000  Madd_a_Madd_cy<3> (Madd_a_Madd_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<4> (Madd_a_Madd_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<5> (Madd_a_Madd_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<6> (Madd_a_Madd_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<7> (Madd_a_Madd_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<8> (Madd_a_Madd_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<9> (Madd_a_Madd_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<10> (Madd_a_Madd_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<11> (Madd_a_Madd_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<12> (Madd_a_Madd_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<13> (Madd_a_Madd_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<14> (Madd_a_Madd_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<15> (Madd_a_Madd_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<16> (Madd_a_Madd_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<17> (Madd_a_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<18> (Madd_a_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<19> (Madd_a_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<20> (Madd_a_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<21> (Madd_a_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<22> (Madd_a_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<23> (Madd_a_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<24> (Madd_a_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<25> (Madd_a_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<26> (Madd_a_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<27> (Madd_a_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<28> (Madd_a_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_a_Madd_cy<29> (Madd_a_Madd_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_a_Madd_cy<30> (Madd_a_Madd_cy<30>)
     XORCY:CI->O          31   0.804   1.297  Madd_a_Madd_xor<31> (a<31>)
     LUT3:I2->O            0   0.704   0.000  Madd_bC11 (Madd_bC1)
     MUXCY:DI->O           1   0.888   0.000  Madd_b_Madd_cy<3> (Madd_b_Madd_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<4> (Madd_b_Madd_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<5> (Madd_b_Madd_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<6> (Madd_b_Madd_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<7> (Madd_b_Madd_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<8> (Madd_b_Madd_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<9> (Madd_b_Madd_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<10> (Madd_b_Madd_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<11> (Madd_b_Madd_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<12> (Madd_b_Madd_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<13> (Madd_b_Madd_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<14> (Madd_b_Madd_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<15> (Madd_b_Madd_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<16> (Madd_b_Madd_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<17> (Madd_b_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<18> (Madd_b_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<19> (Madd_b_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<20> (Madd_b_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<21> (Madd_b_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<22> (Madd_b_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<23> (Madd_b_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<24> (Madd_b_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<25> (Madd_b_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<26> (Madd_b_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<27> (Madd_b_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<28> (Madd_b_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_b_Madd_cy<29> (Madd_b_Madd_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_b_Madd_cy<30> (Madd_b_Madd_cy<30>)
     XORCY:CI->O           5   0.804   0.668  Madd_b_Madd_xor<31> (b<31>)
     LUT3:I2->O            1   0.704   0.000  Sh311_F (N271)
     MUXF5:I0->O           3   0.321   0.566  Sh311 (Sh31)
     LUT3:I2->O            4   0.704   0.622  Sh3911 (N111)
     LUT3:I2->O            1   0.704   0.000  Sh911_G (N266)
     MUXF5:I1->O           5   0.321   0.637  Sh911 (Sh91)
     LUT4:I3->O            1   0.704   0.000  l_3_mux0000<123>1 (l_3_mux0000<123>)
     FDCE:D                    0.308          l_3_27
    ----------------------------------------
    Total                     21.902ns (15.083ns logic, 6.819ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 185 / 129
-------------------------------------------------------------------------
Offset:              3.077ns (Levels of Logic = 3)
  Source:            key<0> (PAD)
  Destination:       l_0_0 (FF)
  Destination Clock: clk rising

  Data Path: key<0> to l_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  key_0_IBUF (key_0_IBUF)
     LUT4:I1->O            1   0.704   0.000  l_0_mux0000<0>1_F (N553)
     MUXF5:I0->O           1   0.321   0.000  l_0_mux0000<0>1 (l_0_mux0000<0>)
     FDCE:D                    0.308          l_0_0
    ----------------------------------------
    Total                      3.077ns (2.551ns logic, 0.526ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 834 / 833
-------------------------------------------------------------------------
Offset:              6.441ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       key_rdy (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd2 to key_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             85   0.591   1.454  state_FSM_FFd2 (state_FSM_FFd2)
     LUT2:I0->O            1   0.704   0.420  state_FSM_Out31 (key_rdy_OBUF)
     OBUF:I->O                 3.272          key_rdy_OBUF (key_rdy)
    ----------------------------------------
    Total                      6.441ns (4.567ns logic, 1.874ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.53 secs
 
--> 

Total memory usage is 285752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    3 (   0 filtered)

