{
  "nFamletColumns": 2,
  "nFamletRows": 1,
  "instructionMemoryDepth": 32,
  "rename": {
    "registerInput": true,
    "registerOutput": true,
    "registerNotices": true
  },
  "famlet": {
    "width": 32,
    "aWidth": 16,
    "nDRegs": 16,
    "nDPhysRegs": 32,
    "nARegs": 16,
    "nAPhysRegs": 32,
    "nGRegs": 16,
    "nPRegs": 16,
    "dataMemoryDepth": 32,
    "nLoopLevels": 4,
    "nPTags": 4,
    "nAOnlyWritePorts": 1,
    "nDOnlyWritePorts": 0,
    "nBWritePorts": 4,
    "pendingReadsWidth": 8,
    "xPosWidth": 8,
    "yPosWidth": 8,
    "packetLengthWidth": 8,
    "aluLatency": 1,
    "nAluRSSlots": 4,
    "aluLiteLatency": 1,
    "nAluLiteRSSlots": 4,
    "aluPredicateLatency": 1,
    "nAluPredicateRSSlots": 4,
    "nLoadStoreRSSlots": 4,
    "nSendPacketRSSlots": 2,
    "nReceivePacketRSSlots": 2,
    "nPacketOutIdents": 4,
    "nChannels": 2,
    "instrAddrWidth": 8
  }
}