ISim log file
Running: D:\workspace\ArquitecturaDeComputadoras\TP4_Final\MIPS\readfile_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/readfile_test_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 35.  For instance uut/debut_unit/, width 20 of formal port I_EXE_CONTROL is not equal to width 32 of actual signal W_EXE_CONTROL.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 44.  For instance uut/debut_unit/, width 20 of formal port I_MEM_CONTROL is not equal to width 32 of actual signal W_MEM_CONTROL.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 48.  For instance uut/debut_unit/, width 5 of formal port I_MEM_REGDST is not equal to width 32 of actual signal W_MEM_REGDST.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 50.  For instance uut/debut_unit/, width 20 of formal port I_WB_CONTROL is not equal to width 32 of actual signal W_WB_CONTROL.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 55.  For instance uut/debut_unit/, width 5 of formal port I_WB_REGDST is not equal to width 32 of actual signal W_WB_REGDST.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 56.  For instance uut/debut_unit/, width 1 of formal port I_HZ_IFID_WRITE is not equal to width 32 of actual signal W_HZ_IFID_WRITE.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 57.  For instance uut/debut_unit/, width 1 of formal port I_HZ_PC_WRITE is not equal to width 32 of actual signal W_HZ_PC_WRITE.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 58.  For instance uut/debut_unit/, width 1 of formal port I_HZ_ID_ControlMux is not equal to width 32 of actual signal W_HZ_ID_ControlMux.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 59.  For instance uut/debut_unit/, width 2 of formal port I_FU_ForwardA is not equal to width 32 of actual signal W_FU_ForwardA.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 60.  For instance uut/debut_unit/, width 2 of formal port I_FU_ForwardB is not equal to width 32 of actual signal W_FU_ForwardB.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 404.  For instance uut/debut_unit/, width 32 of formal port I_ITERACIONES is not equal to width 1 of actual signal W_ITERACIONES.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 35.  For instance uut/mips/, width 20 of formal port O_EXE_CONTROL is not equal to width 32 of actual signal W_EXE_CONTROL.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 44.  For instance uut/mips/, width 20 of formal port O_MEM_CONTROL is not equal to width 32 of actual signal W_MEM_CONTROL.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 48.  For instance uut/mips/, width 5 of formal port O_MEM_REGDST is not equal to width 32 of actual signal W_MEM_REGDST.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 50.  For instance uut/mips/, width 20 of formal port O_WB_CONTROL is not equal to width 32 of actual signal W_WB_CONTROL.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 55.  For instance uut/mips/, width 5 of formal port O_WB_REGDST is not equal to width 32 of actual signal W_WB_REGDST.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 56.  For instance uut/mips/, width 1 of formal port O_HZ_IFID_WRITE is not equal to width 32 of actual signal W_HZ_IFID_WRITE.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 57.  For instance uut/mips/, width 1 of formal port O_HZ_PC_WRITE is not equal to width 32 of actual signal W_HZ_PC_WRITE.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 58.  For instance uut/mips/, width 1 of formal port O_HZ_ID_ControlMux is not equal to width 32 of actual signal W_HZ_ID_ControlMux.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 59.  For instance uut/mips/, width 2 of formal port O_FU_ForwardA is not equal to width 32 of actual signal W_FU_ForwardA.
WARNING: File "//vboxsrv/win7VM/workspace/ArquitecturaDeComputadoras/TP4_Final/MIPS/TP4.v" Line 60.  For instance uut/mips/, width 2 of formal port O_FU_ForwardB is not equal to width 32 of actual signal W_FU_ForwardB.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
