 
****************************************
Report : qor
Design : fwrdk2j
Version: R-2020.09-SP5-1
Date   : Fri Aug 19 14:48:34 2022
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:             160.00
  Critical Path Length:       1332.55
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        354
  Leaf Cell Count:              19128
  Buf/Inv Cell Count:            3765
  Buf Cell Count:                   0
  Inv Cell Count:                3765
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     19128
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5143.609427
  Noncombinational Area:     0.000000
  Buf/Inv Area:            555.171860
  Total Buffer Area:             0.00
  Total Inverter Area:         555.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              5143.609427
  Design Area:            5143.609427


  Design Rules
  -----------------------------------
  Total Number of Nets:         19265
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: redhat003

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   44.86
  Logic Optimization:                 76.61
  Mapping Optimization:                2.59
  -----------------------------------------
  Overall Compile Time:              129.83
  Overall Compile Wall Clock Time:   131.58

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
