Optimizing Linkage Editor (V.10.02.00.000)        15-May-2016 17:37:38

*** Options ***

-subcommand=C:\githubwork\rx220_sample\rx220_sample\Release\rx220_sample.hlk
-noprelink
-nodebug
-rom=D=R,D_1=R_1,D_2=R_2
-nomessage
-list="C:\githubwork\rx220_sample\rx220_sample\Release\rx220_sample.map"
-nooptimize
-start=B_1,R_1,B_2,R_2,B,R,SI/01000,PResetPRG/0FFFC0000,C_1,C_2,C,L,C$*,D_1,D_2,D,P,PIntPRG,W*/0FFFC0100,FIXEDVECT/0FFFFFFD0
-nologo
-input="C:\githubwork\rx220_sample\rx220_sample\Release\dbsct.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\dft.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\fft_n_small.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\fft_real_n_recur.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\intprg.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\resetprg.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\rx220_sample.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\sbrk.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\sci.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\stack_var_adrs.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\util.obj"
-input="C:\githubwork\rx220_sample\rx220_sample\Release\vecttbl.obj"
-library="C:\githubwork\rx220_sample\rx220_sample\Release\rx220_sample.lib"
-output="C:\githubwork\rx220_sample\rx220_sample\Release\rx220_sample.abs"
-end

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN

B_1
                                  00001000  000010d0        d1   1
R_1
                                  000010d1  00001121        51   1
B_2
                                  00001122  00001c61       b40   2
R_2
                                  00001c62  00001c62         0   2
B
                                  00001c64  00003497      1834   4
R
                                  00003498  00003753       2bc   4
SI
                                  00003754  00003d53       600   4
PResetPRG
                                  fffc0000  fffc0022        23   1
C_1
                                  fffc0100  fffc065a       55b   1
C_2
                                  fffc065c  fffc085d       202   2
C
                                  fffc0860  fffc0a67       208   4
L
                                  fffc0a68  fffc11a8       741   4
C$DSEC
                                  fffc11ac  fffc11cf        24   4
C$BSEC
                                  fffc11d0  fffc11e7        18   4
C$VECT
                                  fffc11e8  fffc15e7       400   4
D_1
                                  fffc15e8  fffc1638        51   1
D_2
                                  fffc163a  fffc163a         0   2
D
                                  fffc163c  fffc18f7       2bc   4
P
                                  fffc18f8  fffc8e92      759b   1
PIntPRG
                                  fffc8e93  fffc8fe7       155   1
W_1
                                  fffc8fe8  fffc8fe8         0   1
W_2
                                  fffc8fe8  fffc90c1        da   2
W
                                  fffc90c4  fffc90c4         0   4
$ADDR_C_FFFFFF80
                                  ffffff80  ffffff83         4   1
FIXEDVECT
                                  ffffffd0  ffffffff        30   4
