INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESIREM/XILINX/VIVADO/SRAM/SRAM.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
