// Seed: 1022918296
module module_0 (
    input tri0 id_0,
    input wand id_1
    , id_18,
    output tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    input wand id_5,
    input tri0 id_6,
    output wire id_7,
    output uwire id_8,
    input wire id_9,
    output tri id_10,
    input wor id_11,
    input tri1 id_12,
    output supply0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    input wand id_16
);
  assign id_7 = id_6 ? 1 == 1'b0 : 1'h0 == ~1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    output uwire id_3,
    output wor id_4,
    output uwire id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    output uwire id_9
);
  wire id_11 = id_11;
  module_0(
      id_0,
      id_7,
      id_2,
      id_7,
      id_9,
      id_1,
      id_8,
      id_9,
      id_3,
      id_6,
      id_3,
      id_8,
      id_6,
      id_3,
      id_8,
      id_9,
      id_7
  );
endmodule
