riscv-tools/riscv-tests/benchmarks/common/util.h:37:    if (!(eq1 & eq2)) return i+1+eq1;
riscv-tools/riscv-tests/benchmarks/multiply/multiply.c:14:   if ((x & 0x1) == 1)
riscv-tools/riscv-tests/env/v/vm.c:201:    if (random & 1) // perform a no-op write
riscv-tools/fpga_test4sim/coremark4sim/core_main.c:188:		if (results[i].execs & ID_LIST) {
riscv-tools/fpga_test4sim/coremark4sim/core_main.c:191:		if (results[i].execs & ID_MATRIX) {
riscv-tools/fpga_test4sim/coremark4sim/core_main.c:194:		if (results[i].execs & ID_STATE) {
riscv-tools/fpga_test4sim/coremark4sim/core_main.c:270:			if ((results[i].execs & ID_LIST) && 
riscv-tools/fpga_test4sim/coremark4sim/core_main.c:275:			if ((results[i].execs & ID_MATRIX) &&
riscv-tools/fpga_test4sim/coremark4sim/core_main.c:280:			if ((results[i].execs & ID_STATE) &&
riscv-tools/fpga_test4sim/coremark4sim/core_main.c:316:	if (results[0].execs & ID_LIST)
riscv-tools/fpga_test4sim/coremark4sim/core_main.c:319:	if (results[0].execs & ID_MATRIX) 
riscv-tools/fpga_test4sim/coremark4sim/core_main.c:322:	if (results[0].execs & ID_STATE)
rtl/e203/perips/apb_spi_master/spi_master_tx.v:75:                if (en && data_valid) begin
rtl/e203/perips/apb_spi_master/spi_master_tx.v:91:                        if (en && data_valid) begin
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:101:	end else if (PSEL && PENABLE && PWRITE) begin
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:55:        else if ((ready_i && valid_o) && (!valid_i || full))
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:99:	    if (ready_i && valid_o) begin
rtl/e203/perips/sirv_queue_1.v:100:    if(ram_T_35_en & ram_T_35_mask) begin
rtl/e203/perips/apb_gpio/apb_gpio.v:98:	end else if (!interrupt && s_rise_int) begin //rise interrupt if not already rise
rtl/e203/perips/apb_gpio/apb_gpio.v:101:	end else if ((((interrupt && PSEL) && PENABLE) && !PWRITE) && (s_apb_addr == `REG_INTSTATUS)) begin    //clears int if status is read
rtl/e203/perips/apb_gpio/apb_gpio.v:131:        end else if ((PSEL && PENABLE) && PWRITE) begin
rtl/e203/perips/apb_adv_timer/up_down_counter.v:111:        end else if (counter_event_i && ctrl_active_i) begin
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:625:        end else if ((PSEL && PENABLE) && PWRITE) begin
rtl/e203/perips/apb_adv_timer/comparator.v:69:        end else if (timer_valid_i && ctrl_active_i) begin
rtl/e203/perips/apb_adv_timer/comparator.v:84:			end else if(s_match && r_is_2nd_event) begin
rtl/e203/perips/apb_adv_timer/comparator.v:101:		        end else if(s_match && r_is_2nd_event) begin
rtl/e203/perips/apb_adv_timer/comparator.v:122:		        end else if(s_match && r_is_2nd_event) begin
rtl/e203/perips/apb_adv_timer/comparator.v:139:		        end else if(s_match && r_is_2nd_event) begin
rtl/e203/perips/apb_uart/io_generic_fifo.v:52:        else if ((ready_i && valid_o) && (!valid_i || full))
rtl/e203/perips/apb_uart/io_generic_fifo.v:97:	    if (ready_i && valid_o) begin
rtl/e203/perips/apb_uart/uart_tx.v:187:        if ((tx_valid_i & tx_ready_o) & rstn_i)
rtl/e203/perips/apb_uart/uart_interrupt.v:63:            if (IER_i[2] & error_i)
rtl/e203/perips/apb_uart/uart_interrupt.v:66:            else if (IER_i[0] & trigger_level_reached)
rtl/e203/perips/apb_uart/apb_uart.v:179:        if (PSEL && PENABLE && PWRITE)
rtl/e203/perips/apb_uart/apb_uart.v:222:        if (PSEL && PENABLE && !PWRITE)
rtl/e203/perips/apb_i2c/apb_i2c.v:88:	end else if (PSEL && PENABLE && PWRITE) begin
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:327:      if (sSCL & ~dSCL) dout <= sSDA;
rtl/e203/perips/sirv_queue.v:145:    if(ram_read_T_69_en & ram_read_T_69_mask) begin
rtl/e203/perips/sirv_queue.v:148:    if(ram_index_T_69_en & ram_index_T_69_mask) begin
rtl/e203/perips/sirv_queue.v:151:    if(ram_data_T_69_en & ram_data_T_69_mask) begin
rtl/e203/perips/sirv_queue.v:154:    if(ram_mask_T_69_en & ram_mask_T_69_mask) begin
rtl/e203/perips/sirv_queue.v:157:    if(ram_extra_T_69_en & ram_extra_T_69_mask) begin
rtl/e203/debug/sirv_jtag_dtm.v:280:      end else if (i_dtm_resp_valid & i_dtm_resp_ready) begin //only in CAPTURE_DR
tb/tb_top.v:66:    else if(i_valid & i_ready & (pc_write_to_host_flag == 1'b0)) begin
