
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>iommu/arm-smmu: Use context bank TLBSTATUS registers - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    iommu/arm-smmu: Use context bank TLBSTATUS registers</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=174417">vjitta@codeaurora.org</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>May 22, 2017, 8:55 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1495443328-19646-1-git-send-email-vjitta@codeaurora.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9739715/mbox/"
   >mbox</a>
|
   <a href="/patch/9739715/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9739715/">/patch/9739715/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	2779160392 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 22 May 2017 08:55:51 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 162CF286B4
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 22 May 2017 08:55:51 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 09341286AD; Mon, 22 May 2017 08:55:51 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 6B856286AD
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 22 May 2017 08:55:50 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1757346AbdEVIzq (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 22 May 2017 04:55:46 -0400
Received: from smtp.codeaurora.org ([198.145.29.96]:51602 &quot;EHLO
	smtp.codeaurora.org&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751824AbdEVIzp (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 22 May 2017 04:55:45 -0400
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
	id 7DE8560A09; Mon, 22 May 2017 08:55:44 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
	s=default; t=1495443344;
	bh=skvQGFp2wtpOmf6BnNXnpMcbGtBMQ81ZEk5zWjuK/rI=;
	h=From:To:Cc:Subject:Date:From;
	b=iH22pBYaTaj95xoVuMr7+rGUWgDwikYu4hgFJC14pdjmC7ezZK86B6KSLcUuFJQ9V
	buFQAeuuWyYO8SGoGpxCTtCVT/42OwZOHWndL0PDdRX0N0oPM0Oe/qP/tWI+h78z19
	S8ww9C3OXqzy+tTEGVexbI9UqgRmiRY+2snhq5Aw=
Received: from vjitta-linux.qualcomm.com
	(blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com
	[103.229.19.19])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits))
	(No client certificate requested)
	(Authenticated sender: vjitta@codeaurora.org)
	by smtp.codeaurora.org (Postfix) with ESMTPSA id E00CC609C2;
	Mon, 22 May 2017 08:55:39 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
	s=default; t=1495443344;
	bh=skvQGFp2wtpOmf6BnNXnpMcbGtBMQ81ZEk5zWjuK/rI=;
	h=From:To:Cc:Subject:Date:From;
	b=iH22pBYaTaj95xoVuMr7+rGUWgDwikYu4hgFJC14pdjmC7ezZK86B6KSLcUuFJQ9V
	buFQAeuuWyYO8SGoGpxCTtCVT/42OwZOHWndL0PDdRX0N0oPM0Oe/qP/tWI+h78z19
	S8ww9C3OXqzy+tTEGVexbI9UqgRmiRY+2snhq5Aw=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org E00CC609C2
Authentication-Results: pdx-caf-mail.web.codeaurora.org;
	dmarc=none (p=none dis=none)
	header.from=codeaurora.org
Authentication-Results: pdx-caf-mail.web.codeaurora.org;
	spf=none smtp.mailfrom=vjitta@codeaurora.org
From: vjitta@codeaurora.org
To: will.deacon@arm.com, robin.murphy@arm.com, joro@8bytes.org
Cc: iommu@lists.linux-foundation.org,
	linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
	shashim@codeaurora.org, guptap@codeaurora.org,
	Vijayanand Jitta &lt;vjitta@codeaurora.org&gt;
Subject: [PATCH] iommu/arm-smmu: Use context bank TLBSTATUS registers
Date: Mon, 22 May 2017 14:25:28 +0530
Message-Id: &lt;1495443328-19646-1-git-send-email-vjitta@codeaurora.org&gt;
X-Mailer: git-send-email 1.9.1
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=174417">vjitta@codeaurora.org</a> - May 22, 2017, 8:55 a.m.</div>
<pre class="content">
<span class="from">From: Vijayanand Jitta &lt;vjitta@codeaurora.org&gt;</span>

There are TLBSTATUS registers in SMMU global register space as well as
context bank register space.  Currently we&#39;re polling the global
TLBSTATUS registers after TLB invalidation, even when using the TLB
invalidation registers from context bank address space.  This violates
the usage model described in the ARM SMMU spec.  Fix this by polling
context bank TLBSTATUS registers for context bank TLB operations, and
global TLBSTATUS registers for global TLB operations.
<span class="signed-off-by">
Signed-off-by: Vijayanand Jitta &lt;vjitta@codeaurora.org&gt;</span>
---
 drivers/iommu/arm-smmu.c | 22 +++++++++++++++++++---
 1 file changed, 19 insertions(+), 3 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=77581">Robin Murphy</a> - May 22, 2017, 9:50 a.m.</div>
<pre class="content">
On 22/05/17 09:55, vjitta@codeaurora.org wrote:
<span class="quote">&gt; From: Vijayanand Jitta &lt;vjitta@codeaurora.org&gt;</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; There are TLBSTATUS registers in SMMU global register space as well as</span>
<span class="quote">&gt; context bank register space.  Currently we&#39;re polling the global</span>
<span class="quote">&gt; TLBSTATUS registers after TLB invalidation, even when using the TLB</span>
<span class="quote">&gt; invalidation registers from context bank address space.  This violates</span>
<span class="quote">&gt; the usage model described in the ARM SMMU spec.  Fix this by polling</span>
<span class="quote">&gt; context bank TLBSTATUS registers for context bank TLB operations, and</span>
<span class="quote">&gt; global TLBSTATUS registers for global TLB operations.</span>

Note that these registers don&#39;t exist for SMMUv1 stage 2 contexts...
<span class="quote">
&gt; Signed-off-by: Vijayanand Jitta &lt;vjitta@codeaurora.org&gt;</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt;  drivers/iommu/arm-smmu.c | 22 +++++++++++++++++++---</span>
<span class="quote">&gt;  1 file changed, 19 insertions(+), 3 deletions(-)</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c</span>
<span class="quote">&gt; index 7cecc37..8dc6da9 100644</span>
<span class="quote">&gt; --- a/drivers/iommu/arm-smmu.c</span>
<span class="quote">&gt; +++ b/drivers/iommu/arm-smmu.c</span>
<span class="quote">&gt; @@ -233,6 +233,9 @@ enum arm_smmu_s2cr_privcfg {</span>
<span class="quote">&gt;  #define ARM_SMMU_CB_S1_TLBIVAL		0x620</span>
<span class="quote">&gt;  #define ARM_SMMU_CB_S2_TLBIIPAS2	0x630</span>
<span class="quote">&gt;  #define ARM_SMMU_CB_S2_TLBIIPAS2L	0x638</span>
<span class="quote">&gt; +#define ARM_SMMU_CB_TLBSYNC		0x7f0</span>
<span class="quote">&gt; +#define ARM_SMMU_CB_TLBSTATUS		0x7f4</span>
<span class="quote">&gt; +#define TLBSTATUS_SACTIVE		(1 &lt;&lt; 0)</span>
<span class="quote">&gt;  #define ARM_SMMU_CB_ATS1PR		0x800</span>
<span class="quote">&gt;  #define ARM_SMMU_CB_ATSR		0x8f0</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt; @@ -580,6 +583,19 @@ static void __arm_smmu_free_bitmap(unsigned long *map, int idx)</span>
<span class="quote">&gt;  }</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt;  /* Wait for any pending TLB invalidations to complete */</span>
<span class="quote">&gt; +static void arm_smmu_tlb_sync_cb(struct arm_smmu_device *smmu,</span>
<span class="quote">&gt; +				int cbndx)</span>
<span class="quote">&gt; +{</span>
<span class="quote">&gt; +	void __iomem *base = ARM_SMMU_CB_BASE(smmu) + ARM_SMMU_CB(smmu, cbndx);</span>
<span class="quote">&gt; +	u32 val;</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +	writel_relaxed(0, base + ARM_SMMU_CB_TLBSYNC);</span>
<span class="quote">&gt; +	if (readl_poll_timeout_atomic(base + ARM_SMMU_CB_TLBSTATUS, val,</span>
<span class="quote">&gt; +				      !(val &amp; TLBSTATUS_SACTIVE),</span>
<span class="quote">&gt; +				      0, TLB_LOOP_TIMEOUT))</span>
<span class="quote">&gt; +		dev_err(smmu-&gt;dev, &quot;TLBSYNC timeout!\n&quot;);</span>
<span class="quote">&gt; +}</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt;  static void __arm_smmu_tlb_sync(struct arm_smmu_device *smmu)</span>
<span class="quote">&gt;  {</span>
<span class="quote">&gt;  	int count = 0;</span>
<span class="quote">&gt; @@ -601,7 +617,7 @@ static void __arm_smmu_tlb_sync(struct arm_smmu_device *smmu)</span>
<span class="quote">&gt;  static void arm_smmu_tlb_sync(void *cookie)</span>
<span class="quote">&gt;  {</span>
<span class="quote">&gt;  	struct arm_smmu_domain *smmu_domain = cookie;</span>
<span class="quote">&gt; -	__arm_smmu_tlb_sync(smmu_domain-&gt;smmu);</span>
<span class="quote">&gt; +	arm_smmu_tlb_sync_cb(smmu_domain-&gt;smmu, smmu_domain-&gt;cfg.cbndx);</span>

...which makes this goes wrong for sync-on-unmap with MMU-400/401 (and
any other implementations which may exist) - in practice they will
probably RAZ, leading us to believe it&#39;s always inactive.

Anyway, this patch isn&#39;t going to apply against 4.12-rc - guess how I
know ;)

Robin.
<span class="quote">
&gt;  }</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt;  static void arm_smmu_tlb_inv_context(void *cookie)</span>
<span class="quote">&gt; @@ -616,13 +632,13 @@ static void arm_smmu_tlb_inv_context(void *cookie)</span>
<span class="quote">&gt;  		base = ARM_SMMU_CB_BASE(smmu) + ARM_SMMU_CB(smmu, cfg-&gt;cbndx);</span>
<span class="quote">&gt;  		writel_relaxed(ARM_SMMU_CB_ASID(smmu, cfg),</span>
<span class="quote">&gt;  			       base + ARM_SMMU_CB_S1_TLBIASID);</span>
<span class="quote">&gt; +		arm_smmu_tlb_sync_cb(smmu, cfg-&gt;cbndx);</span>
<span class="quote">&gt;  	} else {</span>
<span class="quote">&gt;  		base = ARM_SMMU_GR0(smmu);</span>
<span class="quote">&gt;  		writel_relaxed(ARM_SMMU_CB_VMID(smmu, cfg),</span>
<span class="quote">&gt;  			       base + ARM_SMMU_GR0_TLBIVMID);</span>
<span class="quote">&gt; +		__arm_smmu_tlb_sync(smmu);</span>
<span class="quote">&gt;  	}</span>
<span class="quote">&gt; -</span>
<span class="quote">&gt; -	__arm_smmu_tlb_sync(smmu);</span>
<span class="quote">&gt;  }</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt;  static void arm_smmu_tlb_inv_range_nosync(unsigned long iova, size_t size,</span>
<span class="quote">&gt;</span>
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c</span>
<span class="p_header">index 7cecc37..8dc6da9 100644</span>
<span class="p_header">--- a/drivers/iommu/arm-smmu.c</span>
<span class="p_header">+++ b/drivers/iommu/arm-smmu.c</span>
<span class="p_chunk">@@ -233,6 +233,9 @@</span> <span class="p_context"> enum arm_smmu_s2cr_privcfg {</span>
 #define ARM_SMMU_CB_S1_TLBIVAL		0x620
 #define ARM_SMMU_CB_S2_TLBIIPAS2	0x630
 #define ARM_SMMU_CB_S2_TLBIIPAS2L	0x638
<span class="p_add">+#define ARM_SMMU_CB_TLBSYNC		0x7f0</span>
<span class="p_add">+#define ARM_SMMU_CB_TLBSTATUS		0x7f4</span>
<span class="p_add">+#define TLBSTATUS_SACTIVE		(1 &lt;&lt; 0)</span>
 #define ARM_SMMU_CB_ATS1PR		0x800
 #define ARM_SMMU_CB_ATSR		0x8f0
 
<span class="p_chunk">@@ -580,6 +583,19 @@</span> <span class="p_context"> static void __arm_smmu_free_bitmap(unsigned long *map, int idx)</span>
 }
 
 /* Wait for any pending TLB invalidations to complete */
<span class="p_add">+static void arm_smmu_tlb_sync_cb(struct arm_smmu_device *smmu,</span>
<span class="p_add">+				int cbndx)</span>
<span class="p_add">+{</span>
<span class="p_add">+	void __iomem *base = ARM_SMMU_CB_BASE(smmu) + ARM_SMMU_CB(smmu, cbndx);</span>
<span class="p_add">+	u32 val;</span>
<span class="p_add">+</span>
<span class="p_add">+	writel_relaxed(0, base + ARM_SMMU_CB_TLBSYNC);</span>
<span class="p_add">+	if (readl_poll_timeout_atomic(base + ARM_SMMU_CB_TLBSTATUS, val,</span>
<span class="p_add">+				      !(val &amp; TLBSTATUS_SACTIVE),</span>
<span class="p_add">+				      0, TLB_LOOP_TIMEOUT))</span>
<span class="p_add">+		dev_err(smmu-&gt;dev, &quot;TLBSYNC timeout!\n&quot;);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 static void __arm_smmu_tlb_sync(struct arm_smmu_device *smmu)
 {
 	int count = 0;
<span class="p_chunk">@@ -601,7 +617,7 @@</span> <span class="p_context"> static void __arm_smmu_tlb_sync(struct arm_smmu_device *smmu)</span>
 static void arm_smmu_tlb_sync(void *cookie)
 {
 	struct arm_smmu_domain *smmu_domain = cookie;
<span class="p_del">-	__arm_smmu_tlb_sync(smmu_domain-&gt;smmu);</span>
<span class="p_add">+	arm_smmu_tlb_sync_cb(smmu_domain-&gt;smmu, smmu_domain-&gt;cfg.cbndx);</span>
 }
 
 static void arm_smmu_tlb_inv_context(void *cookie)
<span class="p_chunk">@@ -616,13 +632,13 @@</span> <span class="p_context"> static void arm_smmu_tlb_inv_context(void *cookie)</span>
 		base = ARM_SMMU_CB_BASE(smmu) + ARM_SMMU_CB(smmu, cfg-&gt;cbndx);
 		writel_relaxed(ARM_SMMU_CB_ASID(smmu, cfg),
 			       base + ARM_SMMU_CB_S1_TLBIASID);
<span class="p_add">+		arm_smmu_tlb_sync_cb(smmu, cfg-&gt;cbndx);</span>
 	} else {
 		base = ARM_SMMU_GR0(smmu);
 		writel_relaxed(ARM_SMMU_CB_VMID(smmu, cfg),
 			       base + ARM_SMMU_GR0_TLBIVMID);
<span class="p_add">+		__arm_smmu_tlb_sync(smmu);</span>
 	}
<span class="p_del">-</span>
<span class="p_del">-	__arm_smmu_tlb_sync(smmu);</span>
 }
 
 static void arm_smmu_tlb_inv_range_nosync(unsigned long iova, size_t size,

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



