{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716492986648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716492986658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 13:36:26 2024 " "Processing started: Thu May 23 13:36:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716492986658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716492986658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo_fpga -c monociclo_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo_fpga -c monociclo_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716492986658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716492988175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716492988175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador/decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador/decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador/decodificador.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/decodificador/decodificador.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensiondesigno/extensiondesigno.v 1 1 " "Found 1 design units, including 1 entities, in source file extensiondesigno/extensiondesigno.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensiondesigno " "Found entity 1: extensiondesigno" {  } { { "extensiondesigno/extensiondesigno.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/extensiondesigno/extensiondesigno.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "ALU/shift.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/shift.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "ALU/fulladder/fulladder.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/fulladder/fulladder.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALU/ALUNBits.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALUNBits.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alubitn.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alubitn.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBitN " "Found entity 1: ALUBitN" {  } { { "ALU/ALUBitN.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALUBitN.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo/monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo/monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/Disp7segs.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo_fpga " "Found entity 1: monociclo_fpga" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo_fpga.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/divFreq.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 icache " "Found entity 1: icache" {  } { { "icache/icache.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/icache/icache.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile/regfile.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/regfile/regfile.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcache/dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file dcache/dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcache " "Found entity 1: dcache" {  } { { "dcache/dcache.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/dcache/dcache.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol/ALUcontrol.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALUcontrol/ALUcontrol.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716493001273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_regwrite_o monociclo.v(83) " "Verilog HDL Implicit Net warning at monociclo.v(83): created implicit net for \"id_regwrite_o\"" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716493001274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_alusrc_o monociclo.v(84) " "Verilog HDL Implicit Net warning at monociclo.v(84): created implicit net for \"id_alusrc_o\"" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716493001274 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fun7_i ALUcontrol.v(58) " "Verilog HDL error at ALUcontrol.v(58): object \"fun7_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALUcontrol/ALUcontrol.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALUcontrol/ALUcontrol.v" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1716493001284 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "monociclo.v(141) " "Verilog HDL Instantiation warning at monociclo.v(141): instance has no name" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 141 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1716493001285 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716493001409 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 13:36:41 2024 " "Processing ended: Thu May 23 13:36:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716493001409 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716493001409 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716493001409 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716493001409 ""}
