
---------- Begin Simulation Statistics ----------
host_inst_rate                                 235939                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380376                       # Number of bytes of host memory used
host_seconds                                    84.77                       # Real time elapsed on the host
host_tick_rate                              266089707                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022556                       # Number of seconds simulated
sim_ticks                                 22555883000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4693310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 29536.115688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 24684.922718                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4272731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    12422270000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089612                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               420579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            284970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3347473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135608                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 58297.434511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 59933.604817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2088902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   11585798945                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.086874                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              198736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           126539                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4327026467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72197                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 31388.602991                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.030213                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           90945                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2854636499                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6980948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 38765.521496                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 36931.255105                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6361633                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     24008068945                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088715                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                619315                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             411509                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7674499467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996966                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.893226                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6980948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 38765.521496                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 36931.255105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6361633                       # number of overall hits
system.cpu.dcache.overall_miss_latency    24008068945                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088715                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               619315                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            411509                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7674499467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167911                       # number of replacements
system.cpu.dcache.sampled_refs                 168935                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.893226                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6424634                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525060429000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72159                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13224107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67976.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65952.173913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13223807                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20393000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  300                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                69                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15169000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 71333.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               57245.917749                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       428000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13224107                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67976.666667                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65952.173913                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13223807                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20393000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   300                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 69                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206986                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.976697                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13224107                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67976.666667                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65952.173913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13223807                       # number of overall hits
system.cpu.icache.overall_miss_latency       20393000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  300                       # number of overall misses
system.cpu.icache.overall_mshr_hits                69                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15169000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.976697                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13223807                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 55575.712523                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3170872278                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 57055                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     71441.101963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 67731.314224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8062                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1804888000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.758087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      25264                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    6774                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1252352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.554822                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 18490                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135840                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       71756.812786                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  64439.061561                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         105933                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2146031000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.220163                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        29907                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6611                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1501043500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.171481                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   23294                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38872                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60344.849532                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44462.016361                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2345724991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38872                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1728327500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38872                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72159                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72159                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.509940                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169166                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        71612.241939                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   65895.929064                       # average overall mshr miss latency
system.l2.demand_hits                          113995                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3950919000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.326135                       # miss rate for demand accesses
system.l2.demand_misses                         55171                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      13385                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2753395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.247000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    41784                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.208412                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.305810                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   3414.629032                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5010.399195                       # Average occupied blocks per context
system.l2.overall_accesses                     169166                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       71612.241939                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  59938.564514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         113995                       # number of overall hits
system.l2.overall_miss_latency             3950919000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.326135                       # miss rate for overall accesses
system.l2.overall_misses                        55171                       # number of overall misses
system.l2.overall_mshr_hits                     13385                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        5924267778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.584272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   98839                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.413583                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         23597                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        36618                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       111681                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            61382                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        13681                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          85253                       # number of replacements
system.l2.sampled_refs                          95376                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8425.028227                       # Cycle average of tags in use
system.l2.total_refs                           144012                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43851                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31373280                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1733988                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1815777                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51186                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1822045                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1837577                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7560                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       216445                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12173473                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.824582                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.849851                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9245794     75.95%     75.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       736525      6.05%     82.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       576299      4.73%     86.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483770      3.97%     90.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       394956      3.24%     93.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86390      0.71%     94.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78801      0.65%     95.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       354493      2.91%     98.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       216445      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12173473                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51079                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7019188                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.373848                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.373848                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1121319                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          111                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7582                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     22250579                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7203375                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3792140                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1238424                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56638                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4788359                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4600737                       # DTB hits
system.switch_cpus_1.dtb.data_misses           187622                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3588693                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3403576                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           185117                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199666                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197161                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2505                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1837577                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3219568                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7720143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41506                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27403789                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        754173                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.133754                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3219776                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1741548                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.994673                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13411897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.043245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.193987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8911348     66.44%     66.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         581217      4.33%     70.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          49241      0.37%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37140      0.28%     71.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         482184      3.60%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43482      0.32%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         555261      4.14%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         881234      6.57%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1870790     13.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13411897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                326588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1027987                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73154                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.142445                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6075706                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336034                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7682804                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14395643                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812723                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6243992                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.047833                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14596705                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62151                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        422939                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4965142                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       105968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1850371                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17198069                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4739672                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       289387                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15695464                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          772                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1238424                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9822                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1071914                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1573                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64277                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2021249                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       553984                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64277                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.727882                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.727882                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7927012     49.59%     49.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         3985      0.02%     49.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865693      5.42%     55.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3373      0.02%     55.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     55.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018839      6.37%     61.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          671      0.00%     61.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4814810     30.12%     91.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350389      8.45%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15984853                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        56409                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003529                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          775      1.37%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          259      0.46%      1.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        43022     76.27%     78.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            6      0.01%     78.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11830     20.97%     99.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          517      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13411897                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.191841                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.838706                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8067250     60.15%     60.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1577527     11.76%     71.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       712914      5.32%     77.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1128975      8.42%     85.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       902037      6.73%     92.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       253543      1.89%     94.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       676781      5.05%     99.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84936      0.63%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7934      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13411897                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.163509                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17124915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15984853                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7046825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10332                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3429277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3219598                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3219568                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985427                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998556                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4965142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1850371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13738485                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       858549                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21275                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7295235                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       242807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         6972                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     30829102                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     21768462                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15116189                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3755491                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1238424                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       264197                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8076726                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       448166                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  6749                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
