==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../HMPI/HLS_lib/FNR.cpp' ...
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&stream_out' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&stream_in' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 479.898 ; gain = 128.430 ; free physical = 16958 ; free virtual = 57111
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 479.898 ; gain = 128.430 ; free physical = 16957 ; free virtual = 57110
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 479.898 ; gain = 128.430 ; free physical = 16958 ; free virtual = 57111
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 479.898 ; gain = 128.430 ; free physical = 16958 ; free virtual = 57111
INFO: [XFORM 203-1101] Packing variable 'stream_out.V' (../HMPI/HLS_lib/FNR.cpp:61) into a 81-bit variable.
INFO: [XFORM 203-1101] Packing variable 'stream_in.V' (../HMPI/HLS_lib/FNR.cpp:58) into a 129-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../HMPI/HLS_lib/FNR.cpp:122:5) in function 'FNR'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 16932 ; free virtual = 57085
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 16929 ; free virtual = 57082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FNR' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FNR'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.72 seconds; current allocated memory: 124.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 124.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FNR'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FNR/stream_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FNR/stream_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FNR' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FNR'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 125.097 MB.
INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.user' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'stream_out_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_V.dest' is mapped to 'TDEST' by default.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 543.469 ; gain = 192.000 ; free physical = 16929 ; free virtual = 57082
INFO: [SYSC 207-301] Generating SystemC RTL for FNR.
INFO: [VHDL 208-304] Generating VHDL RTL for FNR.
INFO: [VLOG 209-307] Generating Verilog RTL for FNR.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.user' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'stream_out_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_V.dest' is mapped to 'TDEST' by default.
INFO: [HLS 200-10] Opening project '/home/tarafdar/workDir/galapagos/userIP/application_bridge'.
INFO: [HLS 200-10] Adding design file '../HMPI/HLS_lib/application_bridge.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/tarafdar/workDir/galapagos/userIP/application_bridge/solution1'.
