$date
	Sat Oct 22 23:54:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#301250
b100 &
b100 %
1$
b100 !
1"
#301251
0"
#301254
b10 &
b10 %
#301258
b1 &
b1 %
1#
#301262
b0 &
0#
b0 %
0$
#1328923
b10001 !
1"
#1328926
b10001 &
b10001 %
1$
#1328927
0"
#1328930
b110100 &
b110100 %
#1328934
b11010 &
b11010 %
#1328938
b1101 &
b1101 %
#1328942
b101000 &
b101000 %
#1328946
b10100 &
b10100 %
#1328950
b1010 &
b1010 %
#1328954
b101 &
b101 %
#1328958
b10000 &
b10000 %
#1328962
b1000 &
b1000 %
#1328966
b100 &
b100 %
#1328970
b10 &
b10 %
#1328974
b1 &
1#
b1 %
#1328978
b0 &
b0 %
0#
0$
#2346410
b101 &
b101 %
1$
b101 !
1"
#2346411
0"
#2346414
b10000 &
b10000 %
#2346418
b1000 &
b1000 %
#2346422
b100 &
b100 %
#2346426
b10 &
b10 %
#2346430
b1 &
1#
b1 %
#2346434
b0 &
b0 %
0#
0$
#4500012
