#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 22 11:25:53 2017
# Process ID: 13252
# Current directory: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11712 D:\svn\FPGA\AX7020\course_s3\06_lcd7\vivado\ts_an071_linux.xpr
# Log file: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/vivado.log
# Journal file: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.xpr
INFO: [Project 1-313] Project file moved from 'D:/svn/FPGA/AX7010/course_s3/06_lcd7/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 801.215 ; gain = 244.809
open_bd_design {D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_140M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 943.156 ; gain = 129.734
set_property part xc7z020clg400-2 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_util_vector_logic_1_0 system_xlconstant_1_0 system_processing_system7_0_0 system_util_vector_logic_0_0 system_xlconcat_0_0 system_xlconstant_0_1 system_axi_gpio_1_1 system_axi_mem_intercon_0 system_axi_vdma_0_0 system_rst_processing_system7_0_100M_0 system_axi_gpio_1_0 system_rst_processing_system7_0_140M_0 system_axi_dynclk_0_0 system_v_axi4s_vid_out_0_0 system_axis_subset_converter_0_0 system_processing_system7_0_axi_periph_0 system_v_tc_0_0}]
Upgrading 'D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_axi_dynclk_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_0/system_axi_dynclk_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_axi_gpio_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_axi_gpio_1_1 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_axi_mem_intercon_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_mem_intercon_0/system_axi_mem_intercon_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_axi_vdma_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_axis_subset_converter_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/system_axis_subset_converter_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_rst_processing_system7_0_100M_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_rst_processing_system7_0_140M_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_0/system_rst_processing_system7_0_140M_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_util_vector_logic_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_v_axi4s_vid_out_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_v_tc_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_xlconcat_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_xlconstant_0_1 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_0_1/system_xlconstant_0_1.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated system_xlconstant_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0.upgrade_log'.
Wrote  : <D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd> 
upgrade_ip: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1086.828 ; gain = 70.340
regenerate_bd_layout
remove_files {d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_0/system_axi_dynclk_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_mem_intercon_0/system_axi_mem_intercon_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/system_axis_subset_converter_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_0/system_rst_processing_system7_0_140M_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_0_1/system_xlconstant_0_1.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0.upgrade_log}
file delete -force d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_0/system_axi_dynclk_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_mem_intercon_0/system_axi_mem_intercon_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/system_axis_subset_converter_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_0/system_rst_processing_system7_0_140M_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_0_1/system_xlconstant_0_1.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0.upgrade_log
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {767} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
set_property range 1G [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
Wrote  : <D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd> 
generate_target all [get_files  D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /axi_dynclk_0/PXL_CLK_O
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /axi_dynclk_0/PXL_CLK_O
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /axi_dynclk_0/PXL_CLK_O
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /axi_dynclk_0/PXL_CLK_O
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /axi_dynclk_0/PXL_CLK_O
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /axi_dynclk_0/PXL_CLK_O
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /axi_dynclk_0/PXL_CLK_O
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /axi_dynclk_0/PXL_CLK_O
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
Verilog Output written to : D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_tc_0_0'...
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_140M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_140M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_rst_processing_system7_0_140M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_rst_processing_system7_0_140M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_rst_processing_system7_0_140M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_140M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_btn .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_util_vector_logic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_util_vector_logic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_util_vector_logic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_util_vector_logic_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_util_vector_logic_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_util_vector_logic_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1301.391 ; gain = 174.406
export_ip_user_files -of_objects [get_files D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd] -directory D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 22 11:31:38 2017] Launched synth_1...
Run output will be captured here: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.runs/synth_1/runme.log
[Wed Nov 22 11:31:38 2017] Launched impl_1...
Run output will be captured here: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.runs/impl_1/runme.log
file mkdir D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk
file copy -force D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.runs/impl_1/system_wrapper.sysdef D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk/system_wrapper.hdf

launch_sdk -workspace D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk -hwspec D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk -hwspec D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 11:48:11 2017...
