{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671790922001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671790922002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:22:01 2022 " "Processing started: Fri Dec 23 10:22:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671790922002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671790922002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671790922002 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671790922167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922284 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers.v(151) " "Verilog HDL warning at registers.v(151): extended using \"x\" or \"z\"" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1671790922284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(46) " "Verilog HDL warning at datapath_input.v(46): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(47) " "Verilog HDL warning at datapath_input.v(47): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(48) " "Verilog HDL warning at datapath_input.v(48): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff5 " "Found entity 1: cpudff5" {  } { { "../RTL/CPU_SM/cpudff5.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff4 " "Found entity 1: cpudff4" {  } { { "../RTL/CPU_SM/cpudff4.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff3 " "Found entity 1: cpudff3" {  } { { "../RTL/CPU_SM/cpudff3.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff2 " "Found entity 1: cpudff2" {  } { { "../RTL/CPU_SM/cpudff2.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff1 " "Found entity 1: cpudff1" {  } { { "../RTL/CPU_SM/cpudff1.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671790922305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STOPFLUSH RESDMAC.v(125) " "Verilog HDL Implicit Net warning at RESDMAC.v(125): created implicit net for \"STOPFLUSH\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FIFOEMPTY RESDMAC.v(127) " "Verilog HDL Implicit Net warning at RESDMAC.v(127): created implicit net for \"FIFOEMPTY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FIFOFULL RESDMAC.v(128) " "Verilog HDL Implicit Net warning at RESDMAC.v(128): created implicit net for \"FIFOFULL\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLUSHFIFO RESDMAC.v(132) " "Verilog HDL Implicit Net warning at RESDMAC.v(132): created implicit net for \"FLUSHFIFO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACR_WR RESDMAC.v(133) " "Verilog HDL Implicit Net warning at RESDMAC.v(133): created implicit net for \"ACR_WR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_0C RESDMAC.v(134) " "Verilog HDL Implicit Net warning at RESDMAC.v(134): created implicit net for \"H_0C\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 RESDMAC.v(135) " "Verilog HDL Implicit Net warning at RESDMAC.v(135): created implicit net for \"A1\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DMADIR RESDMAC.v(137) " "Verilog HDL Implicit Net warning at RESDMAC.v(137): created implicit net for \"DMADIR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DMAENA RESDMAC.v(138) " "Verilog HDL Implicit Net warning at RESDMAC.v(138): created implicit net for \"DMAENA\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REG_DSK_ RESDMAC.v(139) " "Verilog HDL Implicit Net warning at RESDMAC.v(139): created implicit net for \"REG_DSK_\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WDREGREQ RESDMAC.v(140) " "Verilog HDL Implicit Net warning at RESDMAC.v(140): created implicit net for \"WDREGREQ\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PAS RESDMAC.v(144) " "Verilog HDL Implicit Net warning at RESDMAC.v(144): created implicit net for \"PAS\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDS RESDMAC.v(145) " "Verilog HDL Implicit Net warning at RESDMAC.v(145): created implicit net for \"PDS\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BGACK RESDMAC.v(146) " "Verilog HDL Implicit Net warning at RESDMAC.v(146): created implicit net for \"BGACK\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BREQ RESDMAC.v(147) " "Verilog HDL Implicit Net warning at RESDMAC.v(147): created implicit net for \"BREQ\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SIZE1_CPUSM RESDMAC.v(149) " "Verilog HDL Implicit Net warning at RESDMAC.v(149): created implicit net for \"SIZE1_CPUSM\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUL RESDMAC.v(159) " "Verilog HDL Implicit Net warning at RESDMAC.v(159): created implicit net for \"F2CPUL\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUH RESDMAC.v(160) " "Verilog HDL Implicit Net warning at RESDMAC.v(160): created implicit net for \"F2CPUH\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRIDGEIN RESDMAC.v(161) " "Verilog HDL Implicit Net warning at RESDMAC.v(161): created implicit net for \"BRIDGEIN\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRIDGEOUT RESDMAC.v(162) " "Verilog HDL Implicit Net warning at RESDMAC.v(162): created implicit net for \"BRIDGEOUT\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEH RESDMAC.v(163) " "Verilog HDL Implicit Net warning at RESDMAC.v(163): created implicit net for \"DIEH\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEL RESDMAC.v(164) " "Verilog HDL Implicit Net warning at RESDMAC.v(164): created implicit net for \"DIEL\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RDFIFO_o RESDMAC.v(169) " "Verilog HDL Implicit Net warning at RESDMAC.v(169): created implicit net for \"RDFIFO_o\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFIFO RESDMAC.v(170) " "Verilog HDL Implicit Net warning at RESDMAC.v(170): created implicit net for \"DECFIFO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RIFIFO_o RESDMAC.v(171) " "Verilog HDL Implicit Net warning at RESDMAC.v(171): created implicit net for \"RIFIFO_o\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFIFO RESDMAC.v(172) " "Verilog HDL Implicit Net warning at RESDMAC.v(172): created implicit net for \"INCFIFO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNO_CPU RESDMAC.v(173) " "Verilog HDL Implicit Net warning at RESDMAC.v(173): created implicit net for \"INCNO_CPU\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNI_CPU RESDMAC.v(174) " "Verilog HDL Implicit Net warning at RESDMAC.v(174): created implicit net for \"INCNI_CPU\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLLW RESDMAC.v(179) " "Verilog HDL Implicit Net warning at RESDMAC.v(179): created implicit net for \"PLLW\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLHW RESDMAC.v(180) " "Verilog HDL Implicit Net warning at RESDMAC.v(180): created implicit net for \"PLHW\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCBO RESDMAC.v(202) " "Verilog HDL Implicit Net warning at RESDMAC.v(202): created implicit net for \"INCBO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNO_SCSI RESDMAC.v(203) " "Verilog HDL Implicit Net warning at RESDMAC.v(203): created implicit net for \"INCNO_SCSI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNI_SCSI RESDMAC.v(204) " "Verilog HDL Implicit Net warning at RESDMAC.v(204): created implicit net for \"INCNI_SCSI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2F RESDMAC.v(205) " "Verilog HDL Implicit Net warning at RESDMAC.v(205): created implicit net for \"S2F\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2S RESDMAC.v(206) " "Verilog HDL Implicit Net warning at RESDMAC.v(206): created implicit net for \"F2S\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2CPU RESDMAC.v(207) " "Verilog HDL Implicit Net warning at RESDMAC.v(207): created implicit net for \"S2CPU\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPU2S RESDMAC.v(208) " "Verilog HDL Implicit Net warning at RESDMAC.v(208): created implicit net for \"CPU2S\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOEQ0 RESDMAC.v(227) " "Verilog HDL Implicit Net warning at RESDMAC.v(227): created implicit net for \"BOEQ0\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BO0 RESDMAC.v(229) " "Verilog HDL Implicit Net warning at RESDMAC.v(229): created implicit net for \"BO0\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BO1 RESDMAC.v(230) " "Verilog HDL Implicit Net warning at RESDMAC.v(230): created implicit net for \"BO1\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RW RESDMAC.v(244) " "Verilog HDL Implicit Net warning at RESDMAC.v(244): created implicit net for \"RW\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 RESDMAC.v(258) " "Verilog HDL Implicit Net warning at RESDMAC.v(258): created implicit net for \"A3\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SET_DSACK SCSI_SM.v(118) " "Verilog HDL Implicit Net warning at SCSI_SM.v(118): created implicit net for \"SET_DSACK\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UUWS fifo.v(69) " "Verilog HDL Implicit Net warning at fifo.v(69): created implicit net for \"UUWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UMWS fifo.v(70) " "Verilog HDL Implicit Net warning at fifo.v(70): created implicit net for \"UMWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LMWS fifo.v(71) " "Verilog HDL Implicit Net warning at fifo.v(71): created implicit net for \"LMWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LLWS fifo.v(72) " "Verilog HDL Implicit Net warning at fifo.v(72): created implicit net for \"LLWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff1_q CPU_SM.v(101) " "Verilog HDL Implicit Net warning at CPU_SM.v(101): created implicit net for \"cpudff1_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff2_q CPU_SM.v(102) " "Verilog HDL Implicit Net warning at CPU_SM.v(102): created implicit net for \"cpudff2_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff3_q CPU_SM.v(103) " "Verilog HDL Implicit Net warning at CPU_SM.v(103): created implicit net for \"cpudff3_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff4_q CPU_SM.v(104) " "Verilog HDL Implicit Net warning at CPU_SM.v(104): created implicit net for \"cpudff4_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff5_q CPU_SM.v(105) " "Verilog HDL Implicit Net warning at CPU_SM.v(105): created implicit net for \"cpudff5_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E0 CPU_SM.v(106) " "Verilog HDL Implicit Net warning at CPU_SM.v(106): created implicit net for \"E0\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 CPU_SM.v(107) " "Verilog HDL Implicit Net warning at CPU_SM.v(107): created implicit net for \"E1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2 CPU_SM.v(108) " "Verilog HDL Implicit Net warning at CPU_SM.v(108): created implicit net for \"E2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3 CPU_SM.v(109) " "Verilog HDL Implicit Net warning at CPU_SM.v(109): created implicit net for \"E3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E4 CPU_SM.v(110) " "Verilog HDL Implicit Net warning at CPU_SM.v(110): created implicit net for \"E4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E5 CPU_SM.v(111) " "Verilog HDL Implicit Net warning at CPU_SM.v(111): created implicit net for \"E5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E6_d CPU_SM.v(112) " "Verilog HDL Implicit Net warning at CPU_SM.v(112): created implicit net for \"E6_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E7 CPU_SM.v(113) " "Verilog HDL Implicit Net warning at CPU_SM.v(113): created implicit net for \"E7\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E8 CPU_SM.v(114) " "Verilog HDL Implicit Net warning at CPU_SM.v(114): created implicit net for \"E8\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E9_d CPU_SM.v(115) " "Verilog HDL Implicit Net warning at CPU_SM.v(115): created implicit net for \"E9_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E10 CPU_SM.v(116) " "Verilog HDL Implicit Net warning at CPU_SM.v(116): created implicit net for \"E10\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E11 CPU_SM.v(117) " "Verilog HDL Implicit Net warning at CPU_SM.v(117): created implicit net for \"E11\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E12 CPU_SM.v(118) " "Verilog HDL Implicit Net warning at CPU_SM.v(118): created implicit net for \"E12\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E13 CPU_SM.v(119) " "Verilog HDL Implicit Net warning at CPU_SM.v(119): created implicit net for \"E13\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E14 CPU_SM.v(120) " "Verilog HDL Implicit Net warning at CPU_SM.v(120): created implicit net for \"E14\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E15 CPU_SM.v(121) " "Verilog HDL Implicit Net warning at CPU_SM.v(121): created implicit net for \"E15\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E16 CPU_SM.v(122) " "Verilog HDL Implicit Net warning at CPU_SM.v(122): created implicit net for \"E16\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E17 CPU_SM.v(123) " "Verilog HDL Implicit Net warning at CPU_SM.v(123): created implicit net for \"E17\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E18 CPU_SM.v(124) " "Verilog HDL Implicit Net warning at CPU_SM.v(124): created implicit net for \"E18\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E19 CPU_SM.v(125) " "Verilog HDL Implicit Net warning at CPU_SM.v(125): created implicit net for \"E19\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E20_d CPU_SM.v(126) " "Verilog HDL Implicit Net warning at CPU_SM.v(126): created implicit net for \"E20_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E21 CPU_SM.v(127) " "Verilog HDL Implicit Net warning at CPU_SM.v(127): created implicit net for \"E21\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E22 CPU_SM.v(128) " "Verilog HDL Implicit Net warning at CPU_SM.v(128): created implicit net for \"E22\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E23_sd CPU_SM.v(129) " "Verilog HDL Implicit Net warning at CPU_SM.v(129): created implicit net for \"E23_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E24_sd CPU_SM.v(130) " "Verilog HDL Implicit Net warning at CPU_SM.v(130): created implicit net for \"E24_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E25_d CPU_SM.v(131) " "Verilog HDL Implicit Net warning at CPU_SM.v(131): created implicit net for \"E25_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E26 CPU_SM.v(132) " "Verilog HDL Implicit Net warning at CPU_SM.v(132): created implicit net for \"E26\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E27 CPU_SM.v(133) " "Verilog HDL Implicit Net warning at CPU_SM.v(133): created implicit net for \"E27\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E28_d CPU_SM.v(134) " "Verilog HDL Implicit Net warning at CPU_SM.v(134): created implicit net for \"E28_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E29_sd CPU_SM.v(135) " "Verilog HDL Implicit Net warning at CPU_SM.v(135): created implicit net for \"E29_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E30_d CPU_SM.v(136) " "Verilog HDL Implicit Net warning at CPU_SM.v(136): created implicit net for \"E30_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E31 CPU_SM.v(137) " "Verilog HDL Implicit Net warning at CPU_SM.v(137): created implicit net for \"E31\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E32 CPU_SM.v(138) " "Verilog HDL Implicit Net warning at CPU_SM.v(138): created implicit net for \"E32\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E33_sd_E38_s CPU_SM.v(139) " "Verilog HDL Implicit Net warning at CPU_SM.v(139): created implicit net for \"E33_sd_E38_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E34 CPU_SM.v(140) " "Verilog HDL Implicit Net warning at CPU_SM.v(140): created implicit net for \"E34\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E35 CPU_SM.v(141) " "Verilog HDL Implicit Net warning at CPU_SM.v(141): created implicit net for \"E35\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E36_s_E47_s CPU_SM.v(142) " "Verilog HDL Implicit Net warning at CPU_SM.v(142): created implicit net for \"E36_s_E47_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E37_s_E44_s CPU_SM.v(143) " "Verilog HDL Implicit Net warning at CPU_SM.v(143): created implicit net for \"E37_s_E44_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E39_s CPU_SM.v(144) " "Verilog HDL Implicit Net warning at CPU_SM.v(144): created implicit net for \"E39_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E40_s_E41_s CPU_SM.v(145) " "Verilog HDL Implicit Net warning at CPU_SM.v(145): created implicit net for \"E40_s_E41_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E42_s CPU_SM.v(146) " "Verilog HDL Implicit Net warning at CPU_SM.v(146): created implicit net for \"E42_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E43_s_E49_sd CPU_SM.v(147) " "Verilog HDL Implicit Net warning at CPU_SM.v(147): created implicit net for \"E43_s_E49_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E45 CPU_SM.v(148) " "Verilog HDL Implicit Net warning at CPU_SM.v(148): created implicit net for \"E45\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E46_s_E59_s CPU_SM.v(149) " "Verilog HDL Implicit Net warning at CPU_SM.v(149): created implicit net for \"E46_s_E59_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E48 CPU_SM.v(150) " "Verilog HDL Implicit Net warning at CPU_SM.v(150): created implicit net for \"E48\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E50_d_E52_d CPU_SM.v(151) " "Verilog HDL Implicit Net warning at CPU_SM.v(151): created implicit net for \"E50_d_E52_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E51_s_E54_sd CPU_SM.v(152) " "Verilog HDL Implicit Net warning at CPU_SM.v(152): created implicit net for \"E51_s_E54_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E53 CPU_SM.v(153) " "Verilog HDL Implicit Net warning at CPU_SM.v(153): created implicit net for \"E53\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E55 CPU_SM.v(154) " "Verilog HDL Implicit Net warning at CPU_SM.v(154): created implicit net for \"E55\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E56 CPU_SM.v(155) " "Verilog HDL Implicit Net warning at CPU_SM.v(155): created implicit net for \"E56\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E57_s CPU_SM.v(156) " "Verilog HDL Implicit Net warning at CPU_SM.v(156): created implicit net for \"E57_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E58 CPU_SM.v(157) " "Verilog HDL Implicit Net warning at CPU_SM.v(157): created implicit net for \"E58\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E60 CPU_SM.v(158) " "Verilog HDL Implicit Net warning at CPU_SM.v(158): created implicit net for \"E60\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E61 CPU_SM.v(159) " "Verilog HDL Implicit Net warning at CPU_SM.v(159): created implicit net for \"E61\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E62 CPU_SM.v(160) " "Verilog HDL Implicit Net warning at CPU_SM.v(160): created implicit net for \"E62\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff1_d CPU_SM.v(190) " "Verilog HDL Implicit Net warning at CPU_SM.v(190): created implicit net for \"cpudff1_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff2_d CPU_SM.v(218) " "Verilog HDL Implicit Net warning at CPU_SM.v(218): created implicit net for \"cpudff2_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff3_d CPU_SM.v(246) " "Verilog HDL Implicit Net warning at CPU_SM.v(246): created implicit net for \"cpudff3_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff4_d CPU_SM.v(283) " "Verilog HDL Implicit Net warning at CPU_SM.v(283): created implicit net for \"cpudff4_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff5_d CPU_SM.v(317) " "Verilog HDL Implicit Net warning at CPU_SM.v(317): created implicit net for \"cpudff5_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E37_s CPU_SM.v(366) " "Verilog HDL Implicit Net warning at CPU_SM.v(366): created implicit net for \"E37_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 366 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E44_s CPU_SM.v(367) " "Verilog HDL Implicit Net warning at CPU_SM.v(367): created implicit net for \"E44_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 367 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nINCNI_d CPU_SM.v(384) " "Verilog HDL Implicit Net warning at CPU_SM.v(384): created implicit net for \"nINCNI_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nBREQ_d CPU_SM.v(385) " "Verilog HDL Implicit Net warning at CPU_SM.v(385): created implicit net for \"nBREQ_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SIZE1_d CPU_SM.v(386) " "Verilog HDL Implicit Net warning at CPU_SM.v(386): created implicit net for \"SIZE1_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 386 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PAS_d CPU_SM.v(387) " "Verilog HDL Implicit Net warning at CPU_SM.v(387): created implicit net for \"PAS_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDS_d CPU_SM.v(388) " "Verilog HDL Implicit Net warning at CPU_SM.v(388): created implicit net for \"PDS_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 388 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUL_d CPU_SM.v(389) " "Verilog HDL Implicit Net warning at CPU_SM.v(389): created implicit net for \"F2CPUL_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 389 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUH_d CPU_SM.v(390) " "Verilog HDL Implicit Net warning at CPU_SM.v(390): created implicit net for \"F2CPUH_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 390 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRIDGEOUT_d CPU_SM.v(391) " "Verilog HDL Implicit Net warning at CPU_SM.v(391): created implicit net for \"BRIDGEOUT_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLLW_d CPU_SM.v(392) " "Verilog HDL Implicit Net warning at CPU_SM.v(392): created implicit net for \"PLLW_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLHW_d CPU_SM.v(393) " "Verilog HDL Implicit Net warning at CPU_SM.v(393): created implicit net for \"PLHW_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 393 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFIFO_d CPU_SM.v(394) " "Verilog HDL Implicit Net warning at CPU_SM.v(394): created implicit net for \"INCFIFO_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFIFO_d CPU_SM.v(395) " "Verilog HDL Implicit Net warning at CPU_SM.v(395): created implicit net for \"DECFIFO_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 395 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNO_d CPU_SM.v(396) " "Verilog HDL Implicit Net warning at CPU_SM.v(396): created implicit net for \"INCNO_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 396 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSTOPFLUSH_d CPU_SM.v(397) " "Verilog HDL Implicit Net warning at CPU_SM.v(397): created implicit net for \"nSTOPFLUSH_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 397 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEH_d CPU_SM.v(398) " "Verilog HDL Implicit Net warning at CPU_SM.v(398): created implicit net for \"DIEH_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 398 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEL_d CPU_SM.v(399) " "Verilog HDL Implicit Net warning at CPU_SM.v(399): created implicit net for \"DIEL_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 399 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nBRIDGEIN_d CPU_SM.v(400) " "Verilog HDL Implicit Net warning at CPU_SM.v(400): created implicit net for \"nBRIDGEIN_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BGACK_d CPU_SM.v(401) " "Verilog HDL Implicit Net warning at CPU_SM.v(401): created implicit net for \"BGACK_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 401 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RESDMAC " "Elaborating entity \"RESDMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671790922421 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "_CSX0 RESDMAC.v(71) " "Output port \"_CSX0\" at RESDMAC.v(71) has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1671790922429 "|RESDMAC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "_CSX1 RESDMAC.v(72) " "Output port \"_CSX1\" at RESDMAC.v(72) has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1671790922434 "|RESDMAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:u_registers " "Elaborating entity \"registers\" for hierarchy \"registers:u_registers\"" {  } { { "../RTL/RESDMAC.v" "u_registers" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder registers:u_registers\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"registers:u_registers\|addr_decoder:u_addr_decoder\"" {  } { { "../RTL/Registers/registers.v" "u_addr_decoder" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_istr registers:u_registers\|registers_istr:u_registers_istr " "Elaborating entity \"registers_istr\" for hierarchy \"registers:u_registers\|registers_istr:u_registers_istr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_istr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_cntr registers:u_registers\|registers_cntr:u_registers_cntr " "Elaborating entity \"registers_cntr\" for hierarchy \"registers:u_registers\|registers_cntr:u_registers_cntr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_term registers:u_registers\|registers_term:u_registers_term " "Elaborating entity \"registers_term\" for hierarchy \"registers:u_registers\|registers_term:u_registers_term\"" {  } { { "../RTL/Registers/registers.v" "u_registers_term" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 registers_term.v(44) " "Verilog HDL assignment warning at registers_term.v(44): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922446 "|RESDMAC|registers:u_registers|registers_term:u_registers_term"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:u_CPU_SM " "Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:u_CPU_SM\"" {  } { { "../RTL/RESDMAC.v" "u_CPU_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_inputs CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs " "Elaborating entity \"CPU_SM_inputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff1 CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1 " "Elaborating entity \"cpudff1\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff1" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff2 CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2 " "Elaborating entity \"cpudff2\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff2" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff3 CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3 " "Elaborating entity \"cpudff3\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff3" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff4 CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4 " "Elaborating entity \"cpudff4\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff4" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff5 CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5 " "Elaborating entity \"cpudff5\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff5" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_outputs CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs " "Elaborating entity \"CPU_SM_outputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM SCSI_SM:u_SCSI_SM " "Elaborating entity \"SCSI_SM\" for hierarchy \"SCSI_SM:u_SCSI_SM\"" {  } { { "../RTL/RESDMAC.v" "u_SCSI_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_inputs SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs " "Elaborating entity \"scsi_sm_inputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_outputs SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs " "Elaborating entity \"scsi_sm_outputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:int_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:int_fifo\"" {  } { { "../RTL/RESDMAC.v" "int_fifo" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_write_strobes fifo:int_fifo\|fifo_write_strobes:u_write_strobes " "Elaborating entity \"fifo_write_strobes\" for hierarchy \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\"" {  } { { "../RTL/FIFO/fifo.v" "u_write_strobes" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo__full_empty_ctr fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr " "Elaborating entity \"fifo__full_empty_ctr\" for hierarchy \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\"" {  } { { "../RTL/FIFO/fifo.v" "u_full_empty_ctr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_full_empty_ctr.v(44) " "Verilog HDL assignment warning at fifo_full_empty_ctr.v(44): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922479 "|RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_full_empty_ctr.v(54) " "Verilog HDL assignment warning at fifo_full_empty_ctr.v(54): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922479 "|RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_3bit_cntr fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr " "Elaborating entity \"fifo_3bit_cntr\" for hierarchy \"fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr\"" {  } { { "../RTL/FIFO/fifo.v" "u_next_in_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_3bit_cntr.v(30) " "Verilog HDL assignment warning at fifo_3bit_cntr.v(30): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922483 "|RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_byte_ptr fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr " "Elaborating entity \"fifo_byte_ptr\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\"" {  } { { "../RTL/FIFO/fifo.v" "u_byte_ptr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_datapath\"" {  } { { "../RTL/RESDMAC.v" "u_datapath" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_input datapath:u_datapath\|datapath_input:u_datapath_input " "Elaborating entity \"datapath_input\" for hierarchy \"datapath:u_datapath\|datapath_input:u_datapath_input\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_input" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_output datapath:u_datapath\|datapath_output:u_datapath_output " "Elaborating entity \"datapath_output\" for hierarchy \"datapath:u_datapath\|datapath_output:u_datapath_output\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_output" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_scsi datapath:u_datapath\|datapath_scsi:u_datapath_scsi " "Elaborating entity \"datapath_scsi\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_scsi" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(71) " "Verilog HDL assignment warning at datapath_scsi.v(71): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922494 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(74) " "Verilog HDL assignment warning at datapath_scsi.v(74): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(75) " "Verilog HDL assignment warning at datapath_scsi.v(75): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(76) " "Verilog HDL assignment warning at datapath_scsi.v(76): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(77) " "Verilog HDL assignment warning at datapath_scsi.v(77): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(79) " "Verilog HDL assignment warning at datapath_scsi.v(79): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(80) " "Verilog HDL assignment warning at datapath_scsi.v(80): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_24dec datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec " "Elaborating entity \"datapath_24dec\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_24dec" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790922495 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[31\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[31\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[30\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[30\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[29\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[29\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[28\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[28\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[27\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[27\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[26\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[26\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[25\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[25\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[24\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[24\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[23\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[23\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[22\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[22\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[21\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[21\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[20\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[20\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[19\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[19\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[18\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[18\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[17\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[17\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[15\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[15\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[14\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[14\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[13\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[13\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[12\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[12\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[11\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[11\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[10\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[10\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[9\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[9\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[8\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[8\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[7\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[7\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[6\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[6\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[5\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[5\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[4\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[4\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[0\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[1\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[2\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[3\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[4\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[5\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[6\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[7\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[8\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[9\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[10\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[11\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[12\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[13\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[14\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[15\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[16\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[17\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[18\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[19\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[20\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[21\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[22\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[23\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[24\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[25\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[26\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[27\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[28\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[29\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[30\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[31\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1671790922782 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth " "Found clock multiplexer SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1671790922858 "|RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1671790922858 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1671790923339 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_TX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA\[0\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_TX\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA\[0\]\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 60 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790923348 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1671790923348 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923348 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1671790923348 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[0\] fifo:int_fifo\|BUFFER\[0\]\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[0\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[0\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[1\] fifo:int_fifo\|BUFFER\[0\]\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[1\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[1\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[2\] fifo:int_fifo\|BUFFER\[0\]\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[2\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[2\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[3\] fifo:int_fifo\|BUFFER\[0\]\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[3\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[3\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[16\] fifo:int_fifo\|BUFFER\[0\]\[16\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[16\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[16\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1671790923351 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 286 -1 0 } } { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1671790923355 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1671790923355 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "_CSX0 GND " "Pin \"_CSX0\" is stuck at GND" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671790923671 "|RESDMAC|_CSX0"} { "Warning" "WMLS_MLS_STUCK_PIN" "_CSX1 GND " "Pin \"_CSX1\" is stuck at GND" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671790923671 "|RESDMAC|_CSX1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671790923671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1671790924290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671790924470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924470 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_BERR " "No output dependent on input pin \"_BERR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|_BERR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A12 " "No output dependent on input pin \"A12\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|A12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_IORDY " "No output dependent on input pin \"_IORDY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|_IORDY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INTB " "No output dependent on input pin \"INTB\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|INTB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671790924615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "990 " "Implemented 990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671790924616 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671790924616 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Implemented 55 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1671790924616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "907 " "Implemented 907 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671790924616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671790924616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790924644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:04 2022 " "Processing ended: Fri Dec 23 10:22:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""}
