# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=UartBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l UartBaseTest/UartBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll UartBaseTest/UartBaseTest_coverage.ucdb; run -all; exit" -wlf UartBaseTest/waveform.wlf 
# Start time: 19:59:58 on Feb 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.UartRxDriverBfm(fast)
# Loading work.UartRxMonitorBfm(fast)
# Loading work.UartGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.UartRxPkg(fast)
# Loading work.UartRxSequencePkg(fast)
# Loading work.UartTxDriverBfm(fast)
# Loading work.UartTxMonitorBfm(fast)
# Loading work.UartTxPkg(fast)
# Loading work.UartTxSequencePkg(fast)
# Loading work.UartEnvPkg(fast)
# Loading work.UartVirtualSequencePkg(fast)
# Loading work.UartBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.UartInterface_sv_unit(fast)
# Loading work.UartIf(fast)
# Loading work.UartTxAgentBfm(fast)
# Loading work.UartTxDriverBfm_sv_unit(fast)
# Loading work.UartTxDriverBfm(fast)
# Loading work.UartTxMonitorBfm_sv_unit(fast)
# Loading work.UartTxMonitorBfm(fast)
# Loading work.UartRxAgentBfm(fast)
# Loading work.UartRxDriverBfm_sv_unit(fast)
# Loading work.UartRxDriverBfm(fast)
# Loading work.UartRxMonitorBfm_sv_unit(fast)
# Loading work.UartRxMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll UartBaseTest/UartBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test UartBaseTest...
# UVM_INFO ../../src/hdlTop/UartHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/uartTxAgentBfm/UartTxAgentBfm.sv(16) @ 0: reporter [uart transmitter agent bfm] UART TRANSMITTER AGENT BFM
# UVM_INFO ../../src/hdlTop/uartTxAgentBfm/UartTxDriverBfm.sv(69) @ 0: reporter [UART_TRANSMITTER_DRIVER_BFM] UART_TRANSMITTER_DRIVER_BFM
# UVM_INFO ../../src/hdlTop/uartTxAgentBfm/UartTxMonitorBfm.sv(62) @ 0: reporter [UART_TRANSMITTER_MONITOR_BFM] UART_TRANSMITTER_MONITOR_BFM
# UVM_INFO ../../src/hdlTop/uartRxAgentBfm/UartRxAgentBfm.sv(16) @ 0: reporter [uart transmitter agent bfm] UART TRANSMITTER AGENT BFM
# UVM_INFO ../../src/hdlTop/uartRxAgentBfm/UartRxDriverBfm.sv(59) @ 0: reporter [UART_RECIEVER_DRIVER_BFM] UART_RECIEVER_DRIVER_BFM
# UVM_INFO ../../src/hdlTop/uartRxAgentBfm/UartRxMonitorBfm.sv(57) @ 0: reporter [UART_RECIEVER_MONITOR_BFM] UART_RECIEVER_MONITOR_BFM
# Warning: In instance '\/UartRxPkg::UartRxCoverage::UartRxCovergroup ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# ** Warning: (vsim-3881) ../../src/hvlTop/uartRxAgent/UartRxCoverage.sv(23): Sign-and-Width conversion applied in bin 'UART_RX' for Coverpoint 'RX_CP'. Value '1' changed to ' (maximum)' value.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8475) ../../src/hvlTop/uartRxAgent/UartRxCoverage.sv(23): The invalid value range [1 : ] is found in bin 'UART_RX' of Coverpoint 'RX_CP'. It will be ignored.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8549) After dropping the illegal, ignore or invalid values, the values list associated with scalar bin 'UART_RX' in Coverpoint 'RX_CP' of Covergroup instance '\/UartRxPkg::UartRxCoverage::UartRxCovergroup ' has converged to empty list. The bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8522) The number of coverpoint bins is zero for the coverpoint 'RX_CP' of covergroup instance '\/UartRxPkg::UartRxCoverage::UartRxCovergroup '. All the user defined bins in the coverpoint are empty bins and hence it would not contribute towards the overall coverage result.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# Warning: In instance '\/UartTxPkg::UartTxCoverage::UartTxCovergroup ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# ** Warning: (vsim-3881) ../../src/hvlTop/uartTxAgent//UartTxCoverage.sv(22): Sign-and-Width conversion applied in bin 'UART_TX' for Coverpoint 'TX_CP'. Value '1' changed to ' (maximum)' value.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8475) ../../src/hvlTop/uartTxAgent//UartTxCoverage.sv(22): The invalid value range [1 : ] is found in bin 'UART_TX' of Coverpoint 'TX_CP'. It will be ignored.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8549) After dropping the illegal, ignore or invalid values, the values list associated with scalar bin 'UART_TX' in Coverpoint 'TX_CP' of Covergroup instance '\/UartTxPkg::UartTxCoverage::UartTxCovergroup ' has converged to empty list. The bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8522) The number of coverpoint bins is zero for the coverpoint 'TX_CP' of covergroup instance '\/UartTxPkg::UartTxCoverage::UartTxCovergroup '. All the user defined bins in the coverpoint are empty bins and hence it would not contribute towards the overall coverage result.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -----------------------------------------------------------------------------
# Name                                  Type                        Size  Value
# -----------------------------------------------------------------------------
# uvm_test_top                          UartBaseTest                -     @473 
#   uartEnv                             UartEnv                     -     @511 
#     uartRxAgent                       UartRxAgent                 -     @642 
#       uartRxAgentAnalysisPort         uvm_analysis_port           -     @665 
#       uartRxCoverage                  UartRxCoverage              -     @650 
#         analysis_imp                  uvm_analysis_imp            -     @657 
#       uartRxMonitorProxy              UartRxMonitorProxy          -     @673 
#         uartRxMonitorAnalysisPort     uvm_analysis_port           -     @680 
#     uartScoreboard                    UartScoreboard              -     @628 
#       uartScoreboardRxAnalysisExport  uvm_analysis_export         -     @698 
#       uartScoreboardRxAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @753 
#         analysis_export               uvm_analysis_imp            -     @792 
#         get_ap                        uvm_analysis_port           -     @784 
#         get_peek_export               uvm_get_peek_imp            -     @768 
#         put_ap                        uvm_analysis_port           -     @776 
#         put_export                    uvm_put_imp                 -     @760 
#       uartScoreboardTxAnalysisExport  uvm_analysis_export         -     @690 
#       uartScoreboardTxAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @706 
#         analysis_export               uvm_analysis_imp            -     @745 
#         get_ap                        uvm_analysis_port           -     @737 
#         get_peek_export               uvm_get_peek_imp            -     @721 
#         put_ap                        uvm_analysis_port           -     @729 
#         put_export                    uvm_put_imp                 -     @713 
#     uartTxAgent                       UartTxAgent                 -     @635 
#       uartTxAgentAnalysisPort         uvm_analysis_port           -     @963 
#       uartTxCoverage                  UartTxCoverage              -     @948 
#         analysis_imp                  uvm_analysis_imp            -     @955 
#       uartTxDriverProxy               UartTxDriverProxy           -     @816 
#         rsp_port                      uvm_analysis_port           -     @831 
#         seq_item_port                 uvm_seq_item_pull_port      -     @823 
#       uartTxMonitorProxy              UartTxMonitorProxy          -     @801 
#         uartTxMonitorAnalysisPort     uvm_analysis_port           -     @808 
#       uartTxSequencer                 UartTxSequencer             -     @839 
#         rsp_export                    uvm_analysis_export         -     @846 
#         seq_item_export               uvm_seq_item_pull_imp       -     @940 
#         arbitration_queue             array                       0     -    
#         lock_queue                    array                       0     -    
#         num_last_reqs                 integral                    32    'd1  
#         num_last_rsps                 integral                    32    'd1  
#     uartVirtualSequencer              UartVirtualSequencer        -     @519 
#       rsp_export                      uvm_analysis_export         -     @526 
#       seq_item_export                 uvm_seq_item_pull_imp       -     @620 
#       arbitration_queue               array                       0     -    
#       lock_queue                      array                       0     -    
#       num_last_reqs                   integral                    32    'd1  
#       num_last_rsps                   integral                    32    'd1  
# -----------------------------------------------------------------------------
# 
# UVM_INFO ../../src/hvlTop/uartTxAgent//UartTxMonitorProxy.sv(58) @ 0: uvm_test_top.uartEnv.uartTxAgent.uartTxMonitorProxy [UartTxMonitorProxy] Inside the TX_monitor_proxy
# UVM_INFO ../../src/hvlTop/uartRxAgent/UartRxMonitorProxy.sv(64) @ 0: uvm_test_top.uartEnv.uartRxAgent.uartRxMonitorProxy [UartRxMonitorProxy] Inside the RX_monitor_proxy
# UVM_WARNING @ 0: uvm_test_top.uartEnv.uartVirtualSequencer@@uartVirtualTransmissionSequence [uvm_sequence_base] Body definition undefined
# UVM_WARNING @ 0: uvm_test_top.uartEnv.uartTxAgent.uartTxSequencer@@uartTxBaseSequence [uvm_sequence_base] Body definition undefined
# UVM_INFO ../../src/hdlTop/uartTxAgentBfm/UartTxDriverBfm.sv(123) @ 15: reporter [UART_TRANSMITTER_DRIVER_BFM] RESET DETECTED
# UVM_INFO ../../src/hdlTop/uartTxAgentBfm/UartTxDriverBfm.sv(126) @ 30: reporter [UART_TRANSMITTER_DRIVER_BFM] RESET DEASSERTED
# *****************Started generating baud clk ********************
# ---------------------------------------------------------------------------------------------------------------------------
# Name                           Type               Size  Value                                                              
# ---------------------------------------------------------------------------------------------------------------------------
# req                            UartTxTransaction  -     @1007                                                              
#   begin_time                   time               64    30                                                                 
#   depth                        int                32    'd2                                                                
#   parent sequence (name)       string             18    uartTxBaseSequence                                                 
#   parent sequence (full name)  string             67    uvm_test_top.uartEnv.uartTxAgent.uartTxSequencer.uartTxBaseSequence
#   sequencer                    string             48    uvm_test_top.uartEnv.uartTxAgent.uartTxSequencer                   
#   transmissionData[0]          integral           8     'b100100                                                           
#   transmissionData[1]          integral           8     'b11011                                                            
#   transmissionData[2]          integral           8     'b1110101                                                          
#   transmissionData[3]          integral           8     'b11101                                                            
#   transmissionData[4]          integral           8     'b101111                                                           
#   transmissionData[5]          integral           8     'b1101010                                                          
#   transmissionData[6]          integral           8     'b11110110                                                         
#   transmissionData[7]          integral           8     'b1011110                                                          
#   transmissionData[8]          integral           8     'b1001110                                                          
#   transmissionData[9]          integral           8     'b11010001                                                         
#   transmissionData[10]         integral           8     'b11011010                                                         
#   parity                       integral           1     'b0                                                                
# ---------------------------------------------------------------------------------------------------------------------------
# UVM_INFO ../../src/hvlTop/uartTxAgent//UartTxDriverProxy.sv(69) @ 30: uvm_test_top.uartEnv.uartTxAgent.uartTxDriverProxy [BFM] data in driver is '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 26, 17, 14, 30, 22, 10, 15, 29, 21, 27, 4}
# ************BAUD DIVISOR VALUE IS 326***********
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 41672610: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../../src/hvlTop/uartRxAgent/UartRxCoverage.sv(105) @ 41672610: uvm_test_top.uartEnv.uartRxAgent.uartRxCoverage [UartRxCoverage] UART RX Agent Coverage = 0.00 %
# UVM_INFO ../../src/hvlTop/uartTxAgent//UartTxCoverage.sv(98) @ 41672610: uvm_test_top.uartEnv.uartTxAgent.uartTxCoverage [UartTxCoverage] UART TX Agent Coverage = 0.00 %
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   19
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [BFM]     1
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UART_RECIEVER_DRIVER_BFM]     1
# [UART_RECIEVER_MONITOR_BFM]     1
# [UART_TRANSMITTER_DRIVER_BFM]     3
# [UART_TRANSMITTER_MONITOR_BFM]     1
# [UVMTOP]     1
# [UartRxCoverage]     1
# [UartRxMonitorProxy]     1
# [UartTxCoverage]     1
# [UartTxMonitorProxy]     1
# [uart transmitter agent bfm]     2
# [uvm_sequence_base]     2
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 41672610 ns  Iteration: 54  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 20:00:08 on Feb 01,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 10
