ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB45:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 2


  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** UART_HandleTypeDef huart1;
  46:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart1_rx;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** static void MX_GPIO_Init(void);
  55:Core/Src/main.c **** static void MX_DMA_Init(void);
  56:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  57:Core/Src/main.c **** static void MX_SPI1_Init(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****   * @brief  The application entry point.
  69:Core/Src/main.c ****   * @retval int
  70:Core/Src/main.c ****   */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE END 1 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  80:Core/Src/main.c ****   HAL_Init();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Configure the system clock */
  87:Core/Src/main.c ****   SystemClock_Config();
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  90:Core/Src/main.c **** 
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE END SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Initialize all configured peripherals */
  94:Core/Src/main.c ****   MX_GPIO_Init();
  95:Core/Src/main.c ****   MX_DMA_Init();
  96:Core/Src/main.c ****   MX_USART1_UART_Init();
  97:Core/Src/main.c ****   MX_SPI1_Init();
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END 2 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Infinite loop */
 103:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 104:Core/Src/main.c ****   while (1)
 105:Core/Src/main.c ****   {
 106:Core/Src/main.c ****     /* USER CODE END WHILE */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 109:Core/Src/main.c ****   }
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief System Clock Configuration
 115:Core/Src/main.c ****   * @retval None
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** void SystemClock_Config(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 121:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 124:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 125:Core/Src/main.c ****   */
 126:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 130:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     Error_Handler();
 133:Core/Src/main.c ****   }
 134:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 135:Core/Src/main.c ****   */
 136:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 137:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 138:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 139:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     Error_Handler();
 145:Core/Src/main.c ****   }
 146:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 147:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 4


 148:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     Error_Handler();
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c **** }
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** /**
 155:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 156:Core/Src/main.c ****   * @param None
 157:Core/Src/main.c ****   * @retval None
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c **** static void MX_SPI1_Init(void)
 160:Core/Src/main.c **** {
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 169:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 170:Core/Src/main.c ****   hspi1.Instance = SPI1;
 171:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 172:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 173:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 174:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 175:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 176:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 177:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 178:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 179:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 180:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 181:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 182:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 183:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 184:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c ****     Error_Handler();
 187:Core/Src/main.c ****   }
 188:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** }
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /**
 195:Core/Src/main.c ****   * @brief USART1 Initialization Function
 196:Core/Src/main.c ****   * @param None
 197:Core/Src/main.c ****   * @retval None
 198:Core/Src/main.c ****   */
 199:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 200:Core/Src/main.c **** {
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 5


 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 209:Core/Src/main.c ****   huart1.Instance = USART1;
 210:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 211:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 212:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 213:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 214:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 215:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 216:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 217:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 218:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 219:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     Error_Handler();
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** }
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** /**
 230:Core/Src/main.c ****   * Enable DMA controller clock
 231:Core/Src/main.c ****   */
 232:Core/Src/main.c **** static void MX_DMA_Init(void)
 233:Core/Src/main.c **** {
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* DMA controller clock enable */
 236:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* DMA interrupt init */
 239:Core/Src/main.c ****   /* DMA1_Channel2_3_IRQn interrupt configuration */
 240:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 241:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief GPIO Initialization Function
 247:Core/Src/main.c ****   * @param None
 248:Core/Src/main.c ****   * @retval None
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c **** static void MX_GPIO_Init(void)
 251:Core/Src/main.c **** {
  26              		.loc 1 251 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 6


  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 48
 252:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 252 3 view .LVU1
  40              		.loc 1 252 20 is_stmt 0 view .LVU2
  41 0004 1422     		movs	r2, #20
  42 0006 0021     		movs	r1, #0
  43 0008 03A8     		add	r0, sp, #12
  44 000a FFF7FEFF 		bl	memset
  45              	.LVL0:
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 255:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 255 3 is_stmt 1 view .LVU3
  47              	.LBB2:
  48              		.loc 1 255 3 view .LVU4
  49              		.loc 1 255 3 view .LVU5
  50 000e 134B     		ldr	r3, .L2
  51 0010 5969     		ldr	r1, [r3, #20]
  52 0012 8020     		movs	r0, #128
  53 0014 0003     		lsls	r0, r0, #12
  54 0016 0143     		orrs	r1, r0
  55 0018 5961     		str	r1, [r3, #20]
  56              		.loc 1 255 3 view .LVU6
  57 001a 5A69     		ldr	r2, [r3, #20]
  58 001c 0240     		ands	r2, r0
  59 001e 0192     		str	r2, [sp, #4]
  60              		.loc 1 255 3 view .LVU7
  61 0020 019A     		ldr	r2, [sp, #4]
  62              	.LBE2:
  63              		.loc 1 255 3 view .LVU8
 256:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  64              		.loc 1 256 3 view .LVU9
  65              	.LBB3:
  66              		.loc 1 256 3 view .LVU10
  67              		.loc 1 256 3 view .LVU11
  68 0022 5A69     		ldr	r2, [r3, #20]
  69 0024 8021     		movs	r1, #128
  70 0026 8902     		lsls	r1, r1, #10
  71 0028 0A43     		orrs	r2, r1
  72 002a 5A61     		str	r2, [r3, #20]
  73              		.loc 1 256 3 view .LVU12
  74 002c 5B69     		ldr	r3, [r3, #20]
  75 002e 0B40     		ands	r3, r1
  76 0030 0293     		str	r3, [sp, #8]
  77              		.loc 1 256 3 view .LVU13
  78 0032 029B     		ldr	r3, [sp, #8]
  79              	.LBE3:
  80              		.loc 1 256 3 view .LVU14
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 259:Core/Src/main.c ****   HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
  81              		.loc 1 259 3 view .LVU15
  82 0034 8025     		movs	r5, #128
  83 0036 AD01     		lsls	r5, r5, #6
  84 0038 094C     		ldr	r4, .L2+4
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 7


  85 003a 0022     		movs	r2, #0
  86 003c 2900     		movs	r1, r5
  87 003e 2000     		movs	r0, r4
  88 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
  89              	.LVL1:
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /*Configure GPIO pin : Led_Pin */
 262:Core/Src/main.c ****   GPIO_InitStruct.Pin = Led_Pin;
  90              		.loc 1 262 3 view .LVU16
  91              		.loc 1 262 23 is_stmt 0 view .LVU17
  92 0044 0395     		str	r5, [sp, #12]
 263:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  93              		.loc 1 263 3 is_stmt 1 view .LVU18
  94              		.loc 1 263 24 is_stmt 0 view .LVU19
  95 0046 0123     		movs	r3, #1
  96 0048 0493     		str	r3, [sp, #16]
 264:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  97              		.loc 1 264 3 is_stmt 1 view .LVU20
  98              		.loc 1 264 24 is_stmt 0 view .LVU21
  99 004a 0023     		movs	r3, #0
 100 004c 0593     		str	r3, [sp, #20]
 265:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 101              		.loc 1 265 3 is_stmt 1 view .LVU22
 102              		.loc 1 265 25 is_stmt 0 view .LVU23
 103 004e 0693     		str	r3, [sp, #24]
 266:Core/Src/main.c ****   HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 104              		.loc 1 266 3 is_stmt 1 view .LVU24
 105 0050 03A9     		add	r1, sp, #12
 106 0052 2000     		movs	r0, r4
 107 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 108              	.LVL2:
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** }
 109              		.loc 1 268 1 is_stmt 0 view .LVU25
 110 0058 09B0     		add	sp, sp, #36
 111              		@ sp needed
 112 005a 30BD     		pop	{r4, r5, pc}
 113              	.L3:
 114              		.align	2
 115              	.L2:
 116 005c 00100240 		.word	1073876992
 117 0060 00080048 		.word	1207961600
 118              		.cfi_endproc
 119              	.LFE45:
 121              		.section	.text.MX_DMA_Init,"ax",%progbits
 122              		.align	1
 123              		.syntax unified
 124              		.code	16
 125              		.thumb_func
 126              		.fpu softvfp
 128              	MX_DMA_Init:
 129              	.LFB44:
 233:Core/Src/main.c **** 
 130              		.loc 1 233 1 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 8
 133              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 8


 134 0000 00B5     		push	{lr}
 135              	.LCFI2:
 136              		.cfi_def_cfa_offset 4
 137              		.cfi_offset 14, -4
 138 0002 83B0     		sub	sp, sp, #12
 139              	.LCFI3:
 140              		.cfi_def_cfa_offset 16
 236:Core/Src/main.c **** 
 141              		.loc 1 236 3 view .LVU27
 142              	.LBB4:
 236:Core/Src/main.c **** 
 143              		.loc 1 236 3 view .LVU28
 236:Core/Src/main.c **** 
 144              		.loc 1 236 3 view .LVU29
 145 0004 094A     		ldr	r2, .L5
 146 0006 5169     		ldr	r1, [r2, #20]
 147 0008 0123     		movs	r3, #1
 148 000a 1943     		orrs	r1, r3
 149 000c 5161     		str	r1, [r2, #20]
 236:Core/Src/main.c **** 
 150              		.loc 1 236 3 view .LVU30
 151 000e 5269     		ldr	r2, [r2, #20]
 152 0010 1340     		ands	r3, r2
 153 0012 0193     		str	r3, [sp, #4]
 236:Core/Src/main.c **** 
 154              		.loc 1 236 3 view .LVU31
 155 0014 019B     		ldr	r3, [sp, #4]
 156              	.LBE4:
 236:Core/Src/main.c **** 
 157              		.loc 1 236 3 view .LVU32
 240:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 158              		.loc 1 240 3 view .LVU33
 159 0016 0022     		movs	r2, #0
 160 0018 0021     		movs	r1, #0
 161 001a 0A20     		movs	r0, #10
 162 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 163              	.LVL3:
 241:Core/Src/main.c **** 
 164              		.loc 1 241 3 view .LVU34
 165 0020 0A20     		movs	r0, #10
 166 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 167              	.LVL4:
 243:Core/Src/main.c **** 
 168              		.loc 1 243 1 is_stmt 0 view .LVU35
 169 0026 03B0     		add	sp, sp, #12
 170              		@ sp needed
 171 0028 00BD     		pop	{pc}
 172              	.L6:
 173 002a C046     		.align	2
 174              	.L5:
 175 002c 00100240 		.word	1073876992
 176              		.cfi_endproc
 177              	.LFE44:
 179              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 180              		.align	1
 181              		.syntax unified
 182              		.code	16
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 9


 183              		.thumb_func
 184              		.fpu softvfp
 186              	MX_USART1_UART_Init:
 187              	.LFB43:
 200:Core/Src/main.c **** 
 188              		.loc 1 200 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192 0000 10B5     		push	{r4, lr}
 193              	.LCFI4:
 194              		.cfi_def_cfa_offset 8
 195              		.cfi_offset 4, -8
 196              		.cfi_offset 14, -4
 209:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 197              		.loc 1 209 3 view .LVU37
 209:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 198              		.loc 1 209 19 is_stmt 0 view .LVU38
 199 0002 0948     		ldr	r0, .L8
 200 0004 094B     		ldr	r3, .L8+4
 201 0006 0360     		str	r3, [r0]
 210:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 202              		.loc 1 210 3 is_stmt 1 view .LVU39
 210:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 203              		.loc 1 210 24 is_stmt 0 view .LVU40
 204 0008 9623     		movs	r3, #150
 205 000a 1B02     		lsls	r3, r3, #8
 206 000c 4360     		str	r3, [r0, #4]
 211:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 207              		.loc 1 211 3 is_stmt 1 view .LVU41
 211:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 208              		.loc 1 211 26 is_stmt 0 view .LVU42
 209 000e 0023     		movs	r3, #0
 210 0010 8360     		str	r3, [r0, #8]
 212:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 211              		.loc 1 212 3 is_stmt 1 view .LVU43
 212:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 212              		.loc 1 212 24 is_stmt 0 view .LVU44
 213 0012 C360     		str	r3, [r0, #12]
 213:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 214              		.loc 1 213 3 is_stmt 1 view .LVU45
 213:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 215              		.loc 1 213 22 is_stmt 0 view .LVU46
 216 0014 0361     		str	r3, [r0, #16]
 214:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 217              		.loc 1 214 3 is_stmt 1 view .LVU47
 214:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 218              		.loc 1 214 20 is_stmt 0 view .LVU48
 219 0016 0C22     		movs	r2, #12
 220 0018 4261     		str	r2, [r0, #20]
 215:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 221              		.loc 1 215 3 is_stmt 1 view .LVU49
 215:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 222              		.loc 1 215 25 is_stmt 0 view .LVU50
 223 001a 8361     		str	r3, [r0, #24]
 216:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 224              		.loc 1 216 3 is_stmt 1 view .LVU51
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 10


 216:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 225              		.loc 1 216 28 is_stmt 0 view .LVU52
 226 001c C361     		str	r3, [r0, #28]
 217:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 227              		.loc 1 217 3 is_stmt 1 view .LVU53
 217:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 228              		.loc 1 217 30 is_stmt 0 view .LVU54
 229 001e 0362     		str	r3, [r0, #32]
 218:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 230              		.loc 1 218 3 is_stmt 1 view .LVU55
 218:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 231              		.loc 1 218 38 is_stmt 0 view .LVU56
 232 0020 4362     		str	r3, [r0, #36]
 219:Core/Src/main.c ****   {
 233              		.loc 1 219 3 is_stmt 1 view .LVU57
 219:Core/Src/main.c ****   {
 234              		.loc 1 219 7 is_stmt 0 view .LVU58
 235 0022 FFF7FEFF 		bl	HAL_UART_Init
 236              	.LVL5:
 227:Core/Src/main.c **** 
 237              		.loc 1 227 1 view .LVU59
 238              		@ sp needed
 239 0026 10BD     		pop	{r4, pc}
 240              	.L9:
 241              		.align	2
 242              	.L8:
 243 0028 00000000 		.word	huart1
 244 002c 00380140 		.word	1073821696
 245              		.cfi_endproc
 246              	.LFE43:
 248              		.section	.text.MX_SPI1_Init,"ax",%progbits
 249              		.align	1
 250              		.syntax unified
 251              		.code	16
 252              		.thumb_func
 253              		.fpu softvfp
 255              	MX_SPI1_Init:
 256              	.LFB42:
 160:Core/Src/main.c **** 
 257              		.loc 1 160 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261 0000 10B5     		push	{r4, lr}
 262              	.LCFI5:
 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 4, -8
 265              		.cfi_offset 14, -4
 170:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 266              		.loc 1 170 3 view .LVU61
 170:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 267              		.loc 1 170 18 is_stmt 0 view .LVU62
 268 0002 0E48     		ldr	r0, .L11
 269 0004 0E4B     		ldr	r3, .L11+4
 270 0006 0360     		str	r3, [r0]
 171:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 271              		.loc 1 171 3 is_stmt 1 view .LVU63
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 11


 171:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 272              		.loc 1 171 19 is_stmt 0 view .LVU64
 273 0008 8223     		movs	r3, #130
 274 000a 5B00     		lsls	r3, r3, #1
 275 000c 4360     		str	r3, [r0, #4]
 172:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 276              		.loc 1 172 3 is_stmt 1 view .LVU65
 172:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 277              		.loc 1 172 24 is_stmt 0 view .LVU66
 278 000e 0023     		movs	r3, #0
 279 0010 8360     		str	r3, [r0, #8]
 173:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 280              		.loc 1 173 3 is_stmt 1 view .LVU67
 173:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 281              		.loc 1 173 23 is_stmt 0 view .LVU68
 282 0012 F022     		movs	r2, #240
 283 0014 1201     		lsls	r2, r2, #4
 284 0016 C260     		str	r2, [r0, #12]
 174:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 285              		.loc 1 174 3 is_stmt 1 view .LVU69
 174:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 286              		.loc 1 174 26 is_stmt 0 view .LVU70
 287 0018 0361     		str	r3, [r0, #16]
 175:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 288              		.loc 1 175 3 is_stmt 1 view .LVU71
 175:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 289              		.loc 1 175 23 is_stmt 0 view .LVU72
 290 001a 4361     		str	r3, [r0, #20]
 176:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 291              		.loc 1 176 3 is_stmt 1 view .LVU73
 176:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 292              		.loc 1 176 18 is_stmt 0 view .LVU74
 293 001c 8022     		movs	r2, #128
 294 001e 9200     		lsls	r2, r2, #2
 295 0020 8261     		str	r2, [r0, #24]
 177:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 296              		.loc 1 177 3 is_stmt 1 view .LVU75
 177:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 297              		.loc 1 177 32 is_stmt 0 view .LVU76
 298 0022 C361     		str	r3, [r0, #28]
 178:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 299              		.loc 1 178 3 is_stmt 1 view .LVU77
 178:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 300              		.loc 1 178 23 is_stmt 0 view .LVU78
 301 0024 0362     		str	r3, [r0, #32]
 179:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 302              		.loc 1 179 3 is_stmt 1 view .LVU79
 179:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 303              		.loc 1 179 21 is_stmt 0 view .LVU80
 304 0026 4362     		str	r3, [r0, #36]
 180:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 305              		.loc 1 180 3 is_stmt 1 view .LVU81
 180:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 306              		.loc 1 180 29 is_stmt 0 view .LVU82
 307 0028 8362     		str	r3, [r0, #40]
 181:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 308              		.loc 1 181 3 is_stmt 1 view .LVU83
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 12


 181:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 309              		.loc 1 181 28 is_stmt 0 view .LVU84
 310 002a FA3A     		subs	r2, r2, #250
 311 002c FF3A     		subs	r2, r2, #255
 312 002e C262     		str	r2, [r0, #44]
 182:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 313              		.loc 1 182 3 is_stmt 1 view .LVU85
 182:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 314              		.loc 1 182 24 is_stmt 0 view .LVU86
 315 0030 0363     		str	r3, [r0, #48]
 183:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 316              		.loc 1 183 3 is_stmt 1 view .LVU87
 183:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 317              		.loc 1 183 23 is_stmt 0 view .LVU88
 318 0032 0833     		adds	r3, r3, #8
 319 0034 4363     		str	r3, [r0, #52]
 184:Core/Src/main.c ****   {
 320              		.loc 1 184 3 is_stmt 1 view .LVU89
 184:Core/Src/main.c ****   {
 321              		.loc 1 184 7 is_stmt 0 view .LVU90
 322 0036 FFF7FEFF 		bl	HAL_SPI_Init
 323              	.LVL6:
 192:Core/Src/main.c **** 
 324              		.loc 1 192 1 view .LVU91
 325              		@ sp needed
 326 003a 10BD     		pop	{r4, pc}
 327              	.L12:
 328              		.align	2
 329              	.L11:
 330 003c 00000000 		.word	hspi1
 331 0040 00300140 		.word	1073819648
 332              		.cfi_endproc
 333              	.LFE42:
 335              		.section	.text.SystemClock_Config,"ax",%progbits
 336              		.align	1
 337              		.global	SystemClock_Config
 338              		.syntax unified
 339              		.code	16
 340              		.thumb_func
 341              		.fpu softvfp
 343              	SystemClock_Config:
 344              	.LFB41:
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 345              		.loc 1 118 1 is_stmt 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 80
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349 0000 30B5     		push	{r4, r5, lr}
 350              	.LCFI6:
 351              		.cfi_def_cfa_offset 12
 352              		.cfi_offset 4, -12
 353              		.cfi_offset 5, -8
 354              		.cfi_offset 14, -4
 355 0002 95B0     		sub	sp, sp, #84
 356              	.LCFI7:
 357              		.cfi_def_cfa_offset 96
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 13


 358              		.loc 1 119 3 view .LVU93
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 359              		.loc 1 119 22 is_stmt 0 view .LVU94
 360 0004 2C22     		movs	r2, #44
 361 0006 0021     		movs	r1, #0
 362 0008 09A8     		add	r0, sp, #36
 363 000a FFF7FEFF 		bl	memset
 364              	.LVL7:
 120:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 365              		.loc 1 120 3 is_stmt 1 view .LVU95
 120:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 366              		.loc 1 120 22 is_stmt 0 view .LVU96
 367 000e 1022     		movs	r2, #16
 368 0010 0021     		movs	r1, #0
 369 0012 04A8     		add	r0, sp, #16
 370 0014 FFF7FEFF 		bl	memset
 371              	.LVL8:
 121:Core/Src/main.c **** 
 372              		.loc 1 121 3 is_stmt 1 view .LVU97
 121:Core/Src/main.c **** 
 373              		.loc 1 121 28 is_stmt 0 view .LVU98
 374 0018 1022     		movs	r2, #16
 375 001a 0021     		movs	r1, #0
 376 001c 6846     		mov	r0, sp
 377 001e FFF7FEFF 		bl	memset
 378              	.LVL9:
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 379              		.loc 1 126 3 is_stmt 1 view .LVU99
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 380              		.loc 1 126 36 is_stmt 0 view .LVU100
 381 0022 0223     		movs	r3, #2
 382 0024 0893     		str	r3, [sp, #32]
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 383              		.loc 1 127 3 is_stmt 1 view .LVU101
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 384              		.loc 1 127 30 is_stmt 0 view .LVU102
 385 0026 0125     		movs	r5, #1
 386 0028 0B95     		str	r5, [sp, #44]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 387              		.loc 1 128 3 is_stmt 1 view .LVU103
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 388              		.loc 1 128 41 is_stmt 0 view .LVU104
 389 002a 0E33     		adds	r3, r3, #14
 390 002c 0C93     		str	r3, [sp, #48]
 129:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 391              		.loc 1 129 3 is_stmt 1 view .LVU105
 129:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 392              		.loc 1 129 34 is_stmt 0 view .LVU106
 393 002e 0024     		movs	r4, #0
 130:Core/Src/main.c ****   {
 394              		.loc 1 130 3 is_stmt 1 view .LVU107
 130:Core/Src/main.c ****   {
 395              		.loc 1 130 7 is_stmt 0 view .LVU108
 396 0030 08A8     		add	r0, sp, #32
 397 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 398              	.LVL10:
 136:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 14


 399              		.loc 1 136 3 is_stmt 1 view .LVU109
 136:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 400              		.loc 1 136 31 is_stmt 0 view .LVU110
 401 0036 0723     		movs	r3, #7
 402 0038 0493     		str	r3, [sp, #16]
 138:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 403              		.loc 1 138 3 is_stmt 1 view .LVU111
 138:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 404              		.loc 1 138 34 is_stmt 0 view .LVU112
 405 003a 0594     		str	r4, [sp, #20]
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 406              		.loc 1 139 3 is_stmt 1 view .LVU113
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 407              		.loc 1 139 35 is_stmt 0 view .LVU114
 408 003c 0694     		str	r4, [sp, #24]
 140:Core/Src/main.c **** 
 409              		.loc 1 140 3 is_stmt 1 view .LVU115
 140:Core/Src/main.c **** 
 410              		.loc 1 140 36 is_stmt 0 view .LVU116
 411 003e 0794     		str	r4, [sp, #28]
 142:Core/Src/main.c ****   {
 412              		.loc 1 142 3 is_stmt 1 view .LVU117
 142:Core/Src/main.c ****   {
 413              		.loc 1 142 7 is_stmt 0 view .LVU118
 414 0040 0021     		movs	r1, #0
 415 0042 04A8     		add	r0, sp, #16
 416 0044 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 417              	.LVL11:
 146:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 418              		.loc 1 146 3 is_stmt 1 view .LVU119
 146:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 419              		.loc 1 146 38 is_stmt 0 view .LVU120
 420 0048 0095     		str	r5, [sp]
 147:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 421              		.loc 1 147 3 is_stmt 1 view .LVU121
 147:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 422              		.loc 1 147 38 is_stmt 0 view .LVU122
 423 004a 0294     		str	r4, [sp, #8]
 148:Core/Src/main.c ****   {
 424              		.loc 1 148 3 is_stmt 1 view .LVU123
 148:Core/Src/main.c ****   {
 425              		.loc 1 148 7 is_stmt 0 view .LVU124
 426 004c 6846     		mov	r0, sp
 427 004e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 428              	.LVL12:
 152:Core/Src/main.c **** 
 429              		.loc 1 152 1 view .LVU125
 430 0052 15B0     		add	sp, sp, #84
 431              		@ sp needed
 432 0054 30BD     		pop	{r4, r5, pc}
 433              		.cfi_endproc
 434              	.LFE41:
 436              		.section	.text.main,"ax",%progbits
 437              		.align	1
 438              		.global	main
 439              		.syntax unified
 440              		.code	16
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 15


 441              		.thumb_func
 442              		.fpu softvfp
 444              	main:
 445              	.LFB40:
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 446              		.loc 1 72 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ Volatile: function does not return.
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 0, uses_anonymous_args = 0
 451 0000 10B5     		push	{r4, lr}
 452              	.LCFI8:
 453              		.cfi_def_cfa_offset 8
 454              		.cfi_offset 4, -8
 455              		.cfi_offset 14, -4
  80:Core/Src/main.c **** 
 456              		.loc 1 80 3 view .LVU127
 457 0002 FFF7FEFF 		bl	HAL_Init
 458              	.LVL13:
  87:Core/Src/main.c **** 
 459              		.loc 1 87 3 view .LVU128
 460 0006 FFF7FEFF 		bl	SystemClock_Config
 461              	.LVL14:
  94:Core/Src/main.c ****   MX_DMA_Init();
 462              		.loc 1 94 3 view .LVU129
 463 000a FFF7FEFF 		bl	MX_GPIO_Init
 464              	.LVL15:
  95:Core/Src/main.c ****   MX_USART1_UART_Init();
 465              		.loc 1 95 3 view .LVU130
 466 000e FFF7FEFF 		bl	MX_DMA_Init
 467              	.LVL16:
  96:Core/Src/main.c ****   MX_SPI1_Init();
 468              		.loc 1 96 3 view .LVU131
 469 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 470              	.LVL17:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 471              		.loc 1 97 3 view .LVU132
 472 0016 FFF7FEFF 		bl	MX_SPI1_Init
 473              	.LVL18:
 474              	.L15:
 104:Core/Src/main.c ****   {
 475              		.loc 1 104 3 discriminator 1 view .LVU133
 109:Core/Src/main.c ****   /* USER CODE END 3 */
 476              		.loc 1 109 3 discriminator 1 view .LVU134
 104:Core/Src/main.c ****   {
 477              		.loc 1 104 9 discriminator 1 view .LVU135
 478 001a FEE7     		b	.L15
 479              		.cfi_endproc
 480              	.LFE40:
 482              		.section	.text.Error_Handler,"ax",%progbits
 483              		.align	1
 484              		.global	Error_Handler
 485              		.syntax unified
 486              		.code	16
 487              		.thumb_func
 488              		.fpu softvfp
 490              	Error_Handler:
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 16


 491              	.LFB46:
 269:Core/Src/main.c **** 
 270:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** /* USER CODE END 4 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** /**
 275:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 276:Core/Src/main.c ****   * @retval None
 277:Core/Src/main.c ****   */
 278:Core/Src/main.c **** void Error_Handler(void)
 279:Core/Src/main.c **** {
 492              		.loc 1 279 1 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 496              		@ link register save eliminated.
 280:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 281:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 284:Core/Src/main.c **** }
 497              		.loc 1 284 1 view .LVU137
 498              		@ sp needed
 499 0000 7047     		bx	lr
 500              		.cfi_endproc
 501              	.LFE46:
 503              		.comm	hdma_usart1_rx,68,4
 504              		.comm	huart1,128,4
 505              		.comm	hspi1,100,4
 506              		.text
 507              	.Letext0:
 508              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 509              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 510              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 511              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 512              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 513              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 514              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 515              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 516              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 517              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 518              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 519              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 520              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 521              		.file 15 "<built-in>"
ARM GAS  C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:16     .text.MX_GPIO_Init:00000000 $t
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:116    .text.MX_GPIO_Init:0000005c $d
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:122    .text.MX_DMA_Init:00000000 $t
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:128    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:175    .text.MX_DMA_Init:0000002c $d
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:180    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:186    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:243    .text.MX_USART1_UART_Init:00000028 $d
                            *COM*:00000080 huart1
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:249    .text.MX_SPI1_Init:00000000 $t
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:255    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:330    .text.MX_SPI1_Init:0000003c $d
                            *COM*:00000064 hspi1
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:336    .text.SystemClock_Config:00000000 $t
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:343    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:437    .text.main:00000000 $t
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:444    .text.main:00000000 main
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:483    .text.Error_Handler:00000000 $t
C:\Users\annha\AppData\Local\Temp\cc9HFtUh.s:490    .text.Error_Handler:00000000 Error_Handler
                            *COM*:00000044 hdma_usart1_rx

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Init
HAL_SPI_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
