$comment
	File created using the following command:
		vcd file Ten_line_to_four_line_BCD_encoder.msim.vcd -direction
$end
$date
	Thu Oct 31 20:27:00 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Ten_line_to_four_line_BCD_encoder_vlg_vec_tst $end
$var reg 1 ! I0 $end
$var reg 1 " I1 $end
$var reg 1 # I2 $end
$var reg 1 $ I3 $end
$var reg 1 % I4 $end
$var reg 1 & I5 $end
$var reg 1 ' I6 $end
$var reg 1 ( I7 $end
$var reg 1 ) I8 $end
$var reg 1 * I9 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - C $end
$var wire 1 . D $end
$var wire 1 / sampler $end
$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 I0~input_o $end
$var wire 1 7 A~output_o $end
$var wire 1 8 B~output_o $end
$var wire 1 9 C~output_o $end
$var wire 1 : D~output_o $end
$var wire 1 ; I9~input_o $end
$var wire 1 < I1~input_o $end
$var wire 1 = I3~input_o $end
$var wire 1 > I7~input_o $end
$var wire 1 ? I5~input_o $end
$var wire 1 @ or1~0_combout $end
$var wire 1 A or1~combout $end
$var wire 1 B I6~input_o $end
$var wire 1 C I2~input_o $end
$var wire 1 D or2~0_combout $end
$var wire 1 E I4~input_o $end
$var wire 1 F or3~0_combout $end
$var wire 1 G I8~input_o $end
$var wire 1 H or4~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
x/
00
11
x2
13
14
15
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
$end
#1000000
0!
1"
06
1<
0/
1@
1A
17
1+
#2000000
1#
0"
1C
0<
1/
0@
1D
18
1,
0A
07
0+
#3000000
1$
0#
1=
0C
0/
1@
1A
17
1+
#4000000
1%
0$
1E
0=
1/
0@
1F
0D
19
08
1-
0,
0A
07
0+
#5000000
1&
0%
1?
0E
0/
1@
1A
17
1+
#6000000
1'
0&
1B
0?
1/
0@
1D
18
1,
0A
07
0+
#7000000
1(
0'
1>
0B
0/
1@
1A
17
1+
#8000000
1)
0(
1G
0>
1/
0@
1H
0F
0D
1:
09
08
1.
0-
0,
0A
07
0+
#9000000
1*
0)
1;
0G
0/
1A
17
1+
#10000000
