

================================================================
== Vitis HLS Report for 'runBench_Pipeline_dataRead'
================================================================
* Date:           Mon Mar 13 14:23:16 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        MemBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- dataRead  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32 1"   --->   Operation 6 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln24_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln24_1"   --->   Operation 8 'read' 'trunc_ln24_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln24"   --->   Operation 9 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i62 %sext_ln24_read"   --->   Operation 10 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 262144, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %tmp_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i8"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i31 %i_1" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp_eq  i31 %i, i31 %trunc_ln24_1_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 16 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.52ns)   --->   "%add_ln24 = add i31 %i, i31 1" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 17 'add' 'add_ln24' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.i8.split, void %_Z8readDataP7ap_uintILi32EEi.exit.loopexit.exitStub" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 18 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln24 = store i31 %add_ln24, i31 %i_1" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 19 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln24_cast" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 20 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 22 'read' 'gmem_addr_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_load_1 = load i31 %tmp_V"   --->   Operation 32 'load' 'tmp_V_load_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %tmp_V_out, i31 %tmp_V_load_1"   --->   Operation 33 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_V_load = load i31 %tmp_V"   --->   Operation 23 'load' 'tmp_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %i" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 24 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [MemBench/src/ddrbenchmark.cpp:25]   --->   Operation 25 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [MemBench/src/ddrbenchmark.cpp:23]   --->   Operation 26 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.47ns)   --->   "%icmp_ln1065 = icmp_eq  i32 %gmem_addr_read, i32 %zext_ln24"   --->   Operation 27 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i1 %icmp_ln1065"   --->   Operation 28 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.52ns)   --->   "%tmp_V_1 = add i31 %zext_ln886, i31 %tmp_V_load"   --->   Operation 29 'add' 'tmp_V_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln24 = store i31 %tmp_V_1, i31 %tmp_V" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 30 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.i8" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 31 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.11ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', MemBench/src/ddrbenchmark.cpp:24) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln24', MemBench/src/ddrbenchmark.cpp:24) [19]  (2.52 ns)
	'store' operation ('store_ln24', MemBench/src/ddrbenchmark.cpp:24) of variable 'add_ln24', MemBench/src/ddrbenchmark.cpp:24 on local variable 'i' [30]  (1.59 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', MemBench/src/ddrbenchmark.cpp:24) [16]  (0 ns)
	bus read operation ('gmem_addr_read') on port 'gmem' [26]  (7.3 ns)

 <State 3>: 6.58ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1065') [27]  (2.47 ns)
	'add' operation ('tmp.V') [29]  (2.52 ns)
	'store' operation ('store_ln24', MemBench/src/ddrbenchmark.cpp:24) of variable 'tmp.V' on local variable 'tmp.V' [31]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
