
Door_Lock_HMI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ec2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b4  00800060  00002ec2  00002f56  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000023  00800114  00800114  0000300a  2**0
                  ALLOC
  3 .stab         00002cf4  00000000  00000000  0000300c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001551  00000000  00000000  00005d00  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00007251  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00007391  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00007501  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000914a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000a035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000ade4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000af44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000b1d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b99f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 52 0f 	jmp	0x1ea4	; 0x1ea4 <__vector_3>
      10:	0c 94 85 0f 	jmp	0x1f0a	; 0x1f0a <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 b8 0f 	jmp	0x1f70	; 0x1f70 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 eb 0f 	jmp	0x1fd6	; 0x1fd6 <__vector_8>
      24:	0c 94 1f 0f 	jmp	0x1e3e	; 0x1e3e <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 1d 14 	jmp	0x283a	; 0x283a <__vector_11>
      30:	0c 94 59 14 	jmp	0x28b2	; 0x28b2 <__vector_12>
      34:	0c 94 ea 13 	jmp	0x27d4	; 0x27d4 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 ec 0e 	jmp	0x1dd8	; 0x1dd8 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 ec       	ldi	r30, 0xC2	; 194
      68:	fe e2       	ldi	r31, 0x2E	; 46
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 31       	cpi	r26, 0x14	; 20
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a4 e1       	ldi	r26, 0x14	; 20
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 33       	cpi	r26, 0x37	; 55
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 5f 17 	jmp	0x2ebe	; 0x2ebe <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 e3 16 	jmp	0x2dc6	; 0x2dc6 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a6 e0       	ldi	r26, 0x06	; 6
     128:	b1 e0       	ldi	r27, 0x01	; 1
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 ff 16 	jmp	0x2dfe	; 0x2dfe <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 0b 17 	jmp	0x2e16	; 0x2e16 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 0b 17 	jmp	0x2e16	; 0x2e16 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 e3 16 	jmp	0x2dc6	; 0x2dc6 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	86 e0       	ldi	r24, 0x06	; 6
     496:	91 e0       	ldi	r25, 0x01	; 1
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 ff 16 	jmp	0x2dfe	; 0x2dfe <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 0b 17 	jmp	0x2e16	; 0x2e16 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 0b 17 	jmp	0x2e16	; 0x2e16 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 0b 17 	jmp	0x2e16	; 0x2e16 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 f3 16 	jmp	0x2de6	; 0x2de6 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 0f 17 	jmp	0x2e1e	; 0x2e1e <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
/*******************************************************************************
 *                    		   Main Function                                   *
 *******************************************************************************/

int main(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	6a 97       	sbiw	r28, 0x1a	; 26
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
	/* Global Interrupt For Timer Interrupt */
	sei();
     b5a:	78 94       	sei

	/* Initialize LCD */
	LCD_init();
     b5c:	0e 94 33 0a 	call	0x1466	; 0x1466 <LCD_init>
	LCD_clearScreen();
     b60:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>

	/* Initialize UART */
	UART_ConfigType UART_Config = {.s_BaudRate = BR9600 , .s_NULL_Terminator = '#' };
     b64:	8a e0       	ldi	r24, 0x0A	; 10
     b66:	fe 01       	movw	r30, r28
     b68:	31 96       	adiw	r30, 0x01	; 1
     b6a:	df 01       	movw	r26, r30
     b6c:	98 2f       	mov	r25, r24
     b6e:	1d 92       	st	X+, r1
     b70:	9a 95       	dec	r25
     b72:	e9 f7       	brne	.-6      	; 0xb6e <main+0x28>
     b74:	80 e8       	ldi	r24, 0x80	; 128
     b76:	95 e2       	ldi	r25, 0x25	; 37
     b78:	a0 e0       	ldi	r26, 0x00	; 0
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	8e 83       	std	Y+6, r24	; 0x06
     b7e:	9f 83       	std	Y+7, r25	; 0x07
     b80:	a8 87       	std	Y+8, r26	; 0x08
     b82:	b9 87       	std	Y+9, r27	; 0x09
     b84:	83 e2       	ldi	r24, 0x23	; 35
     b86:	8a 87       	std	Y+10, r24	; 0x0a
	UART_init(&UART_Config);
     b88:	ce 01       	movw	r24, r28
     b8a:	01 96       	adiw	r24, 0x01	; 1
     b8c:	0e 94 8c 14 	call	0x2918	; 0x2918 <UART_init>

	/* Initialize Timer1*/
	/* F_CPU = 8Mhz		Timer1 COMP Mode 	1 Sec. */
	 TIMER_ConfigType Timer1_Config = {.clock = F_CPU_1024, .mode = COMP, .OCRValue = 8000 };
     b90:	88 e0       	ldi	r24, 0x08	; 8
     b92:	fe 01       	movw	r30, r28
     b94:	3b 96       	adiw	r30, 0x0b	; 11
     b96:	df 01       	movw	r26, r30
     b98:	98 2f       	mov	r25, r24
     b9a:	1d 92       	st	X+, r1
     b9c:	9a 95       	dec	r25
     b9e:	e9 f7       	brne	.-6      	; 0xb9a <main+0x54>
     ba0:	85 e0       	ldi	r24, 0x05	; 5
     ba2:	8b 87       	std	Y+11, r24	; 0x0b
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	8c 87       	std	Y+12, r24	; 0x0c
     ba8:	80 e4       	ldi	r24, 0x40	; 64
     baa:	9f e1       	ldi	r25, 0x1F	; 31
     bac:	9e 87       	std	Y+14, r25	; 0x0e
     bae:	8d 87       	std	Y+13, r24	; 0x0d
	 Timer1_Init(&Timer1_Config);
     bb0:	ce 01       	movw	r24, r28
     bb2:	0b 96       	adiw	r24, 0x0b	; 11
     bb4:	0e 94 92 12 	call	0x2524	; 0x2524 <Timer1_Init>
	 Timer1_stopTimer();
     bb8:	0e 94 96 13 	call	0x272c	; 0x272c <Timer1_stopTimer>
	 Timer1_setCallBack(Timer1_CallBack);
     bbc:	87 e0       	ldi	r24, 0x07	; 7
     bbe:	99 e0       	ldi	r25, 0x09	; 9
     bc0:	0e 94 d8 13 	call	0x27b0	; 0x27b0 <Timer1_setCallBack>

	/* Initialize Timer2*/
	/* F_CPU = 8Mhz		Timer2 Normal Mode 	32 Milli/OVF.
	 * Used For Software TimeOut
	 */
	 TIMER_ConfigType Timer2_Config = {.clock = F_CPU_1024, .mode = NORMAL};
     bc4:	88 e0       	ldi	r24, 0x08	; 8
     bc6:	fe 01       	movw	r30, r28
     bc8:	73 96       	adiw	r30, 0x13	; 19
     bca:	df 01       	movw	r26, r30
     bcc:	98 2f       	mov	r25, r24
     bce:	1d 92       	st	X+, r1
     bd0:	9a 95       	dec	r25
     bd2:	e9 f7       	brne	.-6      	; 0xbce <main+0x88>
     bd4:	85 e0       	ldi	r24, 0x05	; 5
     bd6:	8b 8b       	std	Y+19, r24	; 0x13
	 Timer2_Init(&Timer2_Config);
     bd8:	ce 01       	movw	r24, r28
     bda:	43 96       	adiw	r24, 0x13	; 19
     bdc:	0e 94 1a 11 	call	0x2234	; 0x2234 <Timer2_Init>
	 Timer2_stopTimer();
     be0:	0e 94 44 12 	call	0x2488	; 0x2488 <Timer2_stopTimer>
	 Timer2_setCallBack(Timer2_CallBack);
     be4:	85 e1       	ldi	r24, 0x15	; 21
     be6:	99 e0       	ldi	r25, 0x09	; 9
     be8:	0e 94 80 12 	call	0x2500	; 0x2500 <Timer2_setCallBack>

	UART_sendByte(READY) ;
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
	if(UART_receiveByte() == PASS_NOT_FOUND)
     bf2:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
     bf6:	88 30       	cpi	r24, 0x08	; 8
     bf8:	11 f4       	brne	.+4      	; 0xbfe <main+0xb8>
		EnterNewPass();
     bfa:	0e 94 91 06 	call	0xd22	; 0xd22 <EnterNewPass>
	LCD_clearScreen();
     bfe:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>

	while(1)
	{
		MainScreen();
     c02:	0e 94 04 06 	call	0xc08	; 0xc08 <MainScreen>
     c06:	fd cf       	rjmp	.-6      	; 0xc02 <main+0xbc>

00000c08 <MainScreen>:

/*
 * Description: Function to Display The Main Screen and get operation from User.
 */
void MainScreen(void)
{
     c08:	0f 93       	push	r16
     c0a:	1f 93       	push	r17
     c0c:	df 93       	push	r29
     c0e:	cf 93       	push	r28
     c10:	cd b7       	in	r28, 0x3d	; 61
     c12:	de b7       	in	r29, 0x3e	; 62
	LCD_displayStringRowColumn(0,0,"+ : Change PASS");
     c14:	20 e6       	ldi	r18, 0x60	; 96
     c16:	30 e0       	ldi	r19, 0x00	; 0
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	60 e0       	ldi	r22, 0x00	; 0
     c1c:	a9 01       	movw	r20, r18
     c1e:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
	LCD_displayStringRowColumn(1,0,"- : Open Door");
     c22:	20 e7       	ldi	r18, 0x70	; 112
     c24:	30 e0       	ldi	r19, 0x00	; 0
     c26:	81 e0       	ldi	r24, 0x01	; 1
     c28:	60 e0       	ldi	r22, 0x00	; 0
     c2a:	a9 01       	movw	r20, r18
     c2c:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>

	/* Press + To change Password */
	if(KeyPad_getPressedKey() == '+')
     c30:	0e 94 35 09 	call	0x126a	; 0x126a <KeyPad_getPressedKey>
     c34:	8b 32       	cpi	r24, 0x2B	; 43
     c36:	19 f4       	brne	.+6      	; 0xc3e <MainScreen+0x36>
		ChangePass();
     c38:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <ChangePass>
     c3c:	6d c0       	rjmp	.+218    	; 0xd18 <MainScreen+0x110>

	/* Press - To Open Door */
	else if (KeyPad_getPressedKey() == '-')
     c3e:	0e 94 35 09 	call	0x126a	; 0x126a <KeyPad_getPressedKey>
     c42:	8d 32       	cpi	r24, 0x2D	; 45
     c44:	19 f4       	brne	.+6      	; 0xc4c <MainScreen+0x44>
		OpenDoor();
     c46:	0e 94 1b 08 	call	0x1036	; 0x1036 <OpenDoor>
     c4a:	66 c0       	rjmp	.+204    	; 0xd18 <MainScreen+0x110>


	/* Hidden Option to Access Root Password
	 * Press = for 3 sec. To Reset Password using Root Password */
	else if (KeyPad_getPressedKey() == '=')
     c4c:	0e 94 35 09 	call	0x126a	; 0x126a <KeyPad_getPressedKey>
     c50:	8d 33       	cpi	r24, 0x3D	; 61
     c52:	09 f0       	breq	.+2      	; 0xc56 <MainScreen+0x4e>
     c54:	61 c0       	rjmp	.+194    	; 0xd18 <MainScreen+0x110>
	{
		T1_delay_sec(3);
     c56:	83 e0       	ldi	r24, 0x03	; 3
     c58:	90 e0       	ldi	r25, 0x00	; 0
     c5a:	0e 94 e5 08 	call	0x11ca	; 0x11ca <T1_delay_sec>
		if (KeyPad_getPressedKey() == '=')
     c5e:	0e 94 35 09 	call	0x126a	; 0x126a <KeyPad_getPressedKey>
     c62:	8d 33       	cpi	r24, 0x3D	; 61
     c64:	09 f0       	breq	.+2      	; 0xc68 <MainScreen+0x60>
     c66:	58 c0       	rjmp	.+176    	; 0xd18 <MainScreen+0x110>
		{
			LCD_clearScreen();
     c68:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
			LCD_displayStringRowColumn(0,0,"Enter Root PASS");
     c6c:	2e e7       	ldi	r18, 0x7E	; 126
     c6e:	30 e0       	ldi	r19, 0x00	; 0
     c70:	80 e0       	ldi	r24, 0x00	; 0
     c72:	60 e0       	ldi	r22, 0x00	; 0
     c74:	a9 01       	movw	r20, r18
     c76:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
			T1_delay_msec(500);
     c7a:	84 ef       	ldi	r24, 0xF4	; 244
     c7c:	91 e0       	ldi	r25, 0x01	; 1
     c7e:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
			for (count=0 ; count < PASS_SIZE ; count++)
     c82:	10 92 14 01 	sts	0x0114, r1
     c86:	38 c0       	rjmp	.+112    	; 0xcf8 <MainScreen+0xf0>
			{
				Timer2_restartTimer();	/* For Software TimeOut , 10 Sec. */
     c88:	0e 94 52 12 	call	0x24a4	; 0x24a4 <Timer2_restartTimer>
				g_password[count] = KeyPad_getPressedKey();
     c8c:	80 91 14 01 	lds	r24, 0x0114
     c90:	08 2f       	mov	r16, r24
     c92:	10 e0       	ldi	r17, 0x00	; 0
     c94:	0e 94 35 09 	call	0x126a	; 0x126a <KeyPad_getPressedKey>
     c98:	f8 01       	movw	r30, r16
     c9a:	ee 5c       	subi	r30, 0xCE	; 206
     c9c:	fe 4f       	sbci	r31, 0xFE	; 254
     c9e:	80 83       	st	Z, r24
				Timer2_stopTimer();		/* Stop Timer2 if 10 Sec. Doesn't Passed */
     ca0:	0e 94 44 12 	call	0x2488	; 0x2488 <Timer2_stopTimer>
				g_T2_tick = 0 ;			/* Reset ticks counter of Timer2 */
     ca4:	10 92 17 01 	sts	0x0117, r1
     ca8:	10 92 16 01 	sts	0x0116, r1
				T1_delay_msec(500);
     cac:	84 ef       	ldi	r24, 0xF4	; 244
     cae:	91 e0       	ldi	r25, 0x01	; 1
     cb0:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
				LCD_displayStringRowColumn(1,count,"*");
     cb4:	90 91 14 01 	lds	r25, 0x0114
     cb8:	2e e8       	ldi	r18, 0x8E	; 142
     cba:	30 e0       	ldi	r19, 0x00	; 0
     cbc:	81 e0       	ldi	r24, 0x01	; 1
     cbe:	69 2f       	mov	r22, r25
     cc0:	a9 01       	movw	r20, r18
     cc2:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
				if (g_password[count] != ROOT_PASS[count] )
     cc6:	80 91 14 01 	lds	r24, 0x0114
     cca:	88 2f       	mov	r24, r24
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	fc 01       	movw	r30, r24
     cd0:	ee 5c       	subi	r30, 0xCE	; 206
     cd2:	fe 4f       	sbci	r31, 0xFE	; 254
     cd4:	20 81       	ld	r18, Z
     cd6:	80 91 14 01 	lds	r24, 0x0114
     cda:	88 2f       	mov	r24, r24
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	fc 01       	movw	r30, r24
     ce0:	e2 5f       	subi	r30, 0xF2	; 242
     ce2:	fe 4f       	sbci	r31, 0xFE	; 254
     ce4:	80 81       	ld	r24, Z
     ce6:	28 17       	cp	r18, r24
     ce8:	11 f0       	breq	.+4      	; 0xcee <MainScreen+0xe6>
					MainScreen();
     cea:	0e 94 04 06 	call	0xc08	; 0xc08 <MainScreen>
		if (KeyPad_getPressedKey() == '=')
		{
			LCD_clearScreen();
			LCD_displayStringRowColumn(0,0,"Enter Root PASS");
			T1_delay_msec(500);
			for (count=0 ; count < PASS_SIZE ; count++)
     cee:	80 91 14 01 	lds	r24, 0x0114
     cf2:	8f 5f       	subi	r24, 0xFF	; 255
     cf4:	80 93 14 01 	sts	0x0114, r24
     cf8:	80 91 14 01 	lds	r24, 0x0114
     cfc:	85 30       	cpi	r24, 0x05	; 5
     cfe:	20 f2       	brcs	.-120    	; 0xc88 <MainScreen+0x80>
				LCD_displayStringRowColumn(1,count,"*");
				if (g_password[count] != ROOT_PASS[count] )
					MainScreen();
			}
			/* Reset Password if Password = Root Password */
			UART_sendByte(READY) ;
     d00:	81 e0       	ldi	r24, 0x01	; 1
     d02:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
			while(UART_receiveByte() != READY);
     d06:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
     d0a:	81 30       	cpi	r24, 0x01	; 1
     d0c:	e1 f7       	brne	.-8      	; 0xd06 <MainScreen+0xfe>
			UART_sendByte(CHANGE_PASSWORD);
     d0e:	85 e0       	ldi	r24, 0x05	; 5
     d10:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
			EnterNewPass();
     d14:	0e 94 91 06 	call	0xd22	; 0xd22 <EnterNewPass>
		}
	}
}
     d18:	cf 91       	pop	r28
     d1a:	df 91       	pop	r29
     d1c:	1f 91       	pop	r17
     d1e:	0f 91       	pop	r16
     d20:	08 95       	ret

00000d22 <EnterNewPass>:
/*
 * Description: Function to Enter New Password and send the password to Control ECU
 * 				To Store the password in EEPROM.
 */
void EnterNewPass(void)
{
     d22:	0f 93       	push	r16
     d24:	1f 93       	push	r17
     d26:	df 93       	push	r29
     d28:	cf 93       	push	r28
     d2a:	cd b7       	in	r28, 0x3d	; 61
     d2c:	de b7       	in	r29, 0x3e	; 62
	LCD_clearScreen();
     d2e:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
	LCD_displayStringRowColumn(0,0,"Enter New PASS");
     d32:	20 e9       	ldi	r18, 0x90	; 144
     d34:	30 e0       	ldi	r19, 0x00	; 0
     d36:	80 e0       	ldi	r24, 0x00	; 0
     d38:	60 e0       	ldi	r22, 0x00	; 0
     d3a:	a9 01       	movw	r20, r18
     d3c:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
	for (count=0 ; count < PASS_SIZE ; count++)
     d40:	10 92 14 01 	sts	0x0114, r1
     d44:	24 c0       	rjmp	.+72     	; 0xd8e <EnterNewPass+0x6c>
	{
		Timer2_restartTimer();	/* For Software TimeOut , 10 Sec. */
     d46:	0e 94 52 12 	call	0x24a4	; 0x24a4 <Timer2_restartTimer>
		g_password[count] = KeyPad_getPressedKey();
     d4a:	80 91 14 01 	lds	r24, 0x0114
     d4e:	08 2f       	mov	r16, r24
     d50:	10 e0       	ldi	r17, 0x00	; 0
     d52:	0e 94 35 09 	call	0x126a	; 0x126a <KeyPad_getPressedKey>
     d56:	f8 01       	movw	r30, r16
     d58:	ee 5c       	subi	r30, 0xCE	; 206
     d5a:	fe 4f       	sbci	r31, 0xFE	; 254
     d5c:	80 83       	st	Z, r24
		Timer2_stopTimer();		/* Stop Timer2 if 10 Sec. Doesn't Passed */
     d5e:	0e 94 44 12 	call	0x2488	; 0x2488 <Timer2_stopTimer>
		g_T2_tick = 0 ;			/* Reset ticks counter of Timer2 */
     d62:	10 92 17 01 	sts	0x0117, r1
     d66:	10 92 16 01 	sts	0x0116, r1
		T1_delay_msec(500);
     d6a:	84 ef       	ldi	r24, 0xF4	; 244
     d6c:	91 e0       	ldi	r25, 0x01	; 1
     d6e:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
		LCD_displayStringRowColumn(1,count,"*");
     d72:	90 91 14 01 	lds	r25, 0x0114
     d76:	2e e8       	ldi	r18, 0x8E	; 142
     d78:	30 e0       	ldi	r19, 0x00	; 0
     d7a:	81 e0       	ldi	r24, 0x01	; 1
     d7c:	69 2f       	mov	r22, r25
     d7e:	a9 01       	movw	r20, r18
     d80:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
 */
void EnterNewPass(void)
{
	LCD_clearScreen();
	LCD_displayStringRowColumn(0,0,"Enter New PASS");
	for (count=0 ; count < PASS_SIZE ; count++)
     d84:	80 91 14 01 	lds	r24, 0x0114
     d88:	8f 5f       	subi	r24, 0xFF	; 255
     d8a:	80 93 14 01 	sts	0x0114, r24
     d8e:	80 91 14 01 	lds	r24, 0x0114
     d92:	85 30       	cpi	r24, 0x05	; 5
     d94:	c0 f2       	brcs	.-80     	; 0xd46 <EnterNewPass+0x24>
		g_T2_tick = 0 ;			/* Reset ticks counter of Timer2 */
		T1_delay_msec(500);
		LCD_displayStringRowColumn(1,count,"*");
	}
	/* ReEnter Password to be sure from password */
	LCD_clearScreen();
     d96:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
	LCD_displayStringRowColumn(0,0,"ReEnter PASS");
     d9a:	2f e9       	ldi	r18, 0x9F	; 159
     d9c:	30 e0       	ldi	r19, 0x00	; 0
     d9e:	80 e0       	ldi	r24, 0x00	; 0
     da0:	60 e0       	ldi	r22, 0x00	; 0
     da2:	a9 01       	movw	r20, r18
     da4:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
	for (count=0 ; count < PASS_SIZE ; count++)
     da8:	10 92 14 01 	sts	0x0114, r1
     dac:	24 c0       	rjmp	.+72     	; 0xdf6 <EnterNewPass+0xd4>
	{
		Timer2_restartTimer();	/* For Software TimeOut , 10 Sec. */
     dae:	0e 94 52 12 	call	0x24a4	; 0x24a4 <Timer2_restartTimer>
		g_rePassword[count] = KeyPad_getPressedKey();
     db2:	80 91 14 01 	lds	r24, 0x0114
     db6:	08 2f       	mov	r16, r24
     db8:	10 e0       	ldi	r17, 0x00	; 0
     dba:	0e 94 35 09 	call	0x126a	; 0x126a <KeyPad_getPressedKey>
     dbe:	f8 01       	movw	r30, r16
     dc0:	e3 5d       	subi	r30, 0xD3	; 211
     dc2:	fe 4f       	sbci	r31, 0xFE	; 254
     dc4:	80 83       	st	Z, r24
		Timer2_stopTimer();		/* Stop Timer2 if 10 Sec. Doesn't Passed */
     dc6:	0e 94 44 12 	call	0x2488	; 0x2488 <Timer2_stopTimer>
		g_T2_tick = 0 ;			/* Reset ticks counter of Timer2 */
     dca:	10 92 17 01 	sts	0x0117, r1
     dce:	10 92 16 01 	sts	0x0116, r1
		T1_delay_msec(500);
     dd2:	84 ef       	ldi	r24, 0xF4	; 244
     dd4:	91 e0       	ldi	r25, 0x01	; 1
     dd6:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
		LCD_displayStringRowColumn(1,count,"*");
     dda:	90 91 14 01 	lds	r25, 0x0114
     dde:	2e e8       	ldi	r18, 0x8E	; 142
     de0:	30 e0       	ldi	r19, 0x00	; 0
     de2:	81 e0       	ldi	r24, 0x01	; 1
     de4:	69 2f       	mov	r22, r25
     de6:	a9 01       	movw	r20, r18
     de8:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
		LCD_displayStringRowColumn(1,count,"*");
	}
	/* ReEnter Password to be sure from password */
	LCD_clearScreen();
	LCD_displayStringRowColumn(0,0,"ReEnter PASS");
	for (count=0 ; count < PASS_SIZE ; count++)
     dec:	80 91 14 01 	lds	r24, 0x0114
     df0:	8f 5f       	subi	r24, 0xFF	; 255
     df2:	80 93 14 01 	sts	0x0114, r24
     df6:	80 91 14 01 	lds	r24, 0x0114
     dfa:	85 30       	cpi	r24, 0x05	; 5
     dfc:	c0 f2       	brcs	.-80     	; 0xdae <EnterNewPass+0x8c>
		T1_delay_msec(500);
		LCD_displayStringRowColumn(1,count,"*");
	}

	/* check if the two password matched or not */
	for (count=0 ; count < PASS_SIZE ; count++)
     dfe:	10 92 14 01 	sts	0x0114, r1
     e02:	26 c0       	rjmp	.+76     	; 0xe50 <EnterNewPass+0x12e>
	{
		if( g_password[count] != g_rePassword[count] )
     e04:	80 91 14 01 	lds	r24, 0x0114
     e08:	88 2f       	mov	r24, r24
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	fc 01       	movw	r30, r24
     e0e:	ee 5c       	subi	r30, 0xCE	; 206
     e10:	fe 4f       	sbci	r31, 0xFE	; 254
     e12:	20 81       	ld	r18, Z
     e14:	80 91 14 01 	lds	r24, 0x0114
     e18:	88 2f       	mov	r24, r24
     e1a:	90 e0       	ldi	r25, 0x00	; 0
     e1c:	fc 01       	movw	r30, r24
     e1e:	e3 5d       	subi	r30, 0xD3	; 211
     e20:	fe 4f       	sbci	r31, 0xFE	; 254
     e22:	80 81       	ld	r24, Z
     e24:	28 17       	cp	r18, r24
     e26:	79 f0       	breq	.+30     	; 0xe46 <EnterNewPass+0x124>
		{
			/* Passwords Entered are not matched */
			LCD_clearScreen();
     e28:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
			LCD_displayStringRowColumn(0,0,"PASS not matched");
     e2c:	2c ea       	ldi	r18, 0xAC	; 172
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	80 e0       	ldi	r24, 0x00	; 0
     e32:	60 e0       	ldi	r22, 0x00	; 0
     e34:	a9 01       	movw	r20, r18
     e36:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
			T1_delay_sec(2);
     e3a:	82 e0       	ldi	r24, 0x02	; 2
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	0e 94 e5 08 	call	0x11ca	; 0x11ca <T1_delay_sec>

			/* Go To EnterNewPass() Function Again to Enter The Password */
			EnterNewPass();
     e42:	0e 94 91 06 	call	0xd22	; 0xd22 <EnterNewPass>
		T1_delay_msec(500);
		LCD_displayStringRowColumn(1,count,"*");
	}

	/* check if the two password matched or not */
	for (count=0 ; count < PASS_SIZE ; count++)
     e46:	80 91 14 01 	lds	r24, 0x0114
     e4a:	8f 5f       	subi	r24, 0xFF	; 255
     e4c:	80 93 14 01 	sts	0x0114, r24
     e50:	80 91 14 01 	lds	r24, 0x0114
     e54:	85 30       	cpi	r24, 0x05	; 5
     e56:	b0 f2       	brcs	.-84     	; 0xe04 <EnterNewPass+0xe2>
			EnterNewPass();
		}
	}

	/* Passwords Entered are matched */
	LCD_clearScreen();
     e58:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
	LCD_displayStringRowColumn(0,0,"Confirmed");
     e5c:	2d eb       	ldi	r18, 0xBD	; 189
     e5e:	30 e0       	ldi	r19, 0x00	; 0
     e60:	80 e0       	ldi	r24, 0x00	; 0
     e62:	60 e0       	ldi	r22, 0x00	; 0
     e64:	a9 01       	movw	r20, r18
     e66:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>

	/* Send The Password To Contol ECU To store it in EEPROM */
	for (count=0 ; count < PASS_SIZE ; count++)
     e6a:	10 92 14 01 	sts	0x0114, r1
     e6e:	16 c0       	rjmp	.+44     	; 0xe9c <EnterNewPass+0x17a>
	{
		UART_sendByte(READY) ;
     e70:	81 e0       	ldi	r24, 0x01	; 1
     e72:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
		while(UART_receiveByte() != READY);
     e76:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
     e7a:	81 30       	cpi	r24, 0x01	; 1
     e7c:	e1 f7       	brne	.-8      	; 0xe76 <EnterNewPass+0x154>
		UART_sendByte(g_password[count]);
     e7e:	80 91 14 01 	lds	r24, 0x0114
     e82:	88 2f       	mov	r24, r24
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	fc 01       	movw	r30, r24
     e88:	ee 5c       	subi	r30, 0xCE	; 206
     e8a:	fe 4f       	sbci	r31, 0xFE	; 254
     e8c:	80 81       	ld	r24, Z
     e8e:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
	/* Passwords Entered are matched */
	LCD_clearScreen();
	LCD_displayStringRowColumn(0,0,"Confirmed");

	/* Send The Password To Contol ECU To store it in EEPROM */
	for (count=0 ; count < PASS_SIZE ; count++)
     e92:	80 91 14 01 	lds	r24, 0x0114
     e96:	8f 5f       	subi	r24, 0xFF	; 255
     e98:	80 93 14 01 	sts	0x0114, r24
     e9c:	80 91 14 01 	lds	r24, 0x0114
     ea0:	85 30       	cpi	r24, 0x05	; 5
     ea2:	30 f3       	brcs	.-52     	; 0xe70 <EnterNewPass+0x14e>
	{
		UART_sendByte(READY) ;
		while(UART_receiveByte() != READY);
		UART_sendByte(g_password[count]);
	}
	T1_delay_msec(1000);
     ea4:	88 ee       	ldi	r24, 0xE8	; 232
     ea6:	93 e0       	ldi	r25, 0x03	; 3
     ea8:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
}
     eac:	cf 91       	pop	r28
     eae:	df 91       	pop	r29
     eb0:	1f 91       	pop	r17
     eb2:	0f 91       	pop	r16
     eb4:	08 95       	ret

00000eb6 <ChangePass>:

/*
 * Description: Function to change the old password and Set New Password .
 */
void ChangePass(void)
{
     eb6:	0f 93       	push	r16
     eb8:	1f 93       	push	r17
     eba:	df 93       	push	r29
     ebc:	cf 93       	push	r28
     ebe:	cd b7       	in	r28, 0x3d	; 61
     ec0:	de b7       	in	r29, 0x3e	; 62
	T1_delay_msec(500);
     ec2:	84 ef       	ldi	r24, 0xF4	; 244
     ec4:	91 e0       	ldi	r25, 0x01	; 1
     ec6:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
	LCD_clearScreen();
     eca:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
	LCD_displayStringRowColumn(0,0,"Enter Old PASS");
     ece:	27 ec       	ldi	r18, 0xC7	; 199
     ed0:	30 e0       	ldi	r19, 0x00	; 0
     ed2:	80 e0       	ldi	r24, 0x00	; 0
     ed4:	60 e0       	ldi	r22, 0x00	; 0
     ed6:	a9 01       	movw	r20, r18
     ed8:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
	for (count=0 ; count < PASS_SIZE ; count++)
     edc:	10 92 14 01 	sts	0x0114, r1
     ee0:	24 c0       	rjmp	.+72     	; 0xf2a <ChangePass+0x74>
	{
		Timer2_restartTimer();	/* For Software TimeOut , 10 Sec. */
     ee2:	0e 94 52 12 	call	0x24a4	; 0x24a4 <Timer2_restartTimer>
		g_password[count] = KeyPad_getPressedKey();
     ee6:	80 91 14 01 	lds	r24, 0x0114
     eea:	08 2f       	mov	r16, r24
     eec:	10 e0       	ldi	r17, 0x00	; 0
     eee:	0e 94 35 09 	call	0x126a	; 0x126a <KeyPad_getPressedKey>
     ef2:	f8 01       	movw	r30, r16
     ef4:	ee 5c       	subi	r30, 0xCE	; 206
     ef6:	fe 4f       	sbci	r31, 0xFE	; 254
     ef8:	80 83       	st	Z, r24
		Timer2_stopTimer();		/* Stop Timer2 if 10 Sec. Doesn't Passed */
     efa:	0e 94 44 12 	call	0x2488	; 0x2488 <Timer2_stopTimer>
		g_T2_tick = 0 ;			/* Reset ticks counter of Timer2 */
     efe:	10 92 17 01 	sts	0x0117, r1
     f02:	10 92 16 01 	sts	0x0116, r1
		T1_delay_msec(350);
     f06:	8e e5       	ldi	r24, 0x5E	; 94
     f08:	91 e0       	ldi	r25, 0x01	; 1
     f0a:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
		LCD_displayStringRowColumn(1,count,"*");
     f0e:	90 91 14 01 	lds	r25, 0x0114
     f12:	2e e8       	ldi	r18, 0x8E	; 142
     f14:	30 e0       	ldi	r19, 0x00	; 0
     f16:	81 e0       	ldi	r24, 0x01	; 1
     f18:	69 2f       	mov	r22, r25
     f1a:	a9 01       	movw	r20, r18
     f1c:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
void ChangePass(void)
{
	T1_delay_msec(500);
	LCD_clearScreen();
	LCD_displayStringRowColumn(0,0,"Enter Old PASS");
	for (count=0 ; count < PASS_SIZE ; count++)
     f20:	80 91 14 01 	lds	r24, 0x0114
     f24:	8f 5f       	subi	r24, 0xFF	; 255
     f26:	80 93 14 01 	sts	0x0114, r24
     f2a:	80 91 14 01 	lds	r24, 0x0114
     f2e:	85 30       	cpi	r24, 0x05	; 5
     f30:	c0 f2       	brcs	.-80     	; 0xee2 <ChangePass+0x2c>
		Timer2_stopTimer();		/* Stop Timer2 if 10 Sec. Doesn't Passed */
		g_T2_tick = 0 ;			/* Reset ticks counter of Timer2 */
		T1_delay_msec(350);
		LCD_displayStringRowColumn(1,count,"*");
	}
	UART_sendByte(READY) ;
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
	while(UART_receiveByte() != READY);
     f38:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
     f3c:	81 30       	cpi	r24, 0x01	; 1
     f3e:	e1 f7       	brne	.-8      	; 0xf38 <ChangePass+0x82>
	UART_sendByte(CHECK_PASSWORD);
     f40:	82 e0       	ldi	r24, 0x02	; 2
     f42:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>


	for (count=0 ; count < PASS_SIZE ; count++)
     f46:	10 92 14 01 	sts	0x0114, r1
     f4a:	13 c0       	rjmp	.+38     	; 0xf72 <ChangePass+0xbc>
	{
		while(UART_receiveByte() != READY);
     f4c:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
     f50:	81 30       	cpi	r24, 0x01	; 1
     f52:	e1 f7       	brne	.-8      	; 0xf4c <ChangePass+0x96>
		UART_sendByte(g_password[count]);
     f54:	80 91 14 01 	lds	r24, 0x0114
     f58:	88 2f       	mov	r24, r24
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	fc 01       	movw	r30, r24
     f5e:	ee 5c       	subi	r30, 0xCE	; 206
     f60:	fe 4f       	sbci	r31, 0xFE	; 254
     f62:	80 81       	ld	r24, Z
     f64:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
	UART_sendByte(READY) ;
	while(UART_receiveByte() != READY);
	UART_sendByte(CHECK_PASSWORD);


	for (count=0 ; count < PASS_SIZE ; count++)
     f68:	80 91 14 01 	lds	r24, 0x0114
     f6c:	8f 5f       	subi	r24, 0xFF	; 255
     f6e:	80 93 14 01 	sts	0x0114, r24
     f72:	80 91 14 01 	lds	r24, 0x0114
     f76:	85 30       	cpi	r24, 0x05	; 5
     f78:	48 f3       	brcs	.-46     	; 0xf4c <ChangePass+0x96>
		while(UART_receiveByte() != READY);
		UART_sendByte(g_password[count]);
	}

	/* Password Matched the Old Password */
	if(UART_receiveByte() == MATCH)
     f7a:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
     f7e:	83 30       	cpi	r24, 0x03	; 3
     f80:	69 f4       	brne	.+26     	; 0xf9c <ChangePass+0xe6>
	{
		UART_sendByte(READY) ;
     f82:	81 e0       	ldi	r24, 0x01	; 1
     f84:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
		while(UART_receiveByte() != READY);
     f88:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
     f8c:	81 30       	cpi	r24, 0x01	; 1
     f8e:	e1 f7       	brne	.-8      	; 0xf88 <ChangePass+0xd2>
		UART_sendByte(CHANGE_PASSWORD);
     f90:	85 e0       	ldi	r24, 0x05	; 5
     f92:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
		EnterNewPass();
     f96:	0e 94 91 06 	call	0xd22	; 0xd22 <EnterNewPass>
     f9a:	18 c0       	rjmp	.+48     	; 0xfcc <ChangePass+0x116>

	/* Password Doesn't Match the Old Password */
	else
	{
		static int i = 0 ;
		i++ ;
     f9c:	80 91 18 01 	lds	r24, 0x0118
     fa0:	90 91 19 01 	lds	r25, 0x0119
     fa4:	01 96       	adiw	r24, 0x01	; 1
     fa6:	90 93 19 01 	sts	0x0119, r25
     faa:	80 93 18 01 	sts	0x0118, r24
		if(i == 3)
     fae:	80 91 18 01 	lds	r24, 0x0118
     fb2:	90 91 19 01 	lds	r25, 0x0119
     fb6:	83 30       	cpi	r24, 0x03	; 3
     fb8:	91 05       	cpc	r25, r1
     fba:	31 f4       	brne	.+12     	; 0xfc8 <ChangePass+0x112>
		{
			i=0 ;
     fbc:	10 92 19 01 	sts	0x0119, r1
     fc0:	10 92 18 01 	sts	0x0118, r1
			BlockSystem();
     fc4:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <BlockSystem>
		}
		ChangePass();
     fc8:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <ChangePass>
	}

}
     fcc:	cf 91       	pop	r28
     fce:	df 91       	pop	r29
     fd0:	1f 91       	pop	r17
     fd2:	0f 91       	pop	r16
     fd4:	08 95       	ret

00000fd6 <BlockSystem>:
/*
 * Description: Function to Block The System for 1 Min. if the password Entered
 * 				3 Times Wrong! .
 */
void BlockSystem(void)
{
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	cd b7       	in	r28, 0x3d	; 61
     fdc:	de b7       	in	r29, 0x3e	; 62
	LCD_clearScreen();
     fde:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
	LCD_displayStringRowColumn(0,0,"System Blocked");
     fe2:	26 ed       	ldi	r18, 0xD6	; 214
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	80 e0       	ldi	r24, 0x00	; 0
     fe8:	60 e0       	ldi	r22, 0x00	; 0
     fea:	a9 01       	movw	r20, r18
     fec:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>

	/* Buzzer Start and Block System for 1 Min. */
	pinMode(C,PC0,OUTPUT);
     ff0:	a4 e3       	ldi	r26, 0x34	; 52
     ff2:	b0 e0       	ldi	r27, 0x00	; 0
     ff4:	e4 e3       	ldi	r30, 0x34	; 52
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	80 81       	ld	r24, Z
     ffa:	81 60       	ori	r24, 0x01	; 1
     ffc:	8c 93       	st	X, r24
     ffe:	a5 e3       	ldi	r26, 0x35	; 53
    1000:	b0 e0       	ldi	r27, 0x00	; 0
    1002:	e5 e3       	ldi	r30, 0x35	; 53
    1004:	f0 e0       	ldi	r31, 0x00	; 0
    1006:	80 81       	ld	r24, Z
    1008:	8e 7f       	andi	r24, 0xFE	; 254
    100a:	8c 93       	st	X, r24
	pinWrite(C,PC0,HIGH);
    100c:	a5 e3       	ldi	r26, 0x35	; 53
    100e:	b0 e0       	ldi	r27, 0x00	; 0
    1010:	e5 e3       	ldi	r30, 0x35	; 53
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	80 81       	ld	r24, Z
    1016:	81 60       	ori	r24, 0x01	; 1
    1018:	8c 93       	st	X, r24
	T1_delay_sec(60);
    101a:	8c e3       	ldi	r24, 0x3C	; 60
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	0e 94 e5 08 	call	0x11ca	; 0x11ca <T1_delay_sec>
	/* Buzzer Stop */
	pinWrite(C,PC0,LOW);
    1022:	a5 e3       	ldi	r26, 0x35	; 53
    1024:	b0 e0       	ldi	r27, 0x00	; 0
    1026:	e5 e3       	ldi	r30, 0x35	; 53
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	80 81       	ld	r24, Z
    102c:	8e 7f       	andi	r24, 0xFE	; 254
    102e:	8c 93       	st	X, r24
}
    1030:	cf 91       	pop	r28
    1032:	df 91       	pop	r29
    1034:	08 95       	ret

00001036 <OpenDoor>:

/*
 * Description: Function to Open Door when Password is Right .
 */
void OpenDoor(void)
{
    1036:	0f 93       	push	r16
    1038:	1f 93       	push	r17
    103a:	df 93       	push	r29
    103c:	cf 93       	push	r28
    103e:	cd b7       	in	r28, 0x3d	; 61
    1040:	de b7       	in	r29, 0x3e	; 62
	T1_delay_msec(500);
    1042:	84 ef       	ldi	r24, 0xF4	; 244
    1044:	91 e0       	ldi	r25, 0x01	; 1
    1046:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
	LCD_clearScreen();
    104a:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
	LCD_displayStringRowColumn(0,0,"Enter  PASS");
    104e:	25 ee       	ldi	r18, 0xE5	; 229
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	80 e0       	ldi	r24, 0x00	; 0
    1054:	60 e0       	ldi	r22, 0x00	; 0
    1056:	a9 01       	movw	r20, r18
    1058:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
	for (count=0 ; count < PASS_SIZE ; count++)
    105c:	10 92 14 01 	sts	0x0114, r1
    1060:	24 c0       	rjmp	.+72     	; 0x10aa <OpenDoor+0x74>
	{
		Timer2_restartTimer();	/* For Software TimeOut , 10 Sec. */
    1062:	0e 94 52 12 	call	0x24a4	; 0x24a4 <Timer2_restartTimer>
		g_password[count] = KeyPad_getPressedKey();
    1066:	80 91 14 01 	lds	r24, 0x0114
    106a:	08 2f       	mov	r16, r24
    106c:	10 e0       	ldi	r17, 0x00	; 0
    106e:	0e 94 35 09 	call	0x126a	; 0x126a <KeyPad_getPressedKey>
    1072:	f8 01       	movw	r30, r16
    1074:	ee 5c       	subi	r30, 0xCE	; 206
    1076:	fe 4f       	sbci	r31, 0xFE	; 254
    1078:	80 83       	st	Z, r24
		Timer2_stopTimer();		/* Stop Timer2 if 10 Sec. Doesn't Passed */
    107a:	0e 94 44 12 	call	0x2488	; 0x2488 <Timer2_stopTimer>
		g_T2_tick = 0 ;			/* Reset ticks counter of Timer2 */
    107e:	10 92 17 01 	sts	0x0117, r1
    1082:	10 92 16 01 	sts	0x0116, r1

		T1_delay_msec(350);
    1086:	8e e5       	ldi	r24, 0x5E	; 94
    1088:	91 e0       	ldi	r25, 0x01	; 1
    108a:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
		LCD_displayStringRowColumn(1,count,"*");
    108e:	90 91 14 01 	lds	r25, 0x0114
    1092:	2e e8       	ldi	r18, 0x8E	; 142
    1094:	30 e0       	ldi	r19, 0x00	; 0
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	69 2f       	mov	r22, r25
    109a:	a9 01       	movw	r20, r18
    109c:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
void OpenDoor(void)
{
	T1_delay_msec(500);
	LCD_clearScreen();
	LCD_displayStringRowColumn(0,0,"Enter  PASS");
	for (count=0 ; count < PASS_SIZE ; count++)
    10a0:	80 91 14 01 	lds	r24, 0x0114
    10a4:	8f 5f       	subi	r24, 0xFF	; 255
    10a6:	80 93 14 01 	sts	0x0114, r24
    10aa:	80 91 14 01 	lds	r24, 0x0114
    10ae:	85 30       	cpi	r24, 0x05	; 5
    10b0:	c0 f2       	brcs	.-80     	; 0x1062 <OpenDoor+0x2c>
		g_T2_tick = 0 ;			/* Reset ticks counter of Timer2 */

		T1_delay_msec(350);
		LCD_displayStringRowColumn(1,count,"*");
	}
	UART_sendByte(READY) ;
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
	while(UART_receiveByte() != READY);
    10b8:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
    10bc:	81 30       	cpi	r24, 0x01	; 1
    10be:	e1 f7       	brne	.-8      	; 0x10b8 <OpenDoor+0x82>
	UART_sendByte(CHECK_PASSWORD);
    10c0:	82 e0       	ldi	r24, 0x02	; 2
    10c2:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>

	for (count=0 ; count < PASS_SIZE ; count++)
    10c6:	10 92 14 01 	sts	0x0114, r1
    10ca:	13 c0       	rjmp	.+38     	; 0x10f2 <OpenDoor+0xbc>
	{
		while(UART_receiveByte() != READY);
    10cc:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
    10d0:	81 30       	cpi	r24, 0x01	; 1
    10d2:	e1 f7       	brne	.-8      	; 0x10cc <OpenDoor+0x96>
		UART_sendByte(g_password[count]);
    10d4:	80 91 14 01 	lds	r24, 0x0114
    10d8:	88 2f       	mov	r24, r24
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	fc 01       	movw	r30, r24
    10de:	ee 5c       	subi	r30, 0xCE	; 206
    10e0:	fe 4f       	sbci	r31, 0xFE	; 254
    10e2:	80 81       	ld	r24, Z
    10e4:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
	}
	UART_sendByte(READY) ;
	while(UART_receiveByte() != READY);
	UART_sendByte(CHECK_PASSWORD);

	for (count=0 ; count < PASS_SIZE ; count++)
    10e8:	80 91 14 01 	lds	r24, 0x0114
    10ec:	8f 5f       	subi	r24, 0xFF	; 255
    10ee:	80 93 14 01 	sts	0x0114, r24
    10f2:	80 91 14 01 	lds	r24, 0x0114
    10f6:	85 30       	cpi	r24, 0x05	; 5
    10f8:	48 f3       	brcs	.-46     	; 0x10cc <OpenDoor+0x96>
		while(UART_receiveByte() != READY);
		UART_sendByte(g_password[count]);
	}

	/* Password Matched the Old Password */
	if(UART_receiveByte() == MATCH)
    10fa:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
    10fe:	83 30       	cpi	r24, 0x03	; 3
    1100:	29 f5       	brne	.+74     	; 0x114c <OpenDoor+0x116>
	{
		UART_sendByte(READY) ;
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
		while(UART_receiveByte() != READY);
    1108:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
    110c:	81 30       	cpi	r24, 0x01	; 1
    110e:	e1 f7       	brne	.-8      	; 0x1108 <OpenDoor+0xd2>
		UART_sendByte(OPEN_DOOR);
    1110:	86 e0       	ldi	r24, 0x06	; 6
    1112:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>

		/* Display On LCD that Door Open/Close while Door is Open/Close */
		LCD_clearScreen();
    1116:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
		LCD_displayStringRowColumn(0,0,"Door Open");
    111a:	21 ef       	ldi	r18, 0xF1	; 241
    111c:	30 e0       	ldi	r19, 0x00	; 0
    111e:	80 e0       	ldi	r24, 0x00	; 0
    1120:	60 e0       	ldi	r22, 0x00	; 0
    1122:	a9 01       	movw	r20, r18
    1124:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
		T1_delay_sec(10);
    1128:	8a e0       	ldi	r24, 0x0A	; 10
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	0e 94 e5 08 	call	0x11ca	; 0x11ca <T1_delay_sec>
		LCD_clearScreen();
    1130:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <LCD_clearScreen>
		LCD_displayStringRowColumn(0,0,"Door Close");
    1134:	2b ef       	ldi	r18, 0xFB	; 251
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	80 e0       	ldi	r24, 0x00	; 0
    113a:	60 e0       	ldi	r22, 0x00	; 0
    113c:	a9 01       	movw	r20, r18
    113e:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <LCD_displayStringRowColumn>
		T1_delay_sec(10);
    1142:	8a e0       	ldi	r24, 0x0A	; 10
    1144:	90 e0       	ldi	r25, 0x00	; 0
    1146:	0e 94 e5 08 	call	0x11ca	; 0x11ca <T1_delay_sec>
    114a:	18 c0       	rjmp	.+48     	; 0x117c <OpenDoor+0x146>

	/* Password Doesn't Match the Old Password */
	else
	{
		static int i = 0 ;
		i++ ;
    114c:	80 91 1a 01 	lds	r24, 0x011A
    1150:	90 91 1b 01 	lds	r25, 0x011B
    1154:	01 96       	adiw	r24, 0x01	; 1
    1156:	90 93 1b 01 	sts	0x011B, r25
    115a:	80 93 1a 01 	sts	0x011A, r24
		if(i == 3)
    115e:	80 91 1a 01 	lds	r24, 0x011A
    1162:	90 91 1b 01 	lds	r25, 0x011B
    1166:	83 30       	cpi	r24, 0x03	; 3
    1168:	91 05       	cpc	r25, r1
    116a:	31 f4       	brne	.+12     	; 0x1178 <OpenDoor+0x142>
		{
			i=0 ;
    116c:	10 92 1b 01 	sts	0x011B, r1
    1170:	10 92 1a 01 	sts	0x011A, r1
			BlockSystem();
    1174:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <BlockSystem>
		}
		OpenDoor();
    1178:	0e 94 1b 08 	call	0x1036	; 0x1036 <OpenDoor>
	}
}
    117c:	cf 91       	pop	r28
    117e:	df 91       	pop	r29
    1180:	1f 91       	pop	r17
    1182:	0f 91       	pop	r16
    1184:	08 95       	ret

00001186 <T1_delay_msec>:
/*
 * Description: Function to delay in msec using Timer1
 * 				 Maximun value for msec 8000
 */
void T1_delay_msec(uint16 msec)
{
    1186:	df 93       	push	r29
    1188:	cf 93       	push	r28
    118a:	00 d0       	rcall	.+0      	; 0x118c <T1_delay_msec+0x6>
    118c:	cd b7       	in	r28, 0x3d	; 61
    118e:	de b7       	in	r29, 0x3e	; 62
    1190:	9a 83       	std	Y+2, r25	; 0x02
    1192:	89 83       	std	Y+1, r24	; 0x01
	/* 8000 => Timer1 Ticks for getting 1 sec.
	 * F_CPU = 8Mhz		Prescaler = 1024	ticks = 8000 for 1 sec*/
	Timer1_Ticks((msec * 8 ),0);
    1194:	89 81       	ldd	r24, Y+1	; 0x01
    1196:	9a 81       	ldd	r25, Y+2	; 0x02
    1198:	88 0f       	add	r24, r24
    119a:	99 1f       	adc	r25, r25
    119c:	88 0f       	add	r24, r24
    119e:	99 1f       	adc	r25, r25
    11a0:	88 0f       	add	r24, r24
    11a2:	99 1f       	adc	r25, r25
    11a4:	60 e0       	ldi	r22, 0x00	; 0
    11a6:	70 e0       	ldi	r23, 0x00	; 0
    11a8:	0e 94 bb 13 	call	0x2776	; 0x2776 <Timer1_Ticks>

	/* Reset Timer1 to Zero */
	Timer1_resetTimer();
    11ac:	0e 94 8b 13 	call	0x2716	; 0x2716 <Timer1_resetTimer>

	/* Start Timer1*/
	Timer1_restartTimer();
    11b0:	0e 94 a4 13 	call	0x2748	; 0x2748 <Timer1_restartTimer>

	/* wait until Timer1 ISR Fired and set g_delayFlag = TRUE */
	while(!g_delayFlag);
    11b4:	80 91 15 01 	lds	r24, 0x0115
    11b8:	88 23       	and	r24, r24
    11ba:	e1 f3       	breq	.-8      	; 0x11b4 <T1_delay_msec+0x2e>

	/* clear delay flag */
	g_delayFlag = FALSE ;
    11bc:	10 92 15 01 	sts	0x0115, r1
}
    11c0:	0f 90       	pop	r0
    11c2:	0f 90       	pop	r0
    11c4:	cf 91       	pop	r28
    11c6:	df 91       	pop	r29
    11c8:	08 95       	ret

000011ca <T1_delay_sec>:

/*
 * Description: Function To Delay in sec by calling delay_ms function with 1000 ms.
 */
void T1_delay_sec(uint16 sec)
{
    11ca:	df 93       	push	r29
    11cc:	cf 93       	push	r28
    11ce:	00 d0       	rcall	.+0      	; 0x11d0 <T1_delay_sec+0x6>
    11d0:	00 d0       	rcall	.+0      	; 0x11d2 <T1_delay_sec+0x8>
    11d2:	cd b7       	in	r28, 0x3d	; 61
    11d4:	de b7       	in	r29, 0x3e	; 62
    11d6:	9c 83       	std	Y+4, r25	; 0x04
    11d8:	8b 83       	std	Y+3, r24	; 0x03
	int i;
	/* recall delay milli function for N sec.*/
	for(i = 0 ; i < sec ; i++)
    11da:	1a 82       	std	Y+2, r1	; 0x02
    11dc:	19 82       	std	Y+1, r1	; 0x01
    11de:	09 c0       	rjmp	.+18     	; 0x11f2 <T1_delay_sec+0x28>
	{
		/* Call Delay Milli Function by 1000 milli (1sec) */
		T1_delay_msec(1000);
    11e0:	88 ee       	ldi	r24, 0xE8	; 232
    11e2:	93 e0       	ldi	r25, 0x03	; 3
    11e4:	0e 94 c3 08 	call	0x1186	; 0x1186 <T1_delay_msec>
 */
void T1_delay_sec(uint16 sec)
{
	int i;
	/* recall delay milli function for N sec.*/
	for(i = 0 ; i < sec ; i++)
    11e8:	89 81       	ldd	r24, Y+1	; 0x01
    11ea:	9a 81       	ldd	r25, Y+2	; 0x02
    11ec:	01 96       	adiw	r24, 0x01	; 1
    11ee:	9a 83       	std	Y+2, r25	; 0x02
    11f0:	89 83       	std	Y+1, r24	; 0x01
    11f2:	29 81       	ldd	r18, Y+1	; 0x01
    11f4:	3a 81       	ldd	r19, Y+2	; 0x02
    11f6:	8b 81       	ldd	r24, Y+3	; 0x03
    11f8:	9c 81       	ldd	r25, Y+4	; 0x04
    11fa:	28 17       	cp	r18, r24
    11fc:	39 07       	cpc	r19, r25
    11fe:	80 f3       	brcs	.-32     	; 0x11e0 <T1_delay_sec+0x16>
	{
		/* Call Delay Milli Function by 1000 milli (1sec) */
		T1_delay_msec(1000);
	}
}
    1200:	0f 90       	pop	r0
    1202:	0f 90       	pop	r0
    1204:	0f 90       	pop	r0
    1206:	0f 90       	pop	r0
    1208:	cf 91       	pop	r28
    120a:	df 91       	pop	r29
    120c:	08 95       	ret

0000120e <Timer1_CallBack>:

/*
 * Description: Call Back Function of Timer1 ISR => Set delay flag
 */
void Timer1_CallBack(void)
{
    120e:	df 93       	push	r29
    1210:	cf 93       	push	r28
    1212:	cd b7       	in	r28, 0x3d	; 61
    1214:	de b7       	in	r29, 0x3e	; 62
	/* Set Delay Flag */
	g_delayFlag = TRUE ;
    1216:	81 e0       	ldi	r24, 0x01	; 1
    1218:	80 93 15 01 	sts	0x0115, r24

	/* Stop Timer1 */
	Timer1_stopTimer();
    121c:	0e 94 96 13 	call	0x272c	; 0x272c <Timer1_stopTimer>

	/* Reset Timer1 to Zero */
	Timer1_resetTimer();
    1220:	0e 94 8b 13 	call	0x2716	; 0x2716 <Timer1_resetTimer>
}
    1224:	cf 91       	pop	r28
    1226:	df 91       	pop	r29
    1228:	08 95       	ret

0000122a <Timer2_CallBack>:
 * Description: Call Back Function of Timer2
 * 				Call MainScreen() Function After 10 Sec.
 * 				Software Timeout after 10 Sec.
 */
void Timer2_CallBack(void)
{
    122a:	df 93       	push	r29
    122c:	cf 93       	push	r28
    122e:	cd b7       	in	r28, 0x3d	; 61
    1230:	de b7       	in	r29, 0x3e	; 62
	/* Timer2 1 OvF -> 32 milli
	 * 1 sec. = 31 OvF
	 */

	g_T2_tick++ ;
    1232:	80 91 16 01 	lds	r24, 0x0116
    1236:	90 91 17 01 	lds	r25, 0x0117
    123a:	01 96       	adiw	r24, 0x01	; 1
    123c:	90 93 17 01 	sts	0x0117, r25
    1240:	80 93 16 01 	sts	0x0116, r24

	/* if Timer2 Count 10 Sec. Reset System */
	if(g_T2_tick == 310)
    1244:	80 91 16 01 	lds	r24, 0x0116
    1248:	90 91 17 01 	lds	r25, 0x0117
    124c:	21 e0       	ldi	r18, 0x01	; 1
    124e:	86 33       	cpi	r24, 0x36	; 54
    1250:	92 07       	cpc	r25, r18
    1252:	41 f4       	brne	.+16     	; 0x1264 <Timer2_CallBack+0x3a>
	{
		g_T2_tick = 0 ;
    1254:	10 92 17 01 	sts	0x0117, r1
    1258:	10 92 16 01 	sts	0x0116, r1

		/* Enable WatchDog To Reset The System */
		WDTCR = (1<<WDE);
    125c:	e1 e4       	ldi	r30, 0x41	; 65
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	88 e0       	ldi	r24, 0x08	; 8
    1262:	80 83       	st	Z, r24
		 * Calling MainScreen() instead of using WatchDog Causing Error!
		 * is it Stack overflow?!
		 */
	}

}
    1264:	cf 91       	pop	r28
    1266:	df 91       	pop	r29
    1268:	08 95       	ret

0000126a <KeyPad_getPressedKey>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
uint8 KeyPad_getPressedKey(void)
{
    126a:	df 93       	push	r29
    126c:	cf 93       	push	r28
    126e:	00 d0       	rcall	.+0      	; 0x1270 <KeyPad_getPressedKey+0x6>
    1270:	cd b7       	in	r28, 0x3d	; 61
    1272:	de b7       	in	r29, 0x3e	; 62
	uint8 col,row;
	while(1)
	{
		for(col=0;col<N_col;col++) /* loop for columns */
    1274:	1a 82       	std	Y+2, r1	; 0x02
    1276:	4c c0       	rjmp	.+152    	; 0x1310 <KeyPad_getPressedKey+0xa6>
		{
			/* 
			 * each time only one of the column pins will be output and 
			 * the rest will be input pins include the row pins 
			 */ 
			KEYPAD_PORT_DIR = (0b00010000<<col); 
    1278:	ea e3       	ldi	r30, 0x3A	; 58
    127a:	f0 e0       	ldi	r31, 0x00	; 0
    127c:	8a 81       	ldd	r24, Y+2	; 0x02
    127e:	28 2f       	mov	r18, r24
    1280:	30 e0       	ldi	r19, 0x00	; 0
    1282:	80 e1       	ldi	r24, 0x10	; 16
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	02 c0       	rjmp	.+4      	; 0x128c <KeyPad_getPressedKey+0x22>
    1288:	88 0f       	add	r24, r24
    128a:	99 1f       	adc	r25, r25
    128c:	2a 95       	dec	r18
    128e:	e2 f7       	brpl	.-8      	; 0x1288 <KeyPad_getPressedKey+0x1e>
    1290:	80 83       	st	Z, r24
			
			/* 
			 * clear the output pin column in this trace and enable the internal 
			 * pull up resistors for the rows pins
			 */ 
			KEYPAD_PORT_OUT = (~(0b00010000<<col));
    1292:	eb e3       	ldi	r30, 0x3B	; 59
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	8a 81       	ldd	r24, Y+2	; 0x02
    1298:	28 2f       	mov	r18, r24
    129a:	30 e0       	ldi	r19, 0x00	; 0
    129c:	80 e1       	ldi	r24, 0x10	; 16
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	02 2e       	mov	r0, r18
    12a2:	02 c0       	rjmp	.+4      	; 0x12a8 <KeyPad_getPressedKey+0x3e>
    12a4:	88 0f       	add	r24, r24
    12a6:	99 1f       	adc	r25, r25
    12a8:	0a 94       	dec	r0
    12aa:	e2 f7       	brpl	.-8      	; 0x12a4 <KeyPad_getPressedKey+0x3a>
    12ac:	80 95       	com	r24
    12ae:	80 83       	st	Z, r24

			for(row=0;row<N_row;row++) /* loop for rows */
    12b0:	19 82       	std	Y+1, r1	; 0x01
    12b2:	28 c0       	rjmp	.+80     	; 0x1304 <KeyPad_getPressedKey+0x9a>
			{
				if(BIT_IS_CLEAR(KEYPAD_PORT_IN,row)) /* if the switch is press in this row */ 
    12b4:	e9 e3       	ldi	r30, 0x39	; 57
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	80 81       	ld	r24, Z
    12ba:	28 2f       	mov	r18, r24
    12bc:	30 e0       	ldi	r19, 0x00	; 0
    12be:	89 81       	ldd	r24, Y+1	; 0x01
    12c0:	88 2f       	mov	r24, r24
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	a9 01       	movw	r20, r18
    12c6:	02 c0       	rjmp	.+4      	; 0x12cc <KeyPad_getPressedKey+0x62>
    12c8:	55 95       	asr	r21
    12ca:	47 95       	ror	r20
    12cc:	8a 95       	dec	r24
    12ce:	e2 f7       	brpl	.-8      	; 0x12c8 <KeyPad_getPressedKey+0x5e>
    12d0:	ca 01       	movw	r24, r20
    12d2:	81 70       	andi	r24, 0x01	; 1
    12d4:	90 70       	andi	r25, 0x00	; 0
    12d6:	00 97       	sbiw	r24, 0x00	; 0
    12d8:	91 f4       	brne	.+36     	; 0x12fe <KeyPad_getPressedKey+0x94>
				{
					#if (N_col == 3)
						return KeyPad_4x3_adjustKeyNumber((row*N_col)+col+1);
					#elif (N_col == 4)
						return (KeyPad_4x4_adjustKeyNumber((row*N_col)+col+1));
    12da:	89 81       	ldd	r24, Y+1	; 0x01
    12dc:	88 2f       	mov	r24, r24
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	88 0f       	add	r24, r24
    12e2:	99 1f       	adc	r25, r25
    12e4:	88 0f       	add	r24, r24
    12e6:	99 1f       	adc	r25, r25
    12e8:	98 2f       	mov	r25, r24
    12ea:	8a 81       	ldd	r24, Y+2	; 0x02
    12ec:	89 0f       	add	r24, r25
    12ee:	8f 5f       	subi	r24, 0xFF	; 255
    12f0:	0e 94 8d 09 	call	0x131a	; 0x131a <KeyPad_4x4_adjustKeyNumber>
					#endif
				}
			}
		}
	}	
}
    12f4:	0f 90       	pop	r0
    12f6:	0f 90       	pop	r0
    12f8:	cf 91       	pop	r28
    12fa:	df 91       	pop	r29
    12fc:	08 95       	ret
			 * clear the output pin column in this trace and enable the internal 
			 * pull up resistors for the rows pins
			 */ 
			KEYPAD_PORT_OUT = (~(0b00010000<<col));

			for(row=0;row<N_row;row++) /* loop for rows */
    12fe:	89 81       	ldd	r24, Y+1	; 0x01
    1300:	8f 5f       	subi	r24, 0xFF	; 255
    1302:	89 83       	std	Y+1, r24	; 0x01
    1304:	89 81       	ldd	r24, Y+1	; 0x01
    1306:	84 30       	cpi	r24, 0x04	; 4
    1308:	a8 f2       	brcs	.-86     	; 0x12b4 <KeyPad_getPressedKey+0x4a>
uint8 KeyPad_getPressedKey(void)
{
	uint8 col,row;
	while(1)
	{
		for(col=0;col<N_col;col++) /* loop for columns */
    130a:	8a 81       	ldd	r24, Y+2	; 0x02
    130c:	8f 5f       	subi	r24, 0xFF	; 255
    130e:	8a 83       	std	Y+2, r24	; 0x02
    1310:	8a 81       	ldd	r24, Y+2	; 0x02
    1312:	84 30       	cpi	r24, 0x04	; 4
    1314:	08 f4       	brcc	.+2      	; 0x1318 <KeyPad_getPressedKey+0xae>
    1316:	b0 cf       	rjmp	.-160    	; 0x1278 <KeyPad_getPressedKey+0xe>
    1318:	ad cf       	rjmp	.-166    	; 0x1274 <KeyPad_getPressedKey+0xa>

0000131a <KeyPad_4x4_adjustKeyNumber>:
} 

#elif (N_col == 4)
 
static uint8 KeyPad_4x4_adjustKeyNumber(uint8 button_number)
{
    131a:	df 93       	push	r29
    131c:	cf 93       	push	r28
    131e:	00 d0       	rcall	.+0      	; 0x1320 <KeyPad_4x4_adjustKeyNumber+0x6>
    1320:	00 d0       	rcall	.+0      	; 0x1322 <KeyPad_4x4_adjustKeyNumber+0x8>
    1322:	cd b7       	in	r28, 0x3d	; 61
    1324:	de b7       	in	r29, 0x3e	; 62
    1326:	89 83       	std	Y+1, r24	; 0x01
	switch(button_number)
    1328:	89 81       	ldd	r24, Y+1	; 0x01
    132a:	28 2f       	mov	r18, r24
    132c:	30 e0       	ldi	r19, 0x00	; 0
    132e:	3c 83       	std	Y+4, r19	; 0x04
    1330:	2b 83       	std	Y+3, r18	; 0x03
    1332:	8b 81       	ldd	r24, Y+3	; 0x03
    1334:	9c 81       	ldd	r25, Y+4	; 0x04
    1336:	88 30       	cpi	r24, 0x08	; 8
    1338:	91 05       	cpc	r25, r1
    133a:	09 f4       	brne	.+2      	; 0x133e <KeyPad_4x4_adjustKeyNumber+0x24>
    133c:	70 c0       	rjmp	.+224    	; 0x141e <KeyPad_4x4_adjustKeyNumber+0x104>
    133e:	2b 81       	ldd	r18, Y+3	; 0x03
    1340:	3c 81       	ldd	r19, Y+4	; 0x04
    1342:	29 30       	cpi	r18, 0x09	; 9
    1344:	31 05       	cpc	r19, r1
    1346:	5c f5       	brge	.+86     	; 0x139e <KeyPad_4x4_adjustKeyNumber+0x84>
    1348:	8b 81       	ldd	r24, Y+3	; 0x03
    134a:	9c 81       	ldd	r25, Y+4	; 0x04
    134c:	84 30       	cpi	r24, 0x04	; 4
    134e:	91 05       	cpc	r25, r1
    1350:	09 f4       	brne	.+2      	; 0x1354 <KeyPad_4x4_adjustKeyNumber+0x3a>
    1352:	59 c0       	rjmp	.+178    	; 0x1406 <KeyPad_4x4_adjustKeyNumber+0xec>
    1354:	2b 81       	ldd	r18, Y+3	; 0x03
    1356:	3c 81       	ldd	r19, Y+4	; 0x04
    1358:	25 30       	cpi	r18, 0x05	; 5
    135a:	31 05       	cpc	r19, r1
    135c:	9c f4       	brge	.+38     	; 0x1384 <KeyPad_4x4_adjustKeyNumber+0x6a>
    135e:	8b 81       	ldd	r24, Y+3	; 0x03
    1360:	9c 81       	ldd	r25, Y+4	; 0x04
    1362:	82 30       	cpi	r24, 0x02	; 2
    1364:	91 05       	cpc	r25, r1
    1366:	09 f4       	brne	.+2      	; 0x136a <KeyPad_4x4_adjustKeyNumber+0x50>
    1368:	48 c0       	rjmp	.+144    	; 0x13fa <KeyPad_4x4_adjustKeyNumber+0xe0>
    136a:	2b 81       	ldd	r18, Y+3	; 0x03
    136c:	3c 81       	ldd	r19, Y+4	; 0x04
    136e:	23 30       	cpi	r18, 0x03	; 3
    1370:	31 05       	cpc	r19, r1
    1372:	0c f0       	brlt	.+2      	; 0x1376 <KeyPad_4x4_adjustKeyNumber+0x5c>
    1374:	45 c0       	rjmp	.+138    	; 0x1400 <KeyPad_4x4_adjustKeyNumber+0xe6>
    1376:	8b 81       	ldd	r24, Y+3	; 0x03
    1378:	9c 81       	ldd	r25, Y+4	; 0x04
    137a:	81 30       	cpi	r24, 0x01	; 1
    137c:	91 05       	cpc	r25, r1
    137e:	09 f4       	brne	.+2      	; 0x1382 <KeyPad_4x4_adjustKeyNumber+0x68>
    1380:	39 c0       	rjmp	.+114    	; 0x13f4 <KeyPad_4x4_adjustKeyNumber+0xda>
    1382:	67 c0       	rjmp	.+206    	; 0x1452 <KeyPad_4x4_adjustKeyNumber+0x138>
    1384:	2b 81       	ldd	r18, Y+3	; 0x03
    1386:	3c 81       	ldd	r19, Y+4	; 0x04
    1388:	26 30       	cpi	r18, 0x06	; 6
    138a:	31 05       	cpc	r19, r1
    138c:	09 f4       	brne	.+2      	; 0x1390 <KeyPad_4x4_adjustKeyNumber+0x76>
    138e:	41 c0       	rjmp	.+130    	; 0x1412 <KeyPad_4x4_adjustKeyNumber+0xf8>
    1390:	8b 81       	ldd	r24, Y+3	; 0x03
    1392:	9c 81       	ldd	r25, Y+4	; 0x04
    1394:	87 30       	cpi	r24, 0x07	; 7
    1396:	91 05       	cpc	r25, r1
    1398:	0c f0       	brlt	.+2      	; 0x139c <KeyPad_4x4_adjustKeyNumber+0x82>
    139a:	3e c0       	rjmp	.+124    	; 0x1418 <KeyPad_4x4_adjustKeyNumber+0xfe>
    139c:	37 c0       	rjmp	.+110    	; 0x140c <KeyPad_4x4_adjustKeyNumber+0xf2>
    139e:	2b 81       	ldd	r18, Y+3	; 0x03
    13a0:	3c 81       	ldd	r19, Y+4	; 0x04
    13a2:	2c 30       	cpi	r18, 0x0C	; 12
    13a4:	31 05       	cpc	r19, r1
    13a6:	09 f4       	brne	.+2      	; 0x13aa <KeyPad_4x4_adjustKeyNumber+0x90>
    13a8:	46 c0       	rjmp	.+140    	; 0x1436 <KeyPad_4x4_adjustKeyNumber+0x11c>
    13aa:	8b 81       	ldd	r24, Y+3	; 0x03
    13ac:	9c 81       	ldd	r25, Y+4	; 0x04
    13ae:	8d 30       	cpi	r24, 0x0D	; 13
    13b0:	91 05       	cpc	r25, r1
    13b2:	5c f4       	brge	.+22     	; 0x13ca <KeyPad_4x4_adjustKeyNumber+0xb0>
    13b4:	2b 81       	ldd	r18, Y+3	; 0x03
    13b6:	3c 81       	ldd	r19, Y+4	; 0x04
    13b8:	2a 30       	cpi	r18, 0x0A	; 10
    13ba:	31 05       	cpc	r19, r1
    13bc:	b1 f1       	breq	.+108    	; 0x142a <KeyPad_4x4_adjustKeyNumber+0x110>
    13be:	8b 81       	ldd	r24, Y+3	; 0x03
    13c0:	9c 81       	ldd	r25, Y+4	; 0x04
    13c2:	8b 30       	cpi	r24, 0x0B	; 11
    13c4:	91 05       	cpc	r25, r1
    13c6:	a4 f5       	brge	.+104    	; 0x1430 <KeyPad_4x4_adjustKeyNumber+0x116>
    13c8:	2d c0       	rjmp	.+90     	; 0x1424 <KeyPad_4x4_adjustKeyNumber+0x10a>
    13ca:	2b 81       	ldd	r18, Y+3	; 0x03
    13cc:	3c 81       	ldd	r19, Y+4	; 0x04
    13ce:	2e 30       	cpi	r18, 0x0E	; 14
    13d0:	31 05       	cpc	r19, r1
    13d2:	b9 f1       	breq	.+110    	; 0x1442 <KeyPad_4x4_adjustKeyNumber+0x128>
    13d4:	8b 81       	ldd	r24, Y+3	; 0x03
    13d6:	9c 81       	ldd	r25, Y+4	; 0x04
    13d8:	8e 30       	cpi	r24, 0x0E	; 14
    13da:	91 05       	cpc	r25, r1
    13dc:	7c f1       	brlt	.+94     	; 0x143c <KeyPad_4x4_adjustKeyNumber+0x122>
    13de:	2b 81       	ldd	r18, Y+3	; 0x03
    13e0:	3c 81       	ldd	r19, Y+4	; 0x04
    13e2:	2f 30       	cpi	r18, 0x0F	; 15
    13e4:	31 05       	cpc	r19, r1
    13e6:	79 f1       	breq	.+94     	; 0x1446 <KeyPad_4x4_adjustKeyNumber+0x12c>
    13e8:	8b 81       	ldd	r24, Y+3	; 0x03
    13ea:	9c 81       	ldd	r25, Y+4	; 0x04
    13ec:	80 31       	cpi	r24, 0x10	; 16
    13ee:	91 05       	cpc	r25, r1
    13f0:	69 f1       	breq	.+90     	; 0x144c <KeyPad_4x4_adjustKeyNumber+0x132>
    13f2:	2f c0       	rjmp	.+94     	; 0x1452 <KeyPad_4x4_adjustKeyNumber+0x138>
	{
		case 1: return 7; 
    13f4:	97 e0       	ldi	r25, 0x07	; 7
    13f6:	9a 83       	std	Y+2, r25	; 0x02
    13f8:	2e c0       	rjmp	.+92     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 2: return 8; 
    13fa:	28 e0       	ldi	r18, 0x08	; 8
    13fc:	2a 83       	std	Y+2, r18	; 0x02
    13fe:	2b c0       	rjmp	.+86     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 3: return 9; 
    1400:	39 e0       	ldi	r19, 0x09	; 9
    1402:	3a 83       	std	Y+2, r19	; 0x02
    1404:	28 c0       	rjmp	.+80     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 4: return '/'; // ASCII Code of %
    1406:	8f e2       	ldi	r24, 0x2F	; 47
    1408:	8a 83       	std	Y+2, r24	; 0x02
    140a:	25 c0       	rjmp	.+74     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 5: return 4; 
    140c:	94 e0       	ldi	r25, 0x04	; 4
    140e:	9a 83       	std	Y+2, r25	; 0x02
    1410:	22 c0       	rjmp	.+68     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 6: return 5;
    1412:	25 e0       	ldi	r18, 0x05	; 5
    1414:	2a 83       	std	Y+2, r18	; 0x02
    1416:	1f c0       	rjmp	.+62     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 7: return 6; 
    1418:	36 e0       	ldi	r19, 0x06	; 6
    141a:	3a 83       	std	Y+2, r19	; 0x02
    141c:	1c c0       	rjmp	.+56     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 8: return '*'; /* ASCII Code of '*' */
    141e:	8a e2       	ldi	r24, 0x2A	; 42
    1420:	8a 83       	std	Y+2, r24	; 0x02
    1422:	19 c0       	rjmp	.+50     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;		
		case 9: return 1; 
    1424:	91 e0       	ldi	r25, 0x01	; 1
    1426:	9a 83       	std	Y+2, r25	; 0x02
    1428:	16 c0       	rjmp	.+44     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 10: return 2; 
    142a:	22 e0       	ldi	r18, 0x02	; 2
    142c:	2a 83       	std	Y+2, r18	; 0x02
    142e:	13 c0       	rjmp	.+38     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 11: return 3; 
    1430:	33 e0       	ldi	r19, 0x03	; 3
    1432:	3a 83       	std	Y+2, r19	; 0x02
    1434:	10 c0       	rjmp	.+32     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 12: return '-'; /* ASCII Code of '-' */
    1436:	8d e2       	ldi	r24, 0x2D	; 45
    1438:	8a 83       	std	Y+2, r24	; 0x02
    143a:	0d c0       	rjmp	.+26     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 13: return 13;  /* ASCII of Enter */
    143c:	9d e0       	ldi	r25, 0x0D	; 13
    143e:	9a 83       	std	Y+2, r25	; 0x02
    1440:	0a c0       	rjmp	.+20     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;			
		case 14: return 0; 
    1442:	1a 82       	std	Y+2, r1	; 0x02
    1444:	08 c0       	rjmp	.+16     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 15: return '='; /* ASCII Code of '=' */
    1446:	2d e3       	ldi	r18, 0x3D	; 61
    1448:	2a 83       	std	Y+2, r18	; 0x02
    144a:	05 c0       	rjmp	.+10     	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		case 16: return '+'; /* ASCII Code of '+' */
    144c:	3b e2       	ldi	r19, 0x2B	; 43
    144e:	3a 83       	std	Y+2, r19	; 0x02
    1450:	02 c0       	rjmp	.+4      	; 0x1456 <KeyPad_4x4_adjustKeyNumber+0x13c>
				break;
		default: return button_number;								 						
    1452:	89 81       	ldd	r24, Y+1	; 0x01
    1454:	8a 83       	std	Y+2, r24	; 0x02
    1456:	8a 81       	ldd	r24, Y+2	; 0x02
	}
} 
    1458:	0f 90       	pop	r0
    145a:	0f 90       	pop	r0
    145c:	0f 90       	pop	r0
    145e:	0f 90       	pop	r0
    1460:	cf 91       	pop	r28
    1462:	df 91       	pop	r29
    1464:	08 95       	ret

00001466 <LCD_init>:

/*
 * Description: Function to initialize LCD after select LCD pins in lcd.h file
 */
void LCD_init(void)
{
    1466:	df 93       	push	r29
    1468:	cf 93       	push	r28
    146a:	cd b7       	in	r28, 0x3d	; 61
    146c:	de b7       	in	r29, 0x3e	; 62
	/* Configure the control pins(E,RS,RW) as output pins */
	LCD_CTRL_PORT_DIR |= (1<<E) | (1<<RS) | (1<<RW);
    146e:	a1 e3       	ldi	r26, 0x31	; 49
    1470:	b0 e0       	ldi	r27, 0x00	; 0
    1472:	e1 e3       	ldi	r30, 0x31	; 49
    1474:	f0 e0       	ldi	r31, 0x00	; 0
    1476:	80 81       	ld	r24, Z
    1478:	80 6e       	ori	r24, 0xE0	; 224
    147a:	8c 93       	st	X, r24
	LCD_sendCommand(RETURN_HOME);
	/* use 2-line LCD + 4-bit Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(TWO_LINE_LCD_FOUR_BIT_MODE);
#elif (DATA_BITS_MODE == 8)
	/* Configure the data port as output port */
	LCD_DATA_PORT_DIR = 0xFF;
    147c:	e7 e3       	ldi	r30, 0x37	; 55
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	8f ef       	ldi	r24, 0xFF	; 255
    1482:	80 83       	st	Z, r24
	/* use 2-line LCD + 8-bit Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(TWO_LINE_LCD_Eight_BIT_MODE);
    1484:	88 e3       	ldi	r24, 0x38	; 56
    1486:	0e 94 4e 0a 	call	0x149c	; 0x149c <LCD_sendCommand>
#endif

	LCD_sendCommand(CURSOR_OFF); /* cursor off */
    148a:	8c e0       	ldi	r24, 0x0C	; 12
    148c:	0e 94 4e 0a 	call	0x149c	; 0x149c <LCD_sendCommand>
	LCD_sendCommand(CLEAR_COMMAND); /* clear LCD at the beginning */
    1490:	81 e0       	ldi	r24, 0x01	; 1
    1492:	0e 94 4e 0a 	call	0x149c	; 0x149c <LCD_sendCommand>
}
    1496:	cf 91       	pop	r28
    1498:	df 91       	pop	r29
    149a:	08 95       	ret

0000149c <LCD_sendCommand>:
/*
 * Description: Function to send a command to LCD
 * 				in Hexa form from Datasheet or instructions set in lcd.h
 */
void LCD_sendCommand(uint8 a_command)
{
    149c:	df 93       	push	r29
    149e:	cf 93       	push	r28
    14a0:	cd b7       	in	r28, 0x3d	; 61
    14a2:	de b7       	in	r29, 0x3e	; 62
    14a4:	e9 97       	sbiw	r28, 0x39	; 57
    14a6:	0f b6       	in	r0, 0x3f	; 63
    14a8:	f8 94       	cli
    14aa:	de bf       	out	0x3e, r29	; 62
    14ac:	0f be       	out	0x3f, r0	; 63
    14ae:	cd bf       	out	0x3d, r28	; 61
    14b0:	89 af       	std	Y+57, r24	; 0x39
	/* commands flow from AC Characteristics in Datasheet */

	CLEAR_BIT(LCD_CTRL_PORT,RS); /* Instruction Mode RS=0 */
    14b2:	a2 e3       	ldi	r26, 0x32	; 50
    14b4:	b0 e0       	ldi	r27, 0x00	; 0
    14b6:	e2 e3       	ldi	r30, 0x32	; 50
    14b8:	f0 e0       	ldi	r31, 0x00	; 0
    14ba:	80 81       	ld	r24, Z
    14bc:	8f 7d       	andi	r24, 0xDF	; 223
    14be:	8c 93       	st	X, r24
	CLEAR_BIT(LCD_CTRL_PORT,RW); /* write data to LCD so RW=0 */
    14c0:	a2 e3       	ldi	r26, 0x32	; 50
    14c2:	b0 e0       	ldi	r27, 0x00	; 0
    14c4:	e2 e3       	ldi	r30, 0x32	; 50
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	80 81       	ld	r24, Z
    14ca:	8f 7b       	andi	r24, 0xBF	; 191
    14cc:	8c 93       	st	X, r24
    14ce:	80 e0       	ldi	r24, 0x00	; 0
    14d0:	90 e0       	ldi	r25, 0x00	; 0
    14d2:	a0 e8       	ldi	r26, 0x80	; 128
    14d4:	bf e3       	ldi	r27, 0x3F	; 63
    14d6:	8d ab       	std	Y+53, r24	; 0x35
    14d8:	9e ab       	std	Y+54, r25	; 0x36
    14da:	af ab       	std	Y+55, r26	; 0x37
    14dc:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14de:	6d a9       	ldd	r22, Y+53	; 0x35
    14e0:	7e a9       	ldd	r23, Y+54	; 0x36
    14e2:	8f a9       	ldd	r24, Y+55	; 0x37
    14e4:	98 ad       	ldd	r25, Y+56	; 0x38
    14e6:	20 e0       	ldi	r18, 0x00	; 0
    14e8:	30 e0       	ldi	r19, 0x00	; 0
    14ea:	4a e7       	ldi	r20, 0x7A	; 122
    14ec:	53 e4       	ldi	r21, 0x43	; 67
    14ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14f2:	dc 01       	movw	r26, r24
    14f4:	cb 01       	movw	r24, r22
    14f6:	89 ab       	std	Y+49, r24	; 0x31
    14f8:	9a ab       	std	Y+50, r25	; 0x32
    14fa:	ab ab       	std	Y+51, r26	; 0x33
    14fc:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    14fe:	69 a9       	ldd	r22, Y+49	; 0x31
    1500:	7a a9       	ldd	r23, Y+50	; 0x32
    1502:	8b a9       	ldd	r24, Y+51	; 0x33
    1504:	9c a9       	ldd	r25, Y+52	; 0x34
    1506:	20 e0       	ldi	r18, 0x00	; 0
    1508:	30 e0       	ldi	r19, 0x00	; 0
    150a:	40 e8       	ldi	r20, 0x80	; 128
    150c:	5f e3       	ldi	r21, 0x3F	; 63
    150e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1512:	88 23       	and	r24, r24
    1514:	2c f4       	brge	.+10     	; 0x1520 <LCD_sendCommand+0x84>
		__ticks = 1;
    1516:	81 e0       	ldi	r24, 0x01	; 1
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	98 ab       	std	Y+48, r25	; 0x30
    151c:	8f a7       	std	Y+47, r24	; 0x2f
    151e:	3f c0       	rjmp	.+126    	; 0x159e <LCD_sendCommand+0x102>
	else if (__tmp > 65535)
    1520:	69 a9       	ldd	r22, Y+49	; 0x31
    1522:	7a a9       	ldd	r23, Y+50	; 0x32
    1524:	8b a9       	ldd	r24, Y+51	; 0x33
    1526:	9c a9       	ldd	r25, Y+52	; 0x34
    1528:	20 e0       	ldi	r18, 0x00	; 0
    152a:	3f ef       	ldi	r19, 0xFF	; 255
    152c:	4f e7       	ldi	r20, 0x7F	; 127
    152e:	57 e4       	ldi	r21, 0x47	; 71
    1530:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1534:	18 16       	cp	r1, r24
    1536:	4c f5       	brge	.+82     	; 0x158a <LCD_sendCommand+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1538:	6d a9       	ldd	r22, Y+53	; 0x35
    153a:	7e a9       	ldd	r23, Y+54	; 0x36
    153c:	8f a9       	ldd	r24, Y+55	; 0x37
    153e:	98 ad       	ldd	r25, Y+56	; 0x38
    1540:	20 e0       	ldi	r18, 0x00	; 0
    1542:	30 e0       	ldi	r19, 0x00	; 0
    1544:	40 e2       	ldi	r20, 0x20	; 32
    1546:	51 e4       	ldi	r21, 0x41	; 65
    1548:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    154c:	dc 01       	movw	r26, r24
    154e:	cb 01       	movw	r24, r22
    1550:	bc 01       	movw	r22, r24
    1552:	cd 01       	movw	r24, r26
    1554:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1558:	dc 01       	movw	r26, r24
    155a:	cb 01       	movw	r24, r22
    155c:	98 ab       	std	Y+48, r25	; 0x30
    155e:	8f a7       	std	Y+47, r24	; 0x2f
    1560:	0f c0       	rjmp	.+30     	; 0x1580 <LCD_sendCommand+0xe4>
    1562:	89 e1       	ldi	r24, 0x19	; 25
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	9e a7       	std	Y+46, r25	; 0x2e
    1568:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    156a:	8d a5       	ldd	r24, Y+45	; 0x2d
    156c:	9e a5       	ldd	r25, Y+46	; 0x2e
    156e:	01 97       	sbiw	r24, 0x01	; 1
    1570:	f1 f7       	brne	.-4      	; 0x156e <LCD_sendCommand+0xd2>
    1572:	9e a7       	std	Y+46, r25	; 0x2e
    1574:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1576:	8f a5       	ldd	r24, Y+47	; 0x2f
    1578:	98 a9       	ldd	r25, Y+48	; 0x30
    157a:	01 97       	sbiw	r24, 0x01	; 1
    157c:	98 ab       	std	Y+48, r25	; 0x30
    157e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1580:	8f a5       	ldd	r24, Y+47	; 0x2f
    1582:	98 a9       	ldd	r25, Y+48	; 0x30
    1584:	00 97       	sbiw	r24, 0x00	; 0
    1586:	69 f7       	brne	.-38     	; 0x1562 <LCD_sendCommand+0xc6>
    1588:	14 c0       	rjmp	.+40     	; 0x15b2 <LCD_sendCommand+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    158a:	69 a9       	ldd	r22, Y+49	; 0x31
    158c:	7a a9       	ldd	r23, Y+50	; 0x32
    158e:	8b a9       	ldd	r24, Y+51	; 0x33
    1590:	9c a9       	ldd	r25, Y+52	; 0x34
    1592:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1596:	dc 01       	movw	r26, r24
    1598:	cb 01       	movw	r24, r22
    159a:	98 ab       	std	Y+48, r25	; 0x30
    159c:	8f a7       	std	Y+47, r24	; 0x2f
    159e:	8f a5       	ldd	r24, Y+47	; 0x2f
    15a0:	98 a9       	ldd	r25, Y+48	; 0x30
    15a2:	9c a7       	std	Y+44, r25	; 0x2c
    15a4:	8b a7       	std	Y+43, r24	; 0x2b
    15a6:	8b a5       	ldd	r24, Y+43	; 0x2b
    15a8:	9c a5       	ldd	r25, Y+44	; 0x2c
    15aa:	01 97       	sbiw	r24, 0x01	; 1
    15ac:	f1 f7       	brne	.-4      	; 0x15aa <LCD_sendCommand+0x10e>
    15ae:	9c a7       	std	Y+44, r25	; 0x2c
    15b0:	8b a7       	std	Y+43, r24	; 0x2b

/*********************** Sending Command  ****************************/

	_delay_ms(1); /* delay for processing Tas = 50ns */
	SET_BIT(LCD_CTRL_PORT,E); /* Enable LCD E=1 */
    15b2:	a2 e3       	ldi	r26, 0x32	; 50
    15b4:	b0 e0       	ldi	r27, 0x00	; 0
    15b6:	e2 e3       	ldi	r30, 0x32	; 50
    15b8:	f0 e0       	ldi	r31, 0x00	; 0
    15ba:	80 81       	ld	r24, Z
    15bc:	80 68       	ori	r24, 0x80	; 128
    15be:	8c 93       	st	X, r24
    15c0:	80 e0       	ldi	r24, 0x00	; 0
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	a0 e8       	ldi	r26, 0x80	; 128
    15c6:	bf e3       	ldi	r27, 0x3F	; 63
    15c8:	8f a3       	std	Y+39, r24	; 0x27
    15ca:	98 a7       	std	Y+40, r25	; 0x28
    15cc:	a9 a7       	std	Y+41, r26	; 0x29
    15ce:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15d0:	6f a1       	ldd	r22, Y+39	; 0x27
    15d2:	78 a5       	ldd	r23, Y+40	; 0x28
    15d4:	89 a5       	ldd	r24, Y+41	; 0x29
    15d6:	9a a5       	ldd	r25, Y+42	; 0x2a
    15d8:	20 e0       	ldi	r18, 0x00	; 0
    15da:	30 e0       	ldi	r19, 0x00	; 0
    15dc:	4a e7       	ldi	r20, 0x7A	; 122
    15de:	53 e4       	ldi	r21, 0x43	; 67
    15e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15e4:	dc 01       	movw	r26, r24
    15e6:	cb 01       	movw	r24, r22
    15e8:	8b a3       	std	Y+35, r24	; 0x23
    15ea:	9c a3       	std	Y+36, r25	; 0x24
    15ec:	ad a3       	std	Y+37, r26	; 0x25
    15ee:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    15f0:	6b a1       	ldd	r22, Y+35	; 0x23
    15f2:	7c a1       	ldd	r23, Y+36	; 0x24
    15f4:	8d a1       	ldd	r24, Y+37	; 0x25
    15f6:	9e a1       	ldd	r25, Y+38	; 0x26
    15f8:	20 e0       	ldi	r18, 0x00	; 0
    15fa:	30 e0       	ldi	r19, 0x00	; 0
    15fc:	40 e8       	ldi	r20, 0x80	; 128
    15fe:	5f e3       	ldi	r21, 0x3F	; 63
    1600:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1604:	88 23       	and	r24, r24
    1606:	2c f4       	brge	.+10     	; 0x1612 <LCD_sendCommand+0x176>
		__ticks = 1;
    1608:	81 e0       	ldi	r24, 0x01	; 1
    160a:	90 e0       	ldi	r25, 0x00	; 0
    160c:	9a a3       	std	Y+34, r25	; 0x22
    160e:	89 a3       	std	Y+33, r24	; 0x21
    1610:	3f c0       	rjmp	.+126    	; 0x1690 <LCD_sendCommand+0x1f4>
	else if (__tmp > 65535)
    1612:	6b a1       	ldd	r22, Y+35	; 0x23
    1614:	7c a1       	ldd	r23, Y+36	; 0x24
    1616:	8d a1       	ldd	r24, Y+37	; 0x25
    1618:	9e a1       	ldd	r25, Y+38	; 0x26
    161a:	20 e0       	ldi	r18, 0x00	; 0
    161c:	3f ef       	ldi	r19, 0xFF	; 255
    161e:	4f e7       	ldi	r20, 0x7F	; 127
    1620:	57 e4       	ldi	r21, 0x47	; 71
    1622:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1626:	18 16       	cp	r1, r24
    1628:	4c f5       	brge	.+82     	; 0x167c <LCD_sendCommand+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    162a:	6f a1       	ldd	r22, Y+39	; 0x27
    162c:	78 a5       	ldd	r23, Y+40	; 0x28
    162e:	89 a5       	ldd	r24, Y+41	; 0x29
    1630:	9a a5       	ldd	r25, Y+42	; 0x2a
    1632:	20 e0       	ldi	r18, 0x00	; 0
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	40 e2       	ldi	r20, 0x20	; 32
    1638:	51 e4       	ldi	r21, 0x41	; 65
    163a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    163e:	dc 01       	movw	r26, r24
    1640:	cb 01       	movw	r24, r22
    1642:	bc 01       	movw	r22, r24
    1644:	cd 01       	movw	r24, r26
    1646:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    164a:	dc 01       	movw	r26, r24
    164c:	cb 01       	movw	r24, r22
    164e:	9a a3       	std	Y+34, r25	; 0x22
    1650:	89 a3       	std	Y+33, r24	; 0x21
    1652:	0f c0       	rjmp	.+30     	; 0x1672 <LCD_sendCommand+0x1d6>
    1654:	89 e1       	ldi	r24, 0x19	; 25
    1656:	90 e0       	ldi	r25, 0x00	; 0
    1658:	98 a3       	std	Y+32, r25	; 0x20
    165a:	8f 8f       	std	Y+31, r24	; 0x1f
    165c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    165e:	98 a1       	ldd	r25, Y+32	; 0x20
    1660:	01 97       	sbiw	r24, 0x01	; 1
    1662:	f1 f7       	brne	.-4      	; 0x1660 <LCD_sendCommand+0x1c4>
    1664:	98 a3       	std	Y+32, r25	; 0x20
    1666:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1668:	89 a1       	ldd	r24, Y+33	; 0x21
    166a:	9a a1       	ldd	r25, Y+34	; 0x22
    166c:	01 97       	sbiw	r24, 0x01	; 1
    166e:	9a a3       	std	Y+34, r25	; 0x22
    1670:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1672:	89 a1       	ldd	r24, Y+33	; 0x21
    1674:	9a a1       	ldd	r25, Y+34	; 0x22
    1676:	00 97       	sbiw	r24, 0x00	; 0
    1678:	69 f7       	brne	.-38     	; 0x1654 <LCD_sendCommand+0x1b8>
    167a:	14 c0       	rjmp	.+40     	; 0x16a4 <LCD_sendCommand+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    167c:	6b a1       	ldd	r22, Y+35	; 0x23
    167e:	7c a1       	ldd	r23, Y+36	; 0x24
    1680:	8d a1       	ldd	r24, Y+37	; 0x25
    1682:	9e a1       	ldd	r25, Y+38	; 0x26
    1684:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1688:	dc 01       	movw	r26, r24
    168a:	cb 01       	movw	r24, r22
    168c:	9a a3       	std	Y+34, r25	; 0x22
    168e:	89 a3       	std	Y+33, r24	; 0x21
    1690:	89 a1       	ldd	r24, Y+33	; 0x21
    1692:	9a a1       	ldd	r25, Y+34	; 0x22
    1694:	9e 8f       	std	Y+30, r25	; 0x1e
    1696:	8d 8f       	std	Y+29, r24	; 0x1d
    1698:	8d 8d       	ldd	r24, Y+29	; 0x1d
    169a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    169c:	01 97       	sbiw	r24, 0x01	; 1
    169e:	f1 f7       	brne	.-4      	; 0x169c <LCD_sendCommand+0x200>
    16a0:	9e 8f       	std	Y+30, r25	; 0x1e
    16a2:	8d 8f       	std	Y+29, r24	; 0x1d
/*********************** Sending Command DONE  ***********************/

	/* Commands flow with 8-bits Mode*/
#elif (DATA_BITS_MODE == 8)

	LCD_DATA_PORT = a_command; /* out the required command to the data bus D0 --> D7 */
    16a4:	e8 e3       	ldi	r30, 0x38	; 56
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	89 ad       	ldd	r24, Y+57	; 0x39
    16aa:	80 83       	st	Z, r24
    16ac:	80 e0       	ldi	r24, 0x00	; 0
    16ae:	90 e0       	ldi	r25, 0x00	; 0
    16b0:	a0 e8       	ldi	r26, 0x80	; 128
    16b2:	bf e3       	ldi	r27, 0x3F	; 63
    16b4:	89 8f       	std	Y+25, r24	; 0x19
    16b6:	9a 8f       	std	Y+26, r25	; 0x1a
    16b8:	ab 8f       	std	Y+27, r26	; 0x1b
    16ba:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16bc:	69 8d       	ldd	r22, Y+25	; 0x19
    16be:	7a 8d       	ldd	r23, Y+26	; 0x1a
    16c0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    16c2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    16c4:	20 e0       	ldi	r18, 0x00	; 0
    16c6:	30 e0       	ldi	r19, 0x00	; 0
    16c8:	4a e7       	ldi	r20, 0x7A	; 122
    16ca:	53 e4       	ldi	r21, 0x43	; 67
    16cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16d0:	dc 01       	movw	r26, r24
    16d2:	cb 01       	movw	r24, r22
    16d4:	8d 8b       	std	Y+21, r24	; 0x15
    16d6:	9e 8b       	std	Y+22, r25	; 0x16
    16d8:	af 8b       	std	Y+23, r26	; 0x17
    16da:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    16dc:	6d 89       	ldd	r22, Y+21	; 0x15
    16de:	7e 89       	ldd	r23, Y+22	; 0x16
    16e0:	8f 89       	ldd	r24, Y+23	; 0x17
    16e2:	98 8d       	ldd	r25, Y+24	; 0x18
    16e4:	20 e0       	ldi	r18, 0x00	; 0
    16e6:	30 e0       	ldi	r19, 0x00	; 0
    16e8:	40 e8       	ldi	r20, 0x80	; 128
    16ea:	5f e3       	ldi	r21, 0x3F	; 63
    16ec:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    16f0:	88 23       	and	r24, r24
    16f2:	2c f4       	brge	.+10     	; 0x16fe <LCD_sendCommand+0x262>
		__ticks = 1;
    16f4:	81 e0       	ldi	r24, 0x01	; 1
    16f6:	90 e0       	ldi	r25, 0x00	; 0
    16f8:	9c 8b       	std	Y+20, r25	; 0x14
    16fa:	8b 8b       	std	Y+19, r24	; 0x13
    16fc:	3f c0       	rjmp	.+126    	; 0x177c <LCD_sendCommand+0x2e0>
	else if (__tmp > 65535)
    16fe:	6d 89       	ldd	r22, Y+21	; 0x15
    1700:	7e 89       	ldd	r23, Y+22	; 0x16
    1702:	8f 89       	ldd	r24, Y+23	; 0x17
    1704:	98 8d       	ldd	r25, Y+24	; 0x18
    1706:	20 e0       	ldi	r18, 0x00	; 0
    1708:	3f ef       	ldi	r19, 0xFF	; 255
    170a:	4f e7       	ldi	r20, 0x7F	; 127
    170c:	57 e4       	ldi	r21, 0x47	; 71
    170e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1712:	18 16       	cp	r1, r24
    1714:	4c f5       	brge	.+82     	; 0x1768 <LCD_sendCommand+0x2cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1716:	69 8d       	ldd	r22, Y+25	; 0x19
    1718:	7a 8d       	ldd	r23, Y+26	; 0x1a
    171a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    171c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    171e:	20 e0       	ldi	r18, 0x00	; 0
    1720:	30 e0       	ldi	r19, 0x00	; 0
    1722:	40 e2       	ldi	r20, 0x20	; 32
    1724:	51 e4       	ldi	r21, 0x41	; 65
    1726:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    172a:	dc 01       	movw	r26, r24
    172c:	cb 01       	movw	r24, r22
    172e:	bc 01       	movw	r22, r24
    1730:	cd 01       	movw	r24, r26
    1732:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1736:	dc 01       	movw	r26, r24
    1738:	cb 01       	movw	r24, r22
    173a:	9c 8b       	std	Y+20, r25	; 0x14
    173c:	8b 8b       	std	Y+19, r24	; 0x13
    173e:	0f c0       	rjmp	.+30     	; 0x175e <LCD_sendCommand+0x2c2>
    1740:	89 e1       	ldi	r24, 0x19	; 25
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	9a 8b       	std	Y+18, r25	; 0x12
    1746:	89 8b       	std	Y+17, r24	; 0x11
    1748:	89 89       	ldd	r24, Y+17	; 0x11
    174a:	9a 89       	ldd	r25, Y+18	; 0x12
    174c:	01 97       	sbiw	r24, 0x01	; 1
    174e:	f1 f7       	brne	.-4      	; 0x174c <LCD_sendCommand+0x2b0>
    1750:	9a 8b       	std	Y+18, r25	; 0x12
    1752:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1754:	8b 89       	ldd	r24, Y+19	; 0x13
    1756:	9c 89       	ldd	r25, Y+20	; 0x14
    1758:	01 97       	sbiw	r24, 0x01	; 1
    175a:	9c 8b       	std	Y+20, r25	; 0x14
    175c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    175e:	8b 89       	ldd	r24, Y+19	; 0x13
    1760:	9c 89       	ldd	r25, Y+20	; 0x14
    1762:	00 97       	sbiw	r24, 0x00	; 0
    1764:	69 f7       	brne	.-38     	; 0x1740 <LCD_sendCommand+0x2a4>
    1766:	14 c0       	rjmp	.+40     	; 0x1790 <LCD_sendCommand+0x2f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1768:	6d 89       	ldd	r22, Y+21	; 0x15
    176a:	7e 89       	ldd	r23, Y+22	; 0x16
    176c:	8f 89       	ldd	r24, Y+23	; 0x17
    176e:	98 8d       	ldd	r25, Y+24	; 0x18
    1770:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1774:	dc 01       	movw	r26, r24
    1776:	cb 01       	movw	r24, r22
    1778:	9c 8b       	std	Y+20, r25	; 0x14
    177a:	8b 8b       	std	Y+19, r24	; 0x13
    177c:	8b 89       	ldd	r24, Y+19	; 0x13
    177e:	9c 89       	ldd	r25, Y+20	; 0x14
    1780:	98 8b       	std	Y+16, r25	; 0x10
    1782:	8f 87       	std	Y+15, r24	; 0x0f
    1784:	8f 85       	ldd	r24, Y+15	; 0x0f
    1786:	98 89       	ldd	r25, Y+16	; 0x10
    1788:	01 97       	sbiw	r24, 0x01	; 1
    178a:	f1 f7       	brne	.-4      	; 0x1788 <LCD_sendCommand+0x2ec>
    178c:	98 8b       	std	Y+16, r25	; 0x10
    178e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	CLEAR_BIT(LCD_CTRL_PORT,E); /* disable LCD E=0 */
    1790:	a2 e3       	ldi	r26, 0x32	; 50
    1792:	b0 e0       	ldi	r27, 0x00	; 0
    1794:	e2 e3       	ldi	r30, 0x32	; 50
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	80 81       	ld	r24, Z
    179a:	8f 77       	andi	r24, 0x7F	; 127
    179c:	8c 93       	st	X, r24
    179e:	80 e0       	ldi	r24, 0x00	; 0
    17a0:	90 e0       	ldi	r25, 0x00	; 0
    17a2:	a0 e8       	ldi	r26, 0x80	; 128
    17a4:	bf e3       	ldi	r27, 0x3F	; 63
    17a6:	8b 87       	std	Y+11, r24	; 0x0b
    17a8:	9c 87       	std	Y+12, r25	; 0x0c
    17aa:	ad 87       	std	Y+13, r26	; 0x0d
    17ac:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17ae:	6b 85       	ldd	r22, Y+11	; 0x0b
    17b0:	7c 85       	ldd	r23, Y+12	; 0x0c
    17b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    17b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    17b6:	20 e0       	ldi	r18, 0x00	; 0
    17b8:	30 e0       	ldi	r19, 0x00	; 0
    17ba:	4a e7       	ldi	r20, 0x7A	; 122
    17bc:	53 e4       	ldi	r21, 0x43	; 67
    17be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17c2:	dc 01       	movw	r26, r24
    17c4:	cb 01       	movw	r24, r22
    17c6:	8f 83       	std	Y+7, r24	; 0x07
    17c8:	98 87       	std	Y+8, r25	; 0x08
    17ca:	a9 87       	std	Y+9, r26	; 0x09
    17cc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    17ce:	6f 81       	ldd	r22, Y+7	; 0x07
    17d0:	78 85       	ldd	r23, Y+8	; 0x08
    17d2:	89 85       	ldd	r24, Y+9	; 0x09
    17d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    17d6:	20 e0       	ldi	r18, 0x00	; 0
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	40 e8       	ldi	r20, 0x80	; 128
    17dc:	5f e3       	ldi	r21, 0x3F	; 63
    17de:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    17e2:	88 23       	and	r24, r24
    17e4:	2c f4       	brge	.+10     	; 0x17f0 <LCD_sendCommand+0x354>
		__ticks = 1;
    17e6:	81 e0       	ldi	r24, 0x01	; 1
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	9e 83       	std	Y+6, r25	; 0x06
    17ec:	8d 83       	std	Y+5, r24	; 0x05
    17ee:	3f c0       	rjmp	.+126    	; 0x186e <LCD_sendCommand+0x3d2>
	else if (__tmp > 65535)
    17f0:	6f 81       	ldd	r22, Y+7	; 0x07
    17f2:	78 85       	ldd	r23, Y+8	; 0x08
    17f4:	89 85       	ldd	r24, Y+9	; 0x09
    17f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    17f8:	20 e0       	ldi	r18, 0x00	; 0
    17fa:	3f ef       	ldi	r19, 0xFF	; 255
    17fc:	4f e7       	ldi	r20, 0x7F	; 127
    17fe:	57 e4       	ldi	r21, 0x47	; 71
    1800:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1804:	18 16       	cp	r1, r24
    1806:	4c f5       	brge	.+82     	; 0x185a <LCD_sendCommand+0x3be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1808:	6b 85       	ldd	r22, Y+11	; 0x0b
    180a:	7c 85       	ldd	r23, Y+12	; 0x0c
    180c:	8d 85       	ldd	r24, Y+13	; 0x0d
    180e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1810:	20 e0       	ldi	r18, 0x00	; 0
    1812:	30 e0       	ldi	r19, 0x00	; 0
    1814:	40 e2       	ldi	r20, 0x20	; 32
    1816:	51 e4       	ldi	r21, 0x41	; 65
    1818:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    181c:	dc 01       	movw	r26, r24
    181e:	cb 01       	movw	r24, r22
    1820:	bc 01       	movw	r22, r24
    1822:	cd 01       	movw	r24, r26
    1824:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1828:	dc 01       	movw	r26, r24
    182a:	cb 01       	movw	r24, r22
    182c:	9e 83       	std	Y+6, r25	; 0x06
    182e:	8d 83       	std	Y+5, r24	; 0x05
    1830:	0f c0       	rjmp	.+30     	; 0x1850 <LCD_sendCommand+0x3b4>
    1832:	89 e1       	ldi	r24, 0x19	; 25
    1834:	90 e0       	ldi	r25, 0x00	; 0
    1836:	9c 83       	std	Y+4, r25	; 0x04
    1838:	8b 83       	std	Y+3, r24	; 0x03
    183a:	8b 81       	ldd	r24, Y+3	; 0x03
    183c:	9c 81       	ldd	r25, Y+4	; 0x04
    183e:	01 97       	sbiw	r24, 0x01	; 1
    1840:	f1 f7       	brne	.-4      	; 0x183e <LCD_sendCommand+0x3a2>
    1842:	9c 83       	std	Y+4, r25	; 0x04
    1844:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1846:	8d 81       	ldd	r24, Y+5	; 0x05
    1848:	9e 81       	ldd	r25, Y+6	; 0x06
    184a:	01 97       	sbiw	r24, 0x01	; 1
    184c:	9e 83       	std	Y+6, r25	; 0x06
    184e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1850:	8d 81       	ldd	r24, Y+5	; 0x05
    1852:	9e 81       	ldd	r25, Y+6	; 0x06
    1854:	00 97       	sbiw	r24, 0x00	; 0
    1856:	69 f7       	brne	.-38     	; 0x1832 <LCD_sendCommand+0x396>
    1858:	14 c0       	rjmp	.+40     	; 0x1882 <LCD_sendCommand+0x3e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    185a:	6f 81       	ldd	r22, Y+7	; 0x07
    185c:	78 85       	ldd	r23, Y+8	; 0x08
    185e:	89 85       	ldd	r24, Y+9	; 0x09
    1860:	9a 85       	ldd	r25, Y+10	; 0x0a
    1862:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1866:	dc 01       	movw	r26, r24
    1868:	cb 01       	movw	r24, r22
    186a:	9e 83       	std	Y+6, r25	; 0x06
    186c:	8d 83       	std	Y+5, r24	; 0x05
    186e:	8d 81       	ldd	r24, Y+5	; 0x05
    1870:	9e 81       	ldd	r25, Y+6	; 0x06
    1872:	9a 83       	std	Y+2, r25	; 0x02
    1874:	89 83       	std	Y+1, r24	; 0x01
    1876:	89 81       	ldd	r24, Y+1	; 0x01
    1878:	9a 81       	ldd	r25, Y+2	; 0x02
    187a:	01 97       	sbiw	r24, 0x01	; 1
    187c:	f1 f7       	brne	.-4      	; 0x187a <LCD_sendCommand+0x3de>
    187e:	9a 83       	std	Y+2, r25	; 0x02
    1880:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif

}
    1882:	e9 96       	adiw	r28, 0x39	; 57
    1884:	0f b6       	in	r0, 0x3f	; 63
    1886:	f8 94       	cli
    1888:	de bf       	out	0x3e, r29	; 62
    188a:	0f be       	out	0x3f, r0	; 63
    188c:	cd bf       	out	0x3d, r28	; 61
    188e:	cf 91       	pop	r28
    1890:	df 91       	pop	r29
    1892:	08 95       	ret

00001894 <LCD_displayCharacter>:

/*
 * Description: Function to send and display a character on LCD
 */
void LCD_displayCharacter(uint8 a_data)
{
    1894:	df 93       	push	r29
    1896:	cf 93       	push	r28
    1898:	cd b7       	in	r28, 0x3d	; 61
    189a:	de b7       	in	r29, 0x3e	; 62
    189c:	e9 97       	sbiw	r28, 0x39	; 57
    189e:	0f b6       	in	r0, 0x3f	; 63
    18a0:	f8 94       	cli
    18a2:	de bf       	out	0x3e, r29	; 62
    18a4:	0f be       	out	0x3f, r0	; 63
    18a6:	cd bf       	out	0x3d, r28	; 61
    18a8:	89 af       	std	Y+57, r24	; 0x39
	/* commands flow from AC Characteristics in Datasheet */

	SET_BIT(LCD_CTRL_PORT,RS); /* Data Mode RS=1 */
    18aa:	a2 e3       	ldi	r26, 0x32	; 50
    18ac:	b0 e0       	ldi	r27, 0x00	; 0
    18ae:	e2 e3       	ldi	r30, 0x32	; 50
    18b0:	f0 e0       	ldi	r31, 0x00	; 0
    18b2:	80 81       	ld	r24, Z
    18b4:	80 62       	ori	r24, 0x20	; 32
    18b6:	8c 93       	st	X, r24
	CLEAR_BIT(LCD_CTRL_PORT,RW); /* write data to LCD so RW=0 */
    18b8:	a2 e3       	ldi	r26, 0x32	; 50
    18ba:	b0 e0       	ldi	r27, 0x00	; 0
    18bc:	e2 e3       	ldi	r30, 0x32	; 50
    18be:	f0 e0       	ldi	r31, 0x00	; 0
    18c0:	80 81       	ld	r24, Z
    18c2:	8f 7b       	andi	r24, 0xBF	; 191
    18c4:	8c 93       	st	X, r24
    18c6:	80 e0       	ldi	r24, 0x00	; 0
    18c8:	90 e0       	ldi	r25, 0x00	; 0
    18ca:	a0 e8       	ldi	r26, 0x80	; 128
    18cc:	bf e3       	ldi	r27, 0x3F	; 63
    18ce:	8d ab       	std	Y+53, r24	; 0x35
    18d0:	9e ab       	std	Y+54, r25	; 0x36
    18d2:	af ab       	std	Y+55, r26	; 0x37
    18d4:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18d6:	6d a9       	ldd	r22, Y+53	; 0x35
    18d8:	7e a9       	ldd	r23, Y+54	; 0x36
    18da:	8f a9       	ldd	r24, Y+55	; 0x37
    18dc:	98 ad       	ldd	r25, Y+56	; 0x38
    18de:	20 e0       	ldi	r18, 0x00	; 0
    18e0:	30 e0       	ldi	r19, 0x00	; 0
    18e2:	4a e7       	ldi	r20, 0x7A	; 122
    18e4:	53 e4       	ldi	r21, 0x43	; 67
    18e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18ea:	dc 01       	movw	r26, r24
    18ec:	cb 01       	movw	r24, r22
    18ee:	89 ab       	std	Y+49, r24	; 0x31
    18f0:	9a ab       	std	Y+50, r25	; 0x32
    18f2:	ab ab       	std	Y+51, r26	; 0x33
    18f4:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    18f6:	69 a9       	ldd	r22, Y+49	; 0x31
    18f8:	7a a9       	ldd	r23, Y+50	; 0x32
    18fa:	8b a9       	ldd	r24, Y+51	; 0x33
    18fc:	9c a9       	ldd	r25, Y+52	; 0x34
    18fe:	20 e0       	ldi	r18, 0x00	; 0
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	40 e8       	ldi	r20, 0x80	; 128
    1904:	5f e3       	ldi	r21, 0x3F	; 63
    1906:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    190a:	88 23       	and	r24, r24
    190c:	2c f4       	brge	.+10     	; 0x1918 <LCD_displayCharacter+0x84>
		__ticks = 1;
    190e:	81 e0       	ldi	r24, 0x01	; 1
    1910:	90 e0       	ldi	r25, 0x00	; 0
    1912:	98 ab       	std	Y+48, r25	; 0x30
    1914:	8f a7       	std	Y+47, r24	; 0x2f
    1916:	3f c0       	rjmp	.+126    	; 0x1996 <LCD_displayCharacter+0x102>
	else if (__tmp > 65535)
    1918:	69 a9       	ldd	r22, Y+49	; 0x31
    191a:	7a a9       	ldd	r23, Y+50	; 0x32
    191c:	8b a9       	ldd	r24, Y+51	; 0x33
    191e:	9c a9       	ldd	r25, Y+52	; 0x34
    1920:	20 e0       	ldi	r18, 0x00	; 0
    1922:	3f ef       	ldi	r19, 0xFF	; 255
    1924:	4f e7       	ldi	r20, 0x7F	; 127
    1926:	57 e4       	ldi	r21, 0x47	; 71
    1928:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    192c:	18 16       	cp	r1, r24
    192e:	4c f5       	brge	.+82     	; 0x1982 <LCD_displayCharacter+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1930:	6d a9       	ldd	r22, Y+53	; 0x35
    1932:	7e a9       	ldd	r23, Y+54	; 0x36
    1934:	8f a9       	ldd	r24, Y+55	; 0x37
    1936:	98 ad       	ldd	r25, Y+56	; 0x38
    1938:	20 e0       	ldi	r18, 0x00	; 0
    193a:	30 e0       	ldi	r19, 0x00	; 0
    193c:	40 e2       	ldi	r20, 0x20	; 32
    193e:	51 e4       	ldi	r21, 0x41	; 65
    1940:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1944:	dc 01       	movw	r26, r24
    1946:	cb 01       	movw	r24, r22
    1948:	bc 01       	movw	r22, r24
    194a:	cd 01       	movw	r24, r26
    194c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1950:	dc 01       	movw	r26, r24
    1952:	cb 01       	movw	r24, r22
    1954:	98 ab       	std	Y+48, r25	; 0x30
    1956:	8f a7       	std	Y+47, r24	; 0x2f
    1958:	0f c0       	rjmp	.+30     	; 0x1978 <LCD_displayCharacter+0xe4>
    195a:	89 e1       	ldi	r24, 0x19	; 25
    195c:	90 e0       	ldi	r25, 0x00	; 0
    195e:	9e a7       	std	Y+46, r25	; 0x2e
    1960:	8d a7       	std	Y+45, r24	; 0x2d
    1962:	8d a5       	ldd	r24, Y+45	; 0x2d
    1964:	9e a5       	ldd	r25, Y+46	; 0x2e
    1966:	01 97       	sbiw	r24, 0x01	; 1
    1968:	f1 f7       	brne	.-4      	; 0x1966 <LCD_displayCharacter+0xd2>
    196a:	9e a7       	std	Y+46, r25	; 0x2e
    196c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    196e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1970:	98 a9       	ldd	r25, Y+48	; 0x30
    1972:	01 97       	sbiw	r24, 0x01	; 1
    1974:	98 ab       	std	Y+48, r25	; 0x30
    1976:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1978:	8f a5       	ldd	r24, Y+47	; 0x2f
    197a:	98 a9       	ldd	r25, Y+48	; 0x30
    197c:	00 97       	sbiw	r24, 0x00	; 0
    197e:	69 f7       	brne	.-38     	; 0x195a <LCD_displayCharacter+0xc6>
    1980:	14 c0       	rjmp	.+40     	; 0x19aa <LCD_displayCharacter+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1982:	69 a9       	ldd	r22, Y+49	; 0x31
    1984:	7a a9       	ldd	r23, Y+50	; 0x32
    1986:	8b a9       	ldd	r24, Y+51	; 0x33
    1988:	9c a9       	ldd	r25, Y+52	; 0x34
    198a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    198e:	dc 01       	movw	r26, r24
    1990:	cb 01       	movw	r24, r22
    1992:	98 ab       	std	Y+48, r25	; 0x30
    1994:	8f a7       	std	Y+47, r24	; 0x2f
    1996:	8f a5       	ldd	r24, Y+47	; 0x2f
    1998:	98 a9       	ldd	r25, Y+48	; 0x30
    199a:	9c a7       	std	Y+44, r25	; 0x2c
    199c:	8b a7       	std	Y+43, r24	; 0x2b
    199e:	8b a5       	ldd	r24, Y+43	; 0x2b
    19a0:	9c a5       	ldd	r25, Y+44	; 0x2c
    19a2:	01 97       	sbiw	r24, 0x01	; 1
    19a4:	f1 f7       	brne	.-4      	; 0x19a2 <LCD_displayCharacter+0x10e>
    19a6:	9c a7       	std	Y+44, r25	; 0x2c
    19a8:	8b a7       	std	Y+43, r24	; 0x2b

/*********************** Sending Data  ****************************/

	_delay_ms(1); /* delay for processing Tas = 50ns */
	SET_BIT(LCD_CTRL_PORT,E); /* Enable LCD E=1 */
    19aa:	a2 e3       	ldi	r26, 0x32	; 50
    19ac:	b0 e0       	ldi	r27, 0x00	; 0
    19ae:	e2 e3       	ldi	r30, 0x32	; 50
    19b0:	f0 e0       	ldi	r31, 0x00	; 0
    19b2:	80 81       	ld	r24, Z
    19b4:	80 68       	ori	r24, 0x80	; 128
    19b6:	8c 93       	st	X, r24
    19b8:	80 e0       	ldi	r24, 0x00	; 0
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	a0 e8       	ldi	r26, 0x80	; 128
    19be:	bf e3       	ldi	r27, 0x3F	; 63
    19c0:	8f a3       	std	Y+39, r24	; 0x27
    19c2:	98 a7       	std	Y+40, r25	; 0x28
    19c4:	a9 a7       	std	Y+41, r26	; 0x29
    19c6:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19c8:	6f a1       	ldd	r22, Y+39	; 0x27
    19ca:	78 a5       	ldd	r23, Y+40	; 0x28
    19cc:	89 a5       	ldd	r24, Y+41	; 0x29
    19ce:	9a a5       	ldd	r25, Y+42	; 0x2a
    19d0:	20 e0       	ldi	r18, 0x00	; 0
    19d2:	30 e0       	ldi	r19, 0x00	; 0
    19d4:	4a e7       	ldi	r20, 0x7A	; 122
    19d6:	53 e4       	ldi	r21, 0x43	; 67
    19d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19dc:	dc 01       	movw	r26, r24
    19de:	cb 01       	movw	r24, r22
    19e0:	8b a3       	std	Y+35, r24	; 0x23
    19e2:	9c a3       	std	Y+36, r25	; 0x24
    19e4:	ad a3       	std	Y+37, r26	; 0x25
    19e6:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    19e8:	6b a1       	ldd	r22, Y+35	; 0x23
    19ea:	7c a1       	ldd	r23, Y+36	; 0x24
    19ec:	8d a1       	ldd	r24, Y+37	; 0x25
    19ee:	9e a1       	ldd	r25, Y+38	; 0x26
    19f0:	20 e0       	ldi	r18, 0x00	; 0
    19f2:	30 e0       	ldi	r19, 0x00	; 0
    19f4:	40 e8       	ldi	r20, 0x80	; 128
    19f6:	5f e3       	ldi	r21, 0x3F	; 63
    19f8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    19fc:	88 23       	and	r24, r24
    19fe:	2c f4       	brge	.+10     	; 0x1a0a <LCD_displayCharacter+0x176>
		__ticks = 1;
    1a00:	81 e0       	ldi	r24, 0x01	; 1
    1a02:	90 e0       	ldi	r25, 0x00	; 0
    1a04:	9a a3       	std	Y+34, r25	; 0x22
    1a06:	89 a3       	std	Y+33, r24	; 0x21
    1a08:	3f c0       	rjmp	.+126    	; 0x1a88 <LCD_displayCharacter+0x1f4>
	else if (__tmp > 65535)
    1a0a:	6b a1       	ldd	r22, Y+35	; 0x23
    1a0c:	7c a1       	ldd	r23, Y+36	; 0x24
    1a0e:	8d a1       	ldd	r24, Y+37	; 0x25
    1a10:	9e a1       	ldd	r25, Y+38	; 0x26
    1a12:	20 e0       	ldi	r18, 0x00	; 0
    1a14:	3f ef       	ldi	r19, 0xFF	; 255
    1a16:	4f e7       	ldi	r20, 0x7F	; 127
    1a18:	57 e4       	ldi	r21, 0x47	; 71
    1a1a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1a1e:	18 16       	cp	r1, r24
    1a20:	4c f5       	brge	.+82     	; 0x1a74 <LCD_displayCharacter+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a22:	6f a1       	ldd	r22, Y+39	; 0x27
    1a24:	78 a5       	ldd	r23, Y+40	; 0x28
    1a26:	89 a5       	ldd	r24, Y+41	; 0x29
    1a28:	9a a5       	ldd	r25, Y+42	; 0x2a
    1a2a:	20 e0       	ldi	r18, 0x00	; 0
    1a2c:	30 e0       	ldi	r19, 0x00	; 0
    1a2e:	40 e2       	ldi	r20, 0x20	; 32
    1a30:	51 e4       	ldi	r21, 0x41	; 65
    1a32:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a36:	dc 01       	movw	r26, r24
    1a38:	cb 01       	movw	r24, r22
    1a3a:	bc 01       	movw	r22, r24
    1a3c:	cd 01       	movw	r24, r26
    1a3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a42:	dc 01       	movw	r26, r24
    1a44:	cb 01       	movw	r24, r22
    1a46:	9a a3       	std	Y+34, r25	; 0x22
    1a48:	89 a3       	std	Y+33, r24	; 0x21
    1a4a:	0f c0       	rjmp	.+30     	; 0x1a6a <LCD_displayCharacter+0x1d6>
    1a4c:	89 e1       	ldi	r24, 0x19	; 25
    1a4e:	90 e0       	ldi	r25, 0x00	; 0
    1a50:	98 a3       	std	Y+32, r25	; 0x20
    1a52:	8f 8f       	std	Y+31, r24	; 0x1f
    1a54:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a56:	98 a1       	ldd	r25, Y+32	; 0x20
    1a58:	01 97       	sbiw	r24, 0x01	; 1
    1a5a:	f1 f7       	brne	.-4      	; 0x1a58 <LCD_displayCharacter+0x1c4>
    1a5c:	98 a3       	std	Y+32, r25	; 0x20
    1a5e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a60:	89 a1       	ldd	r24, Y+33	; 0x21
    1a62:	9a a1       	ldd	r25, Y+34	; 0x22
    1a64:	01 97       	sbiw	r24, 0x01	; 1
    1a66:	9a a3       	std	Y+34, r25	; 0x22
    1a68:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a6a:	89 a1       	ldd	r24, Y+33	; 0x21
    1a6c:	9a a1       	ldd	r25, Y+34	; 0x22
    1a6e:	00 97       	sbiw	r24, 0x00	; 0
    1a70:	69 f7       	brne	.-38     	; 0x1a4c <LCD_displayCharacter+0x1b8>
    1a72:	14 c0       	rjmp	.+40     	; 0x1a9c <LCD_displayCharacter+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a74:	6b a1       	ldd	r22, Y+35	; 0x23
    1a76:	7c a1       	ldd	r23, Y+36	; 0x24
    1a78:	8d a1       	ldd	r24, Y+37	; 0x25
    1a7a:	9e a1       	ldd	r25, Y+38	; 0x26
    1a7c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a80:	dc 01       	movw	r26, r24
    1a82:	cb 01       	movw	r24, r22
    1a84:	9a a3       	std	Y+34, r25	; 0x22
    1a86:	89 a3       	std	Y+33, r24	; 0x21
    1a88:	89 a1       	ldd	r24, Y+33	; 0x21
    1a8a:	9a a1       	ldd	r25, Y+34	; 0x22
    1a8c:	9e 8f       	std	Y+30, r25	; 0x1e
    1a8e:	8d 8f       	std	Y+29, r24	; 0x1d
    1a90:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1a92:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1a94:	01 97       	sbiw	r24, 0x01	; 1
    1a96:	f1 f7       	brne	.-4      	; 0x1a94 <LCD_displayCharacter+0x200>
    1a98:	9e 8f       	std	Y+30, r25	; 0x1e
    1a9a:	8d 8f       	std	Y+29, r24	; 0x1d
/*********************** Sending Data DONE  ***********************/

	/* Commands flow with 8-bits Mode*/
#elif (DATA_BITS_MODE == 8)

	LCD_DATA_PORT = a_data; /* out the required data to the data bus D0 --> D7 */
    1a9c:	e8 e3       	ldi	r30, 0x38	; 56
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	89 ad       	ldd	r24, Y+57	; 0x39
    1aa2:	80 83       	st	Z, r24
    1aa4:	80 e0       	ldi	r24, 0x00	; 0
    1aa6:	90 e0       	ldi	r25, 0x00	; 0
    1aa8:	a0 e8       	ldi	r26, 0x80	; 128
    1aaa:	bf e3       	ldi	r27, 0x3F	; 63
    1aac:	89 8f       	std	Y+25, r24	; 0x19
    1aae:	9a 8f       	std	Y+26, r25	; 0x1a
    1ab0:	ab 8f       	std	Y+27, r26	; 0x1b
    1ab2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ab4:	69 8d       	ldd	r22, Y+25	; 0x19
    1ab6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1ab8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1aba:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1abc:	20 e0       	ldi	r18, 0x00	; 0
    1abe:	30 e0       	ldi	r19, 0x00	; 0
    1ac0:	4a e7       	ldi	r20, 0x7A	; 122
    1ac2:	53 e4       	ldi	r21, 0x43	; 67
    1ac4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ac8:	dc 01       	movw	r26, r24
    1aca:	cb 01       	movw	r24, r22
    1acc:	8d 8b       	std	Y+21, r24	; 0x15
    1ace:	9e 8b       	std	Y+22, r25	; 0x16
    1ad0:	af 8b       	std	Y+23, r26	; 0x17
    1ad2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1ad4:	6d 89       	ldd	r22, Y+21	; 0x15
    1ad6:	7e 89       	ldd	r23, Y+22	; 0x16
    1ad8:	8f 89       	ldd	r24, Y+23	; 0x17
    1ada:	98 8d       	ldd	r25, Y+24	; 0x18
    1adc:	20 e0       	ldi	r18, 0x00	; 0
    1ade:	30 e0       	ldi	r19, 0x00	; 0
    1ae0:	40 e8       	ldi	r20, 0x80	; 128
    1ae2:	5f e3       	ldi	r21, 0x3F	; 63
    1ae4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ae8:	88 23       	and	r24, r24
    1aea:	2c f4       	brge	.+10     	; 0x1af6 <LCD_displayCharacter+0x262>
		__ticks = 1;
    1aec:	81 e0       	ldi	r24, 0x01	; 1
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	9c 8b       	std	Y+20, r25	; 0x14
    1af2:	8b 8b       	std	Y+19, r24	; 0x13
    1af4:	3f c0       	rjmp	.+126    	; 0x1b74 <LCD_displayCharacter+0x2e0>
	else if (__tmp > 65535)
    1af6:	6d 89       	ldd	r22, Y+21	; 0x15
    1af8:	7e 89       	ldd	r23, Y+22	; 0x16
    1afa:	8f 89       	ldd	r24, Y+23	; 0x17
    1afc:	98 8d       	ldd	r25, Y+24	; 0x18
    1afe:	20 e0       	ldi	r18, 0x00	; 0
    1b00:	3f ef       	ldi	r19, 0xFF	; 255
    1b02:	4f e7       	ldi	r20, 0x7F	; 127
    1b04:	57 e4       	ldi	r21, 0x47	; 71
    1b06:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b0a:	18 16       	cp	r1, r24
    1b0c:	4c f5       	brge	.+82     	; 0x1b60 <LCD_displayCharacter+0x2cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b0e:	69 8d       	ldd	r22, Y+25	; 0x19
    1b10:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b12:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b14:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b16:	20 e0       	ldi	r18, 0x00	; 0
    1b18:	30 e0       	ldi	r19, 0x00	; 0
    1b1a:	40 e2       	ldi	r20, 0x20	; 32
    1b1c:	51 e4       	ldi	r21, 0x41	; 65
    1b1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b22:	dc 01       	movw	r26, r24
    1b24:	cb 01       	movw	r24, r22
    1b26:	bc 01       	movw	r22, r24
    1b28:	cd 01       	movw	r24, r26
    1b2a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b2e:	dc 01       	movw	r26, r24
    1b30:	cb 01       	movw	r24, r22
    1b32:	9c 8b       	std	Y+20, r25	; 0x14
    1b34:	8b 8b       	std	Y+19, r24	; 0x13
    1b36:	0f c0       	rjmp	.+30     	; 0x1b56 <LCD_displayCharacter+0x2c2>
    1b38:	89 e1       	ldi	r24, 0x19	; 25
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	9a 8b       	std	Y+18, r25	; 0x12
    1b3e:	89 8b       	std	Y+17, r24	; 0x11
    1b40:	89 89       	ldd	r24, Y+17	; 0x11
    1b42:	9a 89       	ldd	r25, Y+18	; 0x12
    1b44:	01 97       	sbiw	r24, 0x01	; 1
    1b46:	f1 f7       	brne	.-4      	; 0x1b44 <LCD_displayCharacter+0x2b0>
    1b48:	9a 8b       	std	Y+18, r25	; 0x12
    1b4a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b4c:	8b 89       	ldd	r24, Y+19	; 0x13
    1b4e:	9c 89       	ldd	r25, Y+20	; 0x14
    1b50:	01 97       	sbiw	r24, 0x01	; 1
    1b52:	9c 8b       	std	Y+20, r25	; 0x14
    1b54:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b56:	8b 89       	ldd	r24, Y+19	; 0x13
    1b58:	9c 89       	ldd	r25, Y+20	; 0x14
    1b5a:	00 97       	sbiw	r24, 0x00	; 0
    1b5c:	69 f7       	brne	.-38     	; 0x1b38 <LCD_displayCharacter+0x2a4>
    1b5e:	14 c0       	rjmp	.+40     	; 0x1b88 <LCD_displayCharacter+0x2f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b60:	6d 89       	ldd	r22, Y+21	; 0x15
    1b62:	7e 89       	ldd	r23, Y+22	; 0x16
    1b64:	8f 89       	ldd	r24, Y+23	; 0x17
    1b66:	98 8d       	ldd	r25, Y+24	; 0x18
    1b68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b6c:	dc 01       	movw	r26, r24
    1b6e:	cb 01       	movw	r24, r22
    1b70:	9c 8b       	std	Y+20, r25	; 0x14
    1b72:	8b 8b       	std	Y+19, r24	; 0x13
    1b74:	8b 89       	ldd	r24, Y+19	; 0x13
    1b76:	9c 89       	ldd	r25, Y+20	; 0x14
    1b78:	98 8b       	std	Y+16, r25	; 0x10
    1b7a:	8f 87       	std	Y+15, r24	; 0x0f
    1b7c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b7e:	98 89       	ldd	r25, Y+16	; 0x10
    1b80:	01 97       	sbiw	r24, 0x01	; 1
    1b82:	f1 f7       	brne	.-4      	; 0x1b80 <LCD_displayCharacter+0x2ec>
    1b84:	98 8b       	std	Y+16, r25	; 0x10
    1b86:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	CLEAR_BIT(LCD_CTRL_PORT,E); /* disable LCD E=0 */
    1b88:	a2 e3       	ldi	r26, 0x32	; 50
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	e2 e3       	ldi	r30, 0x32	; 50
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	80 81       	ld	r24, Z
    1b92:	8f 77       	andi	r24, 0x7F	; 127
    1b94:	8c 93       	st	X, r24
    1b96:	80 e0       	ldi	r24, 0x00	; 0
    1b98:	90 e0       	ldi	r25, 0x00	; 0
    1b9a:	a0 e8       	ldi	r26, 0x80	; 128
    1b9c:	bf e3       	ldi	r27, 0x3F	; 63
    1b9e:	8b 87       	std	Y+11, r24	; 0x0b
    1ba0:	9c 87       	std	Y+12, r25	; 0x0c
    1ba2:	ad 87       	std	Y+13, r26	; 0x0d
    1ba4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ba6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ba8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1baa:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bac:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bae:	20 e0       	ldi	r18, 0x00	; 0
    1bb0:	30 e0       	ldi	r19, 0x00	; 0
    1bb2:	4a e7       	ldi	r20, 0x7A	; 122
    1bb4:	53 e4       	ldi	r21, 0x43	; 67
    1bb6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bba:	dc 01       	movw	r26, r24
    1bbc:	cb 01       	movw	r24, r22
    1bbe:	8f 83       	std	Y+7, r24	; 0x07
    1bc0:	98 87       	std	Y+8, r25	; 0x08
    1bc2:	a9 87       	std	Y+9, r26	; 0x09
    1bc4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1bc6:	6f 81       	ldd	r22, Y+7	; 0x07
    1bc8:	78 85       	ldd	r23, Y+8	; 0x08
    1bca:	89 85       	ldd	r24, Y+9	; 0x09
    1bcc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bce:	20 e0       	ldi	r18, 0x00	; 0
    1bd0:	30 e0       	ldi	r19, 0x00	; 0
    1bd2:	40 e8       	ldi	r20, 0x80	; 128
    1bd4:	5f e3       	ldi	r21, 0x3F	; 63
    1bd6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1bda:	88 23       	and	r24, r24
    1bdc:	2c f4       	brge	.+10     	; 0x1be8 <LCD_displayCharacter+0x354>
		__ticks = 1;
    1bde:	81 e0       	ldi	r24, 0x01	; 1
    1be0:	90 e0       	ldi	r25, 0x00	; 0
    1be2:	9e 83       	std	Y+6, r25	; 0x06
    1be4:	8d 83       	std	Y+5, r24	; 0x05
    1be6:	3f c0       	rjmp	.+126    	; 0x1c66 <LCD_displayCharacter+0x3d2>
	else if (__tmp > 65535)
    1be8:	6f 81       	ldd	r22, Y+7	; 0x07
    1bea:	78 85       	ldd	r23, Y+8	; 0x08
    1bec:	89 85       	ldd	r24, Y+9	; 0x09
    1bee:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bf0:	20 e0       	ldi	r18, 0x00	; 0
    1bf2:	3f ef       	ldi	r19, 0xFF	; 255
    1bf4:	4f e7       	ldi	r20, 0x7F	; 127
    1bf6:	57 e4       	ldi	r21, 0x47	; 71
    1bf8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1bfc:	18 16       	cp	r1, r24
    1bfe:	4c f5       	brge	.+82     	; 0x1c52 <LCD_displayCharacter+0x3be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c00:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c02:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c04:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c06:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c08:	20 e0       	ldi	r18, 0x00	; 0
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	40 e2       	ldi	r20, 0x20	; 32
    1c0e:	51 e4       	ldi	r21, 0x41	; 65
    1c10:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c14:	dc 01       	movw	r26, r24
    1c16:	cb 01       	movw	r24, r22
    1c18:	bc 01       	movw	r22, r24
    1c1a:	cd 01       	movw	r24, r26
    1c1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c20:	dc 01       	movw	r26, r24
    1c22:	cb 01       	movw	r24, r22
    1c24:	9e 83       	std	Y+6, r25	; 0x06
    1c26:	8d 83       	std	Y+5, r24	; 0x05
    1c28:	0f c0       	rjmp	.+30     	; 0x1c48 <LCD_displayCharacter+0x3b4>
    1c2a:	89 e1       	ldi	r24, 0x19	; 25
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	9c 83       	std	Y+4, r25	; 0x04
    1c30:	8b 83       	std	Y+3, r24	; 0x03
    1c32:	8b 81       	ldd	r24, Y+3	; 0x03
    1c34:	9c 81       	ldd	r25, Y+4	; 0x04
    1c36:	01 97       	sbiw	r24, 0x01	; 1
    1c38:	f1 f7       	brne	.-4      	; 0x1c36 <LCD_displayCharacter+0x3a2>
    1c3a:	9c 83       	std	Y+4, r25	; 0x04
    1c3c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c3e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c40:	9e 81       	ldd	r25, Y+6	; 0x06
    1c42:	01 97       	sbiw	r24, 0x01	; 1
    1c44:	9e 83       	std	Y+6, r25	; 0x06
    1c46:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c48:	8d 81       	ldd	r24, Y+5	; 0x05
    1c4a:	9e 81       	ldd	r25, Y+6	; 0x06
    1c4c:	00 97       	sbiw	r24, 0x00	; 0
    1c4e:	69 f7       	brne	.-38     	; 0x1c2a <LCD_displayCharacter+0x396>
    1c50:	14 c0       	rjmp	.+40     	; 0x1c7a <LCD_displayCharacter+0x3e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c52:	6f 81       	ldd	r22, Y+7	; 0x07
    1c54:	78 85       	ldd	r23, Y+8	; 0x08
    1c56:	89 85       	ldd	r24, Y+9	; 0x09
    1c58:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c5e:	dc 01       	movw	r26, r24
    1c60:	cb 01       	movw	r24, r22
    1c62:	9e 83       	std	Y+6, r25	; 0x06
    1c64:	8d 83       	std	Y+5, r24	; 0x05
    1c66:	8d 81       	ldd	r24, Y+5	; 0x05
    1c68:	9e 81       	ldd	r25, Y+6	; 0x06
    1c6a:	9a 83       	std	Y+2, r25	; 0x02
    1c6c:	89 83       	std	Y+1, r24	; 0x01
    1c6e:	89 81       	ldd	r24, Y+1	; 0x01
    1c70:	9a 81       	ldd	r25, Y+2	; 0x02
    1c72:	01 97       	sbiw	r24, 0x01	; 1
    1c74:	f1 f7       	brne	.-4      	; 0x1c72 <LCD_displayCharacter+0x3de>
    1c76:	9a 83       	std	Y+2, r25	; 0x02
    1c78:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif
}
    1c7a:	e9 96       	adiw	r28, 0x39	; 57
    1c7c:	0f b6       	in	r0, 0x3f	; 63
    1c7e:	f8 94       	cli
    1c80:	de bf       	out	0x3e, r29	; 62
    1c82:	0f be       	out	0x3f, r0	; 63
    1c84:	cd bf       	out	0x3d, r28	; 61
    1c86:	cf 91       	pop	r28
    1c88:	df 91       	pop	r29
    1c8a:	08 95       	ret

00001c8c <LCD_displayString>:

/*
 * Description: Function to display string on LCD
 */
void LCD_displayString(const char *Str_ptr)
{
    1c8c:	df 93       	push	r29
    1c8e:	cf 93       	push	r28
    1c90:	00 d0       	rcall	.+0      	; 0x1c92 <LCD_displayString+0x6>
    1c92:	cd b7       	in	r28, 0x3d	; 61
    1c94:	de b7       	in	r29, 0x3e	; 62
    1c96:	9a 83       	std	Y+2, r25	; 0x02
    1c98:	89 83       	std	Y+1, r24	; 0x01
    1c9a:	0a c0       	rjmp	.+20     	; 0x1cb0 <LCD_displayString+0x24>
	while((*Str_ptr) != '\0')
	{
		/* Send String Character by Character */
		LCD_displayCharacter(*Str_ptr);
    1c9c:	e9 81       	ldd	r30, Y+1	; 0x01
    1c9e:	fa 81       	ldd	r31, Y+2	; 0x02
    1ca0:	80 81       	ld	r24, Z
    1ca2:	0e 94 4a 0c 	call	0x1894	; 0x1894 <LCD_displayCharacter>
		Str_ptr++;
    1ca6:	89 81       	ldd	r24, Y+1	; 0x01
    1ca8:	9a 81       	ldd	r25, Y+2	; 0x02
    1caa:	01 96       	adiw	r24, 0x01	; 1
    1cac:	9a 83       	std	Y+2, r25	; 0x02
    1cae:	89 83       	std	Y+1, r24	; 0x01
/*
 * Description: Function to display string on LCD
 */
void LCD_displayString(const char *Str_ptr)
{
	while((*Str_ptr) != '\0')
    1cb0:	e9 81       	ldd	r30, Y+1	; 0x01
    1cb2:	fa 81       	ldd	r31, Y+2	; 0x02
    1cb4:	80 81       	ld	r24, Z
    1cb6:	88 23       	and	r24, r24
    1cb8:	89 f7       	brne	.-30     	; 0x1c9c <LCD_displayString+0x10>
	{
		/* Send String Character by Character */
		LCD_displayCharacter(*Str_ptr);
		Str_ptr++;
	}		
}
    1cba:	0f 90       	pop	r0
    1cbc:	0f 90       	pop	r0
    1cbe:	cf 91       	pop	r28
    1cc0:	df 91       	pop	r29
    1cc2:	08 95       	ret

00001cc4 <LCD_goToRowColumn>:

/*
 * Description: Function to set Cursor at specific row and column
 */
void LCD_goToRowColumn(uint8 a_row,uint8 a_col)
{
    1cc4:	df 93       	push	r29
    1cc6:	cf 93       	push	r28
    1cc8:	00 d0       	rcall	.+0      	; 0x1cca <LCD_goToRowColumn+0x6>
    1cca:	00 d0       	rcall	.+0      	; 0x1ccc <LCD_goToRowColumn+0x8>
    1ccc:	0f 92       	push	r0
    1cce:	cd b7       	in	r28, 0x3d	; 61
    1cd0:	de b7       	in	r29, 0x3e	; 62
    1cd2:	8a 83       	std	Y+2, r24	; 0x02
    1cd4:	6b 83       	std	Y+3, r22	; 0x03
	uint8 a_address;
	
	/* first of all calculate the required address */
	switch(a_row)
    1cd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1cd8:	28 2f       	mov	r18, r24
    1cda:	30 e0       	ldi	r19, 0x00	; 0
    1cdc:	3d 83       	std	Y+5, r19	; 0x05
    1cde:	2c 83       	std	Y+4, r18	; 0x04
    1ce0:	8c 81       	ldd	r24, Y+4	; 0x04
    1ce2:	9d 81       	ldd	r25, Y+5	; 0x05
    1ce4:	81 30       	cpi	r24, 0x01	; 1
    1ce6:	91 05       	cpc	r25, r1
    1ce8:	c1 f0       	breq	.+48     	; 0x1d1a <LCD_goToRowColumn+0x56>
    1cea:	2c 81       	ldd	r18, Y+4	; 0x04
    1cec:	3d 81       	ldd	r19, Y+5	; 0x05
    1cee:	22 30       	cpi	r18, 0x02	; 2
    1cf0:	31 05       	cpc	r19, r1
    1cf2:	2c f4       	brge	.+10     	; 0x1cfe <LCD_goToRowColumn+0x3a>
    1cf4:	8c 81       	ldd	r24, Y+4	; 0x04
    1cf6:	9d 81       	ldd	r25, Y+5	; 0x05
    1cf8:	00 97       	sbiw	r24, 0x00	; 0
    1cfa:	61 f0       	breq	.+24     	; 0x1d14 <LCD_goToRowColumn+0x50>
    1cfc:	19 c0       	rjmp	.+50     	; 0x1d30 <LCD_goToRowColumn+0x6c>
    1cfe:	2c 81       	ldd	r18, Y+4	; 0x04
    1d00:	3d 81       	ldd	r19, Y+5	; 0x05
    1d02:	22 30       	cpi	r18, 0x02	; 2
    1d04:	31 05       	cpc	r19, r1
    1d06:	69 f0       	breq	.+26     	; 0x1d22 <LCD_goToRowColumn+0x5e>
    1d08:	8c 81       	ldd	r24, Y+4	; 0x04
    1d0a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d0c:	83 30       	cpi	r24, 0x03	; 3
    1d0e:	91 05       	cpc	r25, r1
    1d10:	61 f0       	breq	.+24     	; 0x1d2a <LCD_goToRowColumn+0x66>
    1d12:	0e c0       	rjmp	.+28     	; 0x1d30 <LCD_goToRowColumn+0x6c>
	{
		case 0:
			a_address = a_col + FIRST_ROW;
    1d14:	8b 81       	ldd	r24, Y+3	; 0x03
    1d16:	89 83       	std	Y+1, r24	; 0x01
    1d18:	0b c0       	rjmp	.+22     	; 0x1d30 <LCD_goToRowColumn+0x6c>
				break;
		case 1:
			a_address = a_col + SECOND_ROW;
    1d1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d1c:	80 5c       	subi	r24, 0xC0	; 192
    1d1e:	89 83       	std	Y+1, r24	; 0x01
    1d20:	07 c0       	rjmp	.+14     	; 0x1d30 <LCD_goToRowColumn+0x6c>
				break;
		case 2:
			a_address = a_col + THIRD_ROW;
    1d22:	8b 81       	ldd	r24, Y+3	; 0x03
    1d24:	80 5f       	subi	r24, 0xF0	; 240
    1d26:	89 83       	std	Y+1, r24	; 0x01
    1d28:	03 c0       	rjmp	.+6      	; 0x1d30 <LCD_goToRowColumn+0x6c>
				break;
		case 3:
			a_address = a_col + FORTH_ROW;
    1d2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d2c:	80 5b       	subi	r24, 0xB0	; 176
    1d2e:	89 83       	std	Y+1, r24	; 0x01
				break;
	}					
	/* to write to a specific address in the LCD 
	 * we need to apply the corresponding command 0b10000000+Address */
	LCD_sendCommand(a_address | SET_CURSOR_LOCATION);
    1d30:	89 81       	ldd	r24, Y+1	; 0x01
    1d32:	80 68       	ori	r24, 0x80	; 128
    1d34:	0e 94 4e 0a 	call	0x149c	; 0x149c <LCD_sendCommand>
}
    1d38:	0f 90       	pop	r0
    1d3a:	0f 90       	pop	r0
    1d3c:	0f 90       	pop	r0
    1d3e:	0f 90       	pop	r0
    1d40:	0f 90       	pop	r0
    1d42:	cf 91       	pop	r28
    1d44:	df 91       	pop	r29
    1d46:	08 95       	ret

00001d48 <LCD_displayStringRowColumn>:

/*
 * Description: Function to display string at specific row and column
 */
void LCD_displayStringRowColumn(uint8 a_row,uint8 a_col,const char *Str_ptr)
{
    1d48:	df 93       	push	r29
    1d4a:	cf 93       	push	r28
    1d4c:	00 d0       	rcall	.+0      	; 0x1d4e <LCD_displayStringRowColumn+0x6>
    1d4e:	00 d0       	rcall	.+0      	; 0x1d50 <LCD_displayStringRowColumn+0x8>
    1d50:	cd b7       	in	r28, 0x3d	; 61
    1d52:	de b7       	in	r29, 0x3e	; 62
    1d54:	89 83       	std	Y+1, r24	; 0x01
    1d56:	6a 83       	std	Y+2, r22	; 0x02
    1d58:	5c 83       	std	Y+4, r21	; 0x04
    1d5a:	4b 83       	std	Y+3, r20	; 0x03
	LCD_goToRowColumn(a_row,a_col); /* go to to the required LCD position */
    1d5c:	89 81       	ldd	r24, Y+1	; 0x01
    1d5e:	6a 81       	ldd	r22, Y+2	; 0x02
    1d60:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <LCD_goToRowColumn>
	LCD_displayString(Str_ptr); /* display the string */
    1d64:	8b 81       	ldd	r24, Y+3	; 0x03
    1d66:	9c 81       	ldd	r25, Y+4	; 0x04
    1d68:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <LCD_displayString>
}
    1d6c:	0f 90       	pop	r0
    1d6e:	0f 90       	pop	r0
    1d70:	0f 90       	pop	r0
    1d72:	0f 90       	pop	r0
    1d74:	cf 91       	pop	r28
    1d76:	df 91       	pop	r29
    1d78:	08 95       	ret

00001d7a <LCD_intgerToString>:

/*
 * Description: Function to Display integer values as String
 */
void LCD_intgerToString(int a_data,int a_numberBase)
{
    1d7a:	df 93       	push	r29
    1d7c:	cf 93       	push	r28
    1d7e:	cd b7       	in	r28, 0x3d	; 61
    1d80:	de b7       	in	r29, 0x3e	; 62
    1d82:	64 97       	sbiw	r28, 0x14	; 20
    1d84:	0f b6       	in	r0, 0x3f	; 63
    1d86:	f8 94       	cli
    1d88:	de bf       	out	0x3e, r29	; 62
    1d8a:	0f be       	out	0x3f, r0	; 63
    1d8c:	cd bf       	out	0x3d, r28	; 61
    1d8e:	9a 8b       	std	Y+18, r25	; 0x12
    1d90:	89 8b       	std	Y+17, r24	; 0x11
    1d92:	7c 8b       	std	Y+20, r23	; 0x14
    1d94:	6b 8b       	std	Y+19, r22	; 0x13
   char buff[16]; /* String to hold the ascii result */
   itoa(a_data,buff,a_numberBase); /* 10 for decimal */
    1d96:	89 89       	ldd	r24, Y+17	; 0x11
    1d98:	9a 89       	ldd	r25, Y+18	; 0x12
    1d9a:	4b 89       	ldd	r20, Y+19	; 0x13
    1d9c:	5c 89       	ldd	r21, Y+20	; 0x14
    1d9e:	9e 01       	movw	r18, r28
    1da0:	2f 5f       	subi	r18, 0xFF	; 255
    1da2:	3f 4f       	sbci	r19, 0xFF	; 255
    1da4:	b9 01       	movw	r22, r18
    1da6:	0e 94 1a 17 	call	0x2e34	; 0x2e34 <itoa>
   LCD_displayString(buff);
    1daa:	ce 01       	movw	r24, r28
    1dac:	01 96       	adiw	r24, 0x01	; 1
    1dae:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <LCD_displayString>
}
    1db2:	64 96       	adiw	r28, 0x14	; 20
    1db4:	0f b6       	in	r0, 0x3f	; 63
    1db6:	f8 94       	cli
    1db8:	de bf       	out	0x3e, r29	; 62
    1dba:	0f be       	out	0x3f, r0	; 63
    1dbc:	cd bf       	out	0x3d, r28	; 61
    1dbe:	cf 91       	pop	r28
    1dc0:	df 91       	pop	r29
    1dc2:	08 95       	ret

00001dc4 <LCD_clearScreen>:

/*
 * Description: Function to clear screen
 */
void LCD_clearScreen(void)
{
    1dc4:	df 93       	push	r29
    1dc6:	cf 93       	push	r28
    1dc8:	cd b7       	in	r28, 0x3d	; 61
    1dca:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(CLEAR_COMMAND); //clear display 
    1dcc:	81 e0       	ldi	r24, 0x01	; 1
    1dce:	0e 94 4e 0a 	call	0x149c	; 0x149c <LCD_sendCommand>
}
    1dd2:	cf 91       	pop	r28
    1dd4:	df 91       	pop	r29
    1dd6:	08 95       	ret

00001dd8 <__vector_19>:

/*
 *  Description : Interrupt Service Routine for TIMER0 CTC Mode
 */
ISR(TIMER0_COMP_vect)
{
    1dd8:	1f 92       	push	r1
    1dda:	0f 92       	push	r0
    1ddc:	0f b6       	in	r0, 0x3f	; 63
    1dde:	0f 92       	push	r0
    1de0:	11 24       	eor	r1, r1
    1de2:	2f 93       	push	r18
    1de4:	3f 93       	push	r19
    1de6:	4f 93       	push	r20
    1de8:	5f 93       	push	r21
    1dea:	6f 93       	push	r22
    1dec:	7f 93       	push	r23
    1dee:	8f 93       	push	r24
    1df0:	9f 93       	push	r25
    1df2:	af 93       	push	r26
    1df4:	bf 93       	push	r27
    1df6:	ef 93       	push	r30
    1df8:	ff 93       	push	r31
    1dfa:	df 93       	push	r29
    1dfc:	cf 93       	push	r28
    1dfe:	cd b7       	in	r28, 0x3d	; 61
    1e00:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    1e02:	80 91 1c 01 	lds	r24, 0x011C
    1e06:	90 91 1d 01 	lds	r25, 0x011D
    1e0a:	00 97       	sbiw	r24, 0x00	; 0
    1e0c:	29 f0       	breq	.+10     	; 0x1e18 <__vector_19+0x40>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER0_callBackPtr)() ;
    1e0e:	e0 91 1c 01 	lds	r30, 0x011C
    1e12:	f0 91 1d 01 	lds	r31, 0x011D
    1e16:	09 95       	icall
	}
}
    1e18:	cf 91       	pop	r28
    1e1a:	df 91       	pop	r29
    1e1c:	ff 91       	pop	r31
    1e1e:	ef 91       	pop	r30
    1e20:	bf 91       	pop	r27
    1e22:	af 91       	pop	r26
    1e24:	9f 91       	pop	r25
    1e26:	8f 91       	pop	r24
    1e28:	7f 91       	pop	r23
    1e2a:	6f 91       	pop	r22
    1e2c:	5f 91       	pop	r21
    1e2e:	4f 91       	pop	r20
    1e30:	3f 91       	pop	r19
    1e32:	2f 91       	pop	r18
    1e34:	0f 90       	pop	r0
    1e36:	0f be       	out	0x3f, r0	; 63
    1e38:	0f 90       	pop	r0
    1e3a:	1f 90       	pop	r1
    1e3c:	18 95       	reti

00001e3e <__vector_9>:

/*
 *  Description : Interrupt Service Routine for TIMER0 OverFlow(Normal) Mode
 */
ISR(TIMER0_OVF_vect)
{
    1e3e:	1f 92       	push	r1
    1e40:	0f 92       	push	r0
    1e42:	0f b6       	in	r0, 0x3f	; 63
    1e44:	0f 92       	push	r0
    1e46:	11 24       	eor	r1, r1
    1e48:	2f 93       	push	r18
    1e4a:	3f 93       	push	r19
    1e4c:	4f 93       	push	r20
    1e4e:	5f 93       	push	r21
    1e50:	6f 93       	push	r22
    1e52:	7f 93       	push	r23
    1e54:	8f 93       	push	r24
    1e56:	9f 93       	push	r25
    1e58:	af 93       	push	r26
    1e5a:	bf 93       	push	r27
    1e5c:	ef 93       	push	r30
    1e5e:	ff 93       	push	r31
    1e60:	df 93       	push	r29
    1e62:	cf 93       	push	r28
    1e64:	cd b7       	in	r28, 0x3d	; 61
    1e66:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    1e68:	80 91 1c 01 	lds	r24, 0x011C
    1e6c:	90 91 1d 01 	lds	r25, 0x011D
    1e70:	00 97       	sbiw	r24, 0x00	; 0
    1e72:	29 f0       	breq	.+10     	; 0x1e7e <__vector_9+0x40>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER0_callBackPtr)() ;
    1e74:	e0 91 1c 01 	lds	r30, 0x011C
    1e78:	f0 91 1d 01 	lds	r31, 0x011D
    1e7c:	09 95       	icall
	}
}
    1e7e:	cf 91       	pop	r28
    1e80:	df 91       	pop	r29
    1e82:	ff 91       	pop	r31
    1e84:	ef 91       	pop	r30
    1e86:	bf 91       	pop	r27
    1e88:	af 91       	pop	r26
    1e8a:	9f 91       	pop	r25
    1e8c:	8f 91       	pop	r24
    1e8e:	7f 91       	pop	r23
    1e90:	6f 91       	pop	r22
    1e92:	5f 91       	pop	r21
    1e94:	4f 91       	pop	r20
    1e96:	3f 91       	pop	r19
    1e98:	2f 91       	pop	r18
    1e9a:	0f 90       	pop	r0
    1e9c:	0f be       	out	0x3f, r0	; 63
    1e9e:	0f 90       	pop	r0
    1ea0:	1f 90       	pop	r1
    1ea2:	18 95       	reti

00001ea4 <__vector_3>:

/*
 *  Description : Interrupt Service Routine for TIMER2 CTC Mode
 */
ISR(TIMER2_COMP_vect)
{
    1ea4:	1f 92       	push	r1
    1ea6:	0f 92       	push	r0
    1ea8:	0f b6       	in	r0, 0x3f	; 63
    1eaa:	0f 92       	push	r0
    1eac:	11 24       	eor	r1, r1
    1eae:	2f 93       	push	r18
    1eb0:	3f 93       	push	r19
    1eb2:	4f 93       	push	r20
    1eb4:	5f 93       	push	r21
    1eb6:	6f 93       	push	r22
    1eb8:	7f 93       	push	r23
    1eba:	8f 93       	push	r24
    1ebc:	9f 93       	push	r25
    1ebe:	af 93       	push	r26
    1ec0:	bf 93       	push	r27
    1ec2:	ef 93       	push	r30
    1ec4:	ff 93       	push	r31
    1ec6:	df 93       	push	r29
    1ec8:	cf 93       	push	r28
    1eca:	cd b7       	in	r28, 0x3d	; 61
    1ecc:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    1ece:	80 91 1e 01 	lds	r24, 0x011E
    1ed2:	90 91 1f 01 	lds	r25, 0x011F
    1ed6:	00 97       	sbiw	r24, 0x00	; 0
    1ed8:	29 f0       	breq	.+10     	; 0x1ee4 <__vector_3+0x40>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER2_callBackPtr)() ;
    1eda:	e0 91 1e 01 	lds	r30, 0x011E
    1ede:	f0 91 1f 01 	lds	r31, 0x011F
    1ee2:	09 95       	icall
	}
}
    1ee4:	cf 91       	pop	r28
    1ee6:	df 91       	pop	r29
    1ee8:	ff 91       	pop	r31
    1eea:	ef 91       	pop	r30
    1eec:	bf 91       	pop	r27
    1eee:	af 91       	pop	r26
    1ef0:	9f 91       	pop	r25
    1ef2:	8f 91       	pop	r24
    1ef4:	7f 91       	pop	r23
    1ef6:	6f 91       	pop	r22
    1ef8:	5f 91       	pop	r21
    1efa:	4f 91       	pop	r20
    1efc:	3f 91       	pop	r19
    1efe:	2f 91       	pop	r18
    1f00:	0f 90       	pop	r0
    1f02:	0f be       	out	0x3f, r0	; 63
    1f04:	0f 90       	pop	r0
    1f06:	1f 90       	pop	r1
    1f08:	18 95       	reti

00001f0a <__vector_4>:

/*
 *  Description : Interrupt Service Routine for TIMER2 OverFlow(Normal) Mode
 */
ISR(TIMER2_OVF_vect)
{
    1f0a:	1f 92       	push	r1
    1f0c:	0f 92       	push	r0
    1f0e:	0f b6       	in	r0, 0x3f	; 63
    1f10:	0f 92       	push	r0
    1f12:	11 24       	eor	r1, r1
    1f14:	2f 93       	push	r18
    1f16:	3f 93       	push	r19
    1f18:	4f 93       	push	r20
    1f1a:	5f 93       	push	r21
    1f1c:	6f 93       	push	r22
    1f1e:	7f 93       	push	r23
    1f20:	8f 93       	push	r24
    1f22:	9f 93       	push	r25
    1f24:	af 93       	push	r26
    1f26:	bf 93       	push	r27
    1f28:	ef 93       	push	r30
    1f2a:	ff 93       	push	r31
    1f2c:	df 93       	push	r29
    1f2e:	cf 93       	push	r28
    1f30:	cd b7       	in	r28, 0x3d	; 61
    1f32:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    1f34:	80 91 1e 01 	lds	r24, 0x011E
    1f38:	90 91 1f 01 	lds	r25, 0x011F
    1f3c:	00 97       	sbiw	r24, 0x00	; 0
    1f3e:	29 f0       	breq	.+10     	; 0x1f4a <__vector_4+0x40>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER2_callBackPtr)() ;
    1f40:	e0 91 1e 01 	lds	r30, 0x011E
    1f44:	f0 91 1f 01 	lds	r31, 0x011F
    1f48:	09 95       	icall
	}
}
    1f4a:	cf 91       	pop	r28
    1f4c:	df 91       	pop	r29
    1f4e:	ff 91       	pop	r31
    1f50:	ef 91       	pop	r30
    1f52:	bf 91       	pop	r27
    1f54:	af 91       	pop	r26
    1f56:	9f 91       	pop	r25
    1f58:	8f 91       	pop	r24
    1f5a:	7f 91       	pop	r23
    1f5c:	6f 91       	pop	r22
    1f5e:	5f 91       	pop	r21
    1f60:	4f 91       	pop	r20
    1f62:	3f 91       	pop	r19
    1f64:	2f 91       	pop	r18
    1f66:	0f 90       	pop	r0
    1f68:	0f be       	out	0x3f, r0	; 63
    1f6a:	0f 90       	pop	r0
    1f6c:	1f 90       	pop	r1
    1f6e:	18 95       	reti

00001f70 <__vector_6>:

/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPA_vect)
{
    1f70:	1f 92       	push	r1
    1f72:	0f 92       	push	r0
    1f74:	0f b6       	in	r0, 0x3f	; 63
    1f76:	0f 92       	push	r0
    1f78:	11 24       	eor	r1, r1
    1f7a:	2f 93       	push	r18
    1f7c:	3f 93       	push	r19
    1f7e:	4f 93       	push	r20
    1f80:	5f 93       	push	r21
    1f82:	6f 93       	push	r22
    1f84:	7f 93       	push	r23
    1f86:	8f 93       	push	r24
    1f88:	9f 93       	push	r25
    1f8a:	af 93       	push	r26
    1f8c:	bf 93       	push	r27
    1f8e:	ef 93       	push	r30
    1f90:	ff 93       	push	r31
    1f92:	df 93       	push	r29
    1f94:	cf 93       	push	r28
    1f96:	cd b7       	in	r28, 0x3d	; 61
    1f98:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1f9a:	80 91 20 01 	lds	r24, 0x0120
    1f9e:	90 91 21 01 	lds	r25, 0x0121
    1fa2:	00 97       	sbiw	r24, 0x00	; 0
    1fa4:	29 f0       	breq	.+10     	; 0x1fb0 <__vector_6+0x40>
	{
		/* Call The Call Back function in the application after the timer value = OCR1A Value*/
		(*g_TIMER1_callBackPtr)() ;
    1fa6:	e0 91 20 01 	lds	r30, 0x0120
    1faa:	f0 91 21 01 	lds	r31, 0x0121
    1fae:	09 95       	icall
	}
}
    1fb0:	cf 91       	pop	r28
    1fb2:	df 91       	pop	r29
    1fb4:	ff 91       	pop	r31
    1fb6:	ef 91       	pop	r30
    1fb8:	bf 91       	pop	r27
    1fba:	af 91       	pop	r26
    1fbc:	9f 91       	pop	r25
    1fbe:	8f 91       	pop	r24
    1fc0:	7f 91       	pop	r23
    1fc2:	6f 91       	pop	r22
    1fc4:	5f 91       	pop	r21
    1fc6:	4f 91       	pop	r20
    1fc8:	3f 91       	pop	r19
    1fca:	2f 91       	pop	r18
    1fcc:	0f 90       	pop	r0
    1fce:	0f be       	out	0x3f, r0	; 63
    1fd0:	0f 90       	pop	r0
    1fd2:	1f 90       	pop	r1
    1fd4:	18 95       	reti

00001fd6 <__vector_8>:

/*
 *  Description : Interrupt Service Routine for TIMER1 OverFlow(Normal) Mode
 */
ISR(TIMER1_OVF_vect)
{
    1fd6:	1f 92       	push	r1
    1fd8:	0f 92       	push	r0
    1fda:	0f b6       	in	r0, 0x3f	; 63
    1fdc:	0f 92       	push	r0
    1fde:	11 24       	eor	r1, r1
    1fe0:	2f 93       	push	r18
    1fe2:	3f 93       	push	r19
    1fe4:	4f 93       	push	r20
    1fe6:	5f 93       	push	r21
    1fe8:	6f 93       	push	r22
    1fea:	7f 93       	push	r23
    1fec:	8f 93       	push	r24
    1fee:	9f 93       	push	r25
    1ff0:	af 93       	push	r26
    1ff2:	bf 93       	push	r27
    1ff4:	ef 93       	push	r30
    1ff6:	ff 93       	push	r31
    1ff8:	df 93       	push	r29
    1ffa:	cf 93       	push	r28
    1ffc:	cd b7       	in	r28, 0x3d	; 61
    1ffe:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    2000:	80 91 20 01 	lds	r24, 0x0120
    2004:	90 91 21 01 	lds	r25, 0x0121
    2008:	00 97       	sbiw	r24, 0x00	; 0
    200a:	29 f0       	breq	.+10     	; 0x2016 <__vector_8+0x40>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER1_callBackPtr)() ;
    200c:	e0 91 20 01 	lds	r30, 0x0120
    2010:	f0 91 21 01 	lds	r31, 0x0121
    2014:	09 95       	icall
	}
}
    2016:	cf 91       	pop	r28
    2018:	df 91       	pop	r29
    201a:	ff 91       	pop	r31
    201c:	ef 91       	pop	r30
    201e:	bf 91       	pop	r27
    2020:	af 91       	pop	r26
    2022:	9f 91       	pop	r25
    2024:	8f 91       	pop	r24
    2026:	7f 91       	pop	r23
    2028:	6f 91       	pop	r22
    202a:	5f 91       	pop	r21
    202c:	4f 91       	pop	r20
    202e:	3f 91       	pop	r19
    2030:	2f 91       	pop	r18
    2032:	0f 90       	pop	r0
    2034:	0f be       	out	0x3f, r0	; 63
    2036:	0f 90       	pop	r0
    2038:	1f 90       	pop	r1
    203a:	18 95       	reti

0000203c <Timer0_Init>:
 * 	4. Set OC0 Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize Timer0 Registers
 */
void Timer0_Init(TIMER_ConfigType *Config_ptr)
{
    203c:	df 93       	push	r29
    203e:	cf 93       	push	r28
    2040:	00 d0       	rcall	.+0      	; 0x2042 <Timer0_Init+0x6>
    2042:	cd b7       	in	r28, 0x3d	; 61
    2044:	de b7       	in	r29, 0x3e	; 62
    2046:	9a 83       	std	Y+2, r25	; 0x02
    2048:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T0clock = Config_ptr->clock ;
    204a:	e9 81       	ldd	r30, Y+1	; 0x01
    204c:	fa 81       	ldd	r31, Y+2	; 0x02
    204e:	80 81       	ld	r24, Z
    2050:	80 93 22 01 	sts	0x0122, r24

	/* Set Timer0 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    2054:	e9 81       	ldd	r30, Y+1	; 0x01
    2056:	fa 81       	ldd	r31, Y+2	; 0x02
    2058:	81 81       	ldd	r24, Z+1	; 0x01
    205a:	88 23       	and	r24, r24
    205c:	91 f4       	brne	.+36     	; 0x2082 <Timer0_Init+0x46>
	{
		/* Set Timer initial value to 0 */
		TCNT0 = 0;
    205e:	e2 e5       	ldi	r30, 0x52	; 82
    2060:	f0 e0       	ldi	r31, 0x00	; 0
    2062:	10 82       	st	Z, r1

		/*  Enable Timer0 Overflow Interrupt */
		TIMSK |= (1<<TOIE0);
    2064:	a9 e5       	ldi	r26, 0x59	; 89
    2066:	b0 e0       	ldi	r27, 0x00	; 0
    2068:	e9 e5       	ldi	r30, 0x59	; 89
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	80 81       	ld	r24, Z
    206e:	81 60       	ori	r24, 0x01	; 1
    2070:	8c 93       	st	X, r24
		 * 2. Normal Mode	=> WGM01=0 & WGM00=0
		 * 3. OC0 Mode 		=> COM00 & COM01 (Disconnected)
		 * 4. clock 		=> CS00 & CS01 & CS02
		 * TCCR0 => FOC0 WGM00 COM01 COM00 WGM01 CS02 CS01 CS00
		 */
		TCCR0 = (1<<FOC0) | ((Config_ptr->clock) << CS00);
    2072:	a3 e5       	ldi	r26, 0x53	; 83
    2074:	b0 e0       	ldi	r27, 0x00	; 0
    2076:	e9 81       	ldd	r30, Y+1	; 0x01
    2078:	fa 81       	ldd	r31, Y+2	; 0x02
    207a:	80 81       	ld	r24, Z
    207c:	80 68       	ori	r24, 0x80	; 128
    207e:	8c 93       	st	X, r24
    2080:	85 c0       	rjmp	.+266    	; 0x218c <Timer0_Init+0x150>
	}

	/* Set Timer0 In Compare Mode with OCR0 Value */
	else if (Config_ptr->mode == COMP)
    2082:	e9 81       	ldd	r30, Y+1	; 0x01
    2084:	fa 81       	ldd	r31, Y+2	; 0x02
    2086:	81 81       	ldd	r24, Z+1	; 0x01
    2088:	81 30       	cpi	r24, 0x01	; 1
    208a:	c9 f4       	brne	.+50     	; 0x20be <Timer0_Init+0x82>
	{
		/* Set Timer initial value to 0 */
		TCNT0 = 0 ;
    208c:	e2 e5       	ldi	r30, 0x52	; 82
    208e:	f0 e0       	ldi	r31, 0x00	; 0
    2090:	10 82       	st	Z, r1

		/* Compare Value */
		OCR0 = (uint8)Config_ptr->OCRValue ;
    2092:	ac e5       	ldi	r26, 0x5C	; 92
    2094:	b0 e0       	ldi	r27, 0x00	; 0
    2096:	e9 81       	ldd	r30, Y+1	; 0x01
    2098:	fa 81       	ldd	r31, Y+2	; 0x02
    209a:	82 81       	ldd	r24, Z+2	; 0x02
    209c:	93 81       	ldd	r25, Z+3	; 0x03
    209e:	8c 93       	st	X, r24

		/* Interrupt Enable/Disable */
		TIMSK |= (1 << OCIE0 ) ;
    20a0:	a9 e5       	ldi	r26, 0x59	; 89
    20a2:	b0 e0       	ldi	r27, 0x00	; 0
    20a4:	e9 e5       	ldi	r30, 0x59	; 89
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 81       	ld	r24, Z
    20aa:	82 60       	ori	r24, 0x02	; 2
    20ac:	8c 93       	st	X, r24
		 * 2. CTC Mode		=> WGM01=1 & WGM00=0
		 * 3. OC0 Mode 		=> COM00 & COM01 (DISCONNECTED)
		 * 4. clock 		=> CS00 & CS01 & CS02
		 * TCCR0 => FOC0 WGM00 COM01 COM00 WGM01 CS02 CS01 CS00
		 */
		TCCR0  = (1<<FOC0) | (1<<WGM01) | ((Config_ptr->clock) << CS00) ;
    20ae:	a3 e5       	ldi	r26, 0x53	; 83
    20b0:	b0 e0       	ldi	r27, 0x00	; 0
    20b2:	e9 81       	ldd	r30, Y+1	; 0x01
    20b4:	fa 81       	ldd	r31, Y+2	; 0x02
    20b6:	80 81       	ld	r24, Z
    20b8:	88 68       	ori	r24, 0x88	; 136
    20ba:	8c 93       	st	X, r24
    20bc:	67 c0       	rjmp	.+206    	; 0x218c <Timer0_Init+0x150>
	}

	/* Set Timer0 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    20be:	e9 81       	ldd	r30, Y+1	; 0x01
    20c0:	fa 81       	ldd	r31, Y+2	; 0x02
    20c2:	81 81       	ldd	r24, Z+1	; 0x01
    20c4:	82 30       	cpi	r24, 0x02	; 2
    20c6:	79 f5       	brne	.+94     	; 0x2126 <Timer0_Init+0xea>
	{
		/* Configure PB3/OC0 Pin as output pin */
		SET_BIT(DDRB, PB3);
    20c8:	a7 e3       	ldi	r26, 0x37	; 55
    20ca:	b0 e0       	ldi	r27, 0x00	; 0
    20cc:	e7 e3       	ldi	r30, 0x37	; 55
    20ce:	f0 e0       	ldi	r31, 0x00	; 0
    20d0:	80 81       	ld	r24, Z
    20d2:	88 60       	ori	r24, 0x08	; 8
    20d4:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT0 = 0 ;
    20d6:	e2 e5       	ldi	r30, 0x52	; 82
    20d8:	f0 e0       	ldi	r31, 0x00	; 0
    20da:	10 82       	st	Z, r1

		/* Compare Value */
		OCR0 = (uint8)Config_ptr->OCRValue ;
    20dc:	ac e5       	ldi	r26, 0x5C	; 92
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	e9 81       	ldd	r30, Y+1	; 0x01
    20e2:	fa 81       	ldd	r31, Y+2	; 0x02
    20e4:	82 81       	ldd	r24, Z+2	; 0x02
    20e6:	93 81       	ldd	r25, Z+3	; 0x03
    20e8:	8c 93       	st	X, r24

		/* If OC0 Disconnected Mode in CTC !
		 * Make it Toggle
		 * if Disconnected ==> COMP Mode Not CTC Mode  */
		if(Config_ptr->OC == DISCONNECTED)
    20ea:	e9 81       	ldd	r30, Y+1	; 0x01
    20ec:	fa 81       	ldd	r31, Y+2	; 0x02
    20ee:	84 81       	ldd	r24, Z+4	; 0x04
    20f0:	88 23       	and	r24, r24
    20f2:	21 f4       	brne	.+8      	; 0x20fc <Timer0_Init+0xc0>
			Config_ptr->OC = TOGGLE ;
    20f4:	e9 81       	ldd	r30, Y+1	; 0x01
    20f6:	fa 81       	ldd	r31, Y+2	; 0x02
    20f8:	81 e0       	ldi	r24, 0x01	; 1
    20fa:	84 83       	std	Z+4, r24	; 0x04
		 * 3. OC0 Mode 		=> COM00 & COM01
		 * 4. clock 		=> CS00 & CS01 & CS02
		 * TCCR0 => FOC0 WGM00 COM01 COM00 WGM01 CS02 CS01 CS00
		 */

		TCCR0  = (1<<FOC0) | (1<<WGM01) | ((Config_ptr->OC) << COM00)
    20fc:	a3 e5       	ldi	r26, 0x53	; 83
    20fe:	b0 e0       	ldi	r27, 0x00	; 0
    2100:	e9 81       	ldd	r30, Y+1	; 0x01
    2102:	fa 81       	ldd	r31, Y+2	; 0x02
    2104:	84 81       	ldd	r24, Z+4	; 0x04
    2106:	88 2f       	mov	r24, r24
    2108:	90 e0       	ldi	r25, 0x00	; 0
    210a:	82 95       	swap	r24
    210c:	92 95       	swap	r25
    210e:	90 7f       	andi	r25, 0xF0	; 240
    2110:	98 27       	eor	r25, r24
    2112:	80 7f       	andi	r24, 0xF0	; 240
    2114:	98 27       	eor	r25, r24
    2116:	98 2f       	mov	r25, r24
    2118:	98 68       	ori	r25, 0x88	; 136
    211a:	e9 81       	ldd	r30, Y+1	; 0x01
    211c:	fa 81       	ldd	r31, Y+2	; 0x02
    211e:	80 81       	ld	r24, Z
    2120:	89 2b       	or	r24, r25
    2122:	8c 93       	st	X, r24
    2124:	33 c0       	rjmp	.+102    	; 0x218c <Timer0_Init+0x150>
			   | ((Config_ptr->clock) << CS00) ;
	}

	/* Set Timer0 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    2126:	e9 81       	ldd	r30, Y+1	; 0x01
    2128:	fa 81       	ldd	r31, Y+2	; 0x02
    212a:	81 81       	ldd	r24, Z+1	; 0x01
    212c:	83 30       	cpi	r24, 0x03	; 3
    212e:	71 f5       	brne	.+92     	; 0x218c <Timer0_Init+0x150>
	{
		/* Configure PB3/OC0 Pin as output pin */
		SET_BIT(DDRB, PB3);
    2130:	a7 e3       	ldi	r26, 0x37	; 55
    2132:	b0 e0       	ldi	r27, 0x00	; 0
    2134:	e7 e3       	ldi	r30, 0x37	; 55
    2136:	f0 e0       	ldi	r31, 0x00	; 0
    2138:	80 81       	ld	r24, Z
    213a:	88 60       	ori	r24, 0x08	; 8
    213c:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT0 = 0 ;
    213e:	e2 e5       	ldi	r30, 0x52	; 82
    2140:	f0 e0       	ldi	r31, 0x00	; 0
    2142:	10 82       	st	Z, r1

		/* Duty Cycle Value */
		OCR0 = (uint8)Config_ptr->OCRValue ;
    2144:	ac e5       	ldi	r26, 0x5C	; 92
    2146:	b0 e0       	ldi	r27, 0x00	; 0
    2148:	e9 81       	ldd	r30, Y+1	; 0x01
    214a:	fa 81       	ldd	r31, Y+2	; 0x02
    214c:	82 81       	ldd	r24, Z+2	; 0x02
    214e:	93 81       	ldd	r25, Z+3	; 0x03
    2150:	8c 93       	st	X, r24

		/* If OC0 Disconnected Mode in PWM !
		 * Make it non inverted mode
		 */
		if(Config_ptr->OC == DISCONNECTED)
    2152:	e9 81       	ldd	r30, Y+1	; 0x01
    2154:	fa 81       	ldd	r31, Y+2	; 0x02
    2156:	84 81       	ldd	r24, Z+4	; 0x04
    2158:	88 23       	and	r24, r24
    215a:	21 f4       	brne	.+8      	; 0x2164 <Timer0_Init+0x128>
			Config_ptr->OC = NON_INVERTING ;
    215c:	e9 81       	ldd	r30, Y+1	; 0x01
    215e:	fa 81       	ldd	r31, Y+2	; 0x02
    2160:	82 e0       	ldi	r24, 0x02	; 2
    2162:	84 83       	std	Z+4, r24	; 0x04
		 * 3. OC0 Mode 		=> COM00 & COM01
		 * 4. clock 		=> CS00 & CS01 & CS02
		 * TCCR0 => FOC0 WGM00 COM01 COM00 WGM01 CS02 CS01 CS00
		 */

		TCCR0  = (1<<WGM00) | (1<<WGM01) | ((Config_ptr->OC) << COM00)
    2164:	a3 e5       	ldi	r26, 0x53	; 83
    2166:	b0 e0       	ldi	r27, 0x00	; 0
    2168:	e9 81       	ldd	r30, Y+1	; 0x01
    216a:	fa 81       	ldd	r31, Y+2	; 0x02
    216c:	84 81       	ldd	r24, Z+4	; 0x04
    216e:	88 2f       	mov	r24, r24
    2170:	90 e0       	ldi	r25, 0x00	; 0
    2172:	82 95       	swap	r24
    2174:	92 95       	swap	r25
    2176:	90 7f       	andi	r25, 0xF0	; 240
    2178:	98 27       	eor	r25, r24
    217a:	80 7f       	andi	r24, 0xF0	; 240
    217c:	98 27       	eor	r25, r24
    217e:	98 2f       	mov	r25, r24
    2180:	98 64       	ori	r25, 0x48	; 72
    2182:	e9 81       	ldd	r30, Y+1	; 0x01
    2184:	fa 81       	ldd	r31, Y+2	; 0x02
    2186:	80 81       	ld	r24, Z
    2188:	89 2b       	or	r24, r25
    218a:	8c 93       	st	X, r24
			   | ((Config_ptr->clock) << CS00) ;
	}
}
    218c:	0f 90       	pop	r0
    218e:	0f 90       	pop	r0
    2190:	cf 91       	pop	r28
    2192:	df 91       	pop	r29
    2194:	08 95       	ret

00002196 <Timer0_resetTimer>:

/*
 * Description: Function to clear the Timer0 Value to start count from ZERO
 */
void Timer0_resetTimer(void)
{
    2196:	df 93       	push	r29
    2198:	cf 93       	push	r28
    219a:	cd b7       	in	r28, 0x3d	; 61
    219c:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
    219e:	e2 e5       	ldi	r30, 0x52	; 82
    21a0:	f0 e0       	ldi	r31, 0x00	; 0
    21a2:	10 82       	st	Z, r1
}
    21a4:	cf 91       	pop	r28
    21a6:	df 91       	pop	r29
    21a8:	08 95       	ret

000021aa <Timer0_stopTimer>:
 * Description: Function to Stop the Timer0
 * CLEAR CS02 CS01 CS00
 * TCCR0 => FOC0 WGM00 COM01 COM00 WGM01 CS02 CS01 CS00
 */
void Timer0_stopTimer(void)
{
    21aa:	df 93       	push	r29
    21ac:	cf 93       	push	r28
    21ae:	cd b7       	in	r28, 0x3d	; 61
    21b0:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8 ;
    21b2:	a3 e5       	ldi	r26, 0x53	; 83
    21b4:	b0 e0       	ldi	r27, 0x00	; 0
    21b6:	e3 e5       	ldi	r30, 0x53	; 83
    21b8:	f0 e0       	ldi	r31, 0x00	; 0
    21ba:	80 81       	ld	r24, Z
    21bc:	88 7f       	andi	r24, 0xF8	; 248
    21be:	8c 93       	st	X, r24
}
    21c0:	cf 91       	pop	r28
    21c2:	df 91       	pop	r29
    21c4:	08 95       	ret

000021c6 <Timer0_restartTimer>:
 * Description: Function to Restart the Timer0
 * Set CS02 CS01 CS00
 * TCCR0 => FOC0 WGM00 COM01 COM00 WGM01 CS02 CS01 CS00
 */
void Timer0_restartTimer(void)
{
    21c6:	df 93       	push	r29
    21c8:	cf 93       	push	r28
    21ca:	cd b7       	in	r28, 0x3d	; 61
    21cc:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8 ;
    21ce:	a3 e5       	ldi	r26, 0x53	; 83
    21d0:	b0 e0       	ldi	r27, 0x00	; 0
    21d2:	e3 e5       	ldi	r30, 0x53	; 83
    21d4:	f0 e0       	ldi	r31, 0x00	; 0
    21d6:	80 81       	ld	r24, Z
    21d8:	88 7f       	andi	r24, 0xF8	; 248
    21da:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR0 |= ( g_T0clock << CS00 ) ;
    21dc:	a3 e5       	ldi	r26, 0x53	; 83
    21de:	b0 e0       	ldi	r27, 0x00	; 0
    21e0:	e3 e5       	ldi	r30, 0x53	; 83
    21e2:	f0 e0       	ldi	r31, 0x00	; 0
    21e4:	90 81       	ld	r25, Z
    21e6:	80 91 22 01 	lds	r24, 0x0122
    21ea:	89 2b       	or	r24, r25
    21ec:	8c 93       	st	X, r24
}
    21ee:	cf 91       	pop	r28
    21f0:	df 91       	pop	r29
    21f2:	08 95       	ret

000021f4 <Timer0_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void Timer0_Ticks(const uint8 Ticks)
{
    21f4:	df 93       	push	r29
    21f6:	cf 93       	push	r28
    21f8:	0f 92       	push	r0
    21fa:	cd b7       	in	r28, 0x3d	; 61
    21fc:	de b7       	in	r29, 0x3e	; 62
    21fe:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Ticks;
    2200:	ec e5       	ldi	r30, 0x5C	; 92
    2202:	f0 e0       	ldi	r31, 0x00	; 0
    2204:	89 81       	ldd	r24, Y+1	; 0x01
    2206:	80 83       	st	Z, r24
}
    2208:	0f 90       	pop	r0
    220a:	cf 91       	pop	r28
    220c:	df 91       	pop	r29
    220e:	08 95       	ret

00002210 <Timer0_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER0 .
 */
void Timer0_setCallBack(void(*a_ptr)(void))
{
    2210:	df 93       	push	r29
    2212:	cf 93       	push	r28
    2214:	00 d0       	rcall	.+0      	; 0x2216 <Timer0_setCallBack+0x6>
    2216:	cd b7       	in	r28, 0x3d	; 61
    2218:	de b7       	in	r29, 0x3e	; 62
    221a:	9a 83       	std	Y+2, r25	; 0x02
    221c:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER0_callBackPtr = a_ptr;
    221e:	89 81       	ldd	r24, Y+1	; 0x01
    2220:	9a 81       	ldd	r25, Y+2	; 0x02
    2222:	90 93 1d 01 	sts	0x011D, r25
    2226:	80 93 1c 01 	sts	0x011C, r24
}
    222a:	0f 90       	pop	r0
    222c:	0f 90       	pop	r0
    222e:	cf 91       	pop	r28
    2230:	df 91       	pop	r29
    2232:	08 95       	ret

00002234 <Timer2_Init>:
 * 	4. Set OC2 Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize Timer2 Registers
 */
void Timer2_Init(TIMER_ConfigType *Config_ptr)
{
    2234:	ff 92       	push	r15
    2236:	0f 93       	push	r16
    2238:	1f 93       	push	r17
    223a:	df 93       	push	r29
    223c:	cf 93       	push	r28
    223e:	00 d0       	rcall	.+0      	; 0x2240 <Timer2_Init+0xc>
    2240:	cd b7       	in	r28, 0x3d	; 61
    2242:	de b7       	in	r29, 0x3e	; 62
    2244:	9a 83       	std	Y+2, r25	; 0x02
    2246:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T2clock = Config_ptr->clock ;
    2248:	e9 81       	ldd	r30, Y+1	; 0x01
    224a:	fa 81       	ldd	r31, Y+2	; 0x02
    224c:	80 81       	ld	r24, Z
    224e:	80 93 24 01 	sts	0x0124, r24

	/* Set Timer2 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    2252:	e9 81       	ldd	r30, Y+1	; 0x01
    2254:	fa 81       	ldd	r31, Y+2	; 0x02
    2256:	81 81       	ldd	r24, Z+1	; 0x01
    2258:	88 23       	and	r24, r24
    225a:	a9 f4       	brne	.+42     	; 0x2286 <Timer2_Init+0x52>
	{
		/* Set Timer initial value to 0 */
		TCNT2 = 0;
    225c:	e4 e4       	ldi	r30, 0x44	; 68
    225e:	f0 e0       	ldi	r31, 0x00	; 0
    2260:	10 82       	st	Z, r1

		/*  Enable Timer2 Overflow Interrupt */
		TIMSK |= (1<<TOIE2);
    2262:	a9 e5       	ldi	r26, 0x59	; 89
    2264:	b0 e0       	ldi	r27, 0x00	; 0
    2266:	e9 e5       	ldi	r30, 0x59	; 89
    2268:	f0 e0       	ldi	r31, 0x00	; 0
    226a:	80 81       	ld	r24, Z
    226c:	80 64       	ori	r24, 0x40	; 64
    226e:	8c 93       	st	X, r24
		 * 3. OC2 Mode 		=> COM21 & COM20 (Disconnected)
		 * 4. clock 		=> CS22 & CS21 & CS20
		 * TCCR2 => FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20
		 */
		/* AdjustTimer2Clock(Config_ptr->clock) to adjust clock values */
		TCCR2 = (1<<FOC2) | ((AdjustTimer2Clock(Config_ptr->clock)) << CS20);
    2270:	05 e4       	ldi	r16, 0x45	; 69
    2272:	10 e0       	ldi	r17, 0x00	; 0
    2274:	e9 81       	ldd	r30, Y+1	; 0x01
    2276:	fa 81       	ldd	r31, Y+2	; 0x02
    2278:	80 81       	ld	r24, Z
    227a:	0e 94 df 11 	call	0x23be	; 0x23be <AdjustTimer2Clock>
    227e:	80 68       	ori	r24, 0x80	; 128
    2280:	f8 01       	movw	r30, r16
    2282:	80 83       	st	Z, r24
    2284:	94 c0       	rjmp	.+296    	; 0x23ae <Timer2_Init+0x17a>
	}

	/* Set Timer0 In Compare Mode with OCR0 Value */
	else if (Config_ptr->mode == COMP)
    2286:	e9 81       	ldd	r30, Y+1	; 0x01
    2288:	fa 81       	ldd	r31, Y+2	; 0x02
    228a:	81 81       	ldd	r24, Z+1	; 0x01
    228c:	81 30       	cpi	r24, 0x01	; 1
    228e:	e1 f4       	brne	.+56     	; 0x22c8 <Timer2_Init+0x94>
	{
		/* Set Timer initial value to 0 */
		TCNT2 = 0 ;
    2290:	e4 e4       	ldi	r30, 0x44	; 68
    2292:	f0 e0       	ldi	r31, 0x00	; 0
    2294:	10 82       	st	Z, r1

		/* Compare Value */
		OCR2 = (uint8)Config_ptr->OCRValue ;
    2296:	a3 e4       	ldi	r26, 0x43	; 67
    2298:	b0 e0       	ldi	r27, 0x00	; 0
    229a:	e9 81       	ldd	r30, Y+1	; 0x01
    229c:	fa 81       	ldd	r31, Y+2	; 0x02
    229e:	82 81       	ldd	r24, Z+2	; 0x02
    22a0:	93 81       	ldd	r25, Z+3	; 0x03
    22a2:	8c 93       	st	X, r24

		/* Interrupt Enable/Disable */
		TIMSK |= (1 << OCIE2 ) ;
    22a4:	a9 e5       	ldi	r26, 0x59	; 89
    22a6:	b0 e0       	ldi	r27, 0x00	; 0
    22a8:	e9 e5       	ldi	r30, 0x59	; 89
    22aa:	f0 e0       	ldi	r31, 0x00	; 0
    22ac:	80 81       	ld	r24, Z
    22ae:	80 68       	ori	r24, 0x80	; 128
    22b0:	8c 93       	st	X, r24
		 * 3. OC2 Mode 		=> COM20 & COM21 (DISCONNECTED)
		 * 4. clock 		=> CS20 & CS21 & CS22
		 * TCCR2 => FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20
		 */
		/* AdjustTimer2Clock(Config_ptr->clock) to adjust clock values */
		TCCR2  = (1<<FOC2) | (1<<WGM21) | ((AdjustTimer2Clock(Config_ptr->clock)) << CS20) ;
    22b2:	05 e4       	ldi	r16, 0x45	; 69
    22b4:	10 e0       	ldi	r17, 0x00	; 0
    22b6:	e9 81       	ldd	r30, Y+1	; 0x01
    22b8:	fa 81       	ldd	r31, Y+2	; 0x02
    22ba:	80 81       	ld	r24, Z
    22bc:	0e 94 df 11 	call	0x23be	; 0x23be <AdjustTimer2Clock>
    22c0:	88 68       	ori	r24, 0x88	; 136
    22c2:	f8 01       	movw	r30, r16
    22c4:	80 83       	st	Z, r24
    22c6:	73 c0       	rjmp	.+230    	; 0x23ae <Timer2_Init+0x17a>
	}

	/* Set Timer2 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    22c8:	e9 81       	ldd	r30, Y+1	; 0x01
    22ca:	fa 81       	ldd	r31, Y+2	; 0x02
    22cc:	81 81       	ldd	r24, Z+1	; 0x01
    22ce:	82 30       	cpi	r24, 0x02	; 2
    22d0:	a9 f5       	brne	.+106    	; 0x233c <Timer2_Init+0x108>
	{
		/* Configure PD7/OC2 Pin as output pin */
		SET_BIT(DDRD, PD7);
    22d2:	a1 e3       	ldi	r26, 0x31	; 49
    22d4:	b0 e0       	ldi	r27, 0x00	; 0
    22d6:	e1 e3       	ldi	r30, 0x31	; 49
    22d8:	f0 e0       	ldi	r31, 0x00	; 0
    22da:	80 81       	ld	r24, Z
    22dc:	80 68       	ori	r24, 0x80	; 128
    22de:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT2 = 0 ;
    22e0:	e4 e4       	ldi	r30, 0x44	; 68
    22e2:	f0 e0       	ldi	r31, 0x00	; 0
    22e4:	10 82       	st	Z, r1

		/* Compare Value */
		OCR2 = (uint8)Config_ptr->OCRValue ;
    22e6:	a3 e4       	ldi	r26, 0x43	; 67
    22e8:	b0 e0       	ldi	r27, 0x00	; 0
    22ea:	e9 81       	ldd	r30, Y+1	; 0x01
    22ec:	fa 81       	ldd	r31, Y+2	; 0x02
    22ee:	82 81       	ldd	r24, Z+2	; 0x02
    22f0:	93 81       	ldd	r25, Z+3	; 0x03
    22f2:	8c 93       	st	X, r24

		/* If OC2 Disconnected Mode in CTC !
		 * Make it Toggle
		 * if Disconnected ==> COMP Mode Not CTC Mode  */
		if(Config_ptr->OC == DISCONNECTED)
    22f4:	e9 81       	ldd	r30, Y+1	; 0x01
    22f6:	fa 81       	ldd	r31, Y+2	; 0x02
    22f8:	84 81       	ldd	r24, Z+4	; 0x04
    22fa:	88 23       	and	r24, r24
    22fc:	21 f4       	brne	.+8      	; 0x2306 <Timer2_Init+0xd2>
			Config_ptr->OC = TOGGLE ;
    22fe:	e9 81       	ldd	r30, Y+1	; 0x01
    2300:	fa 81       	ldd	r31, Y+2	; 0x02
    2302:	81 e0       	ldi	r24, 0x01	; 1
    2304:	84 83       	std	Z+4, r24	; 0x04
		 * 3. OC2 Mode 		=> COM20 & COM21
		 * 4. clock 		=> CS20 & CS21 & CS22
		 * TCCR2 => FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20
		 */
		/* AdjustTimer2Clock(Config_ptr->clock) to adjust clock values */
		TCCR2  = (1<<FOC2) | (1<<WGM21) | ((Config_ptr->OC) << COM20)
    2306:	05 e4       	ldi	r16, 0x45	; 69
    2308:	10 e0       	ldi	r17, 0x00	; 0
    230a:	e9 81       	ldd	r30, Y+1	; 0x01
    230c:	fa 81       	ldd	r31, Y+2	; 0x02
    230e:	84 81       	ldd	r24, Z+4	; 0x04
    2310:	88 2f       	mov	r24, r24
    2312:	90 e0       	ldi	r25, 0x00	; 0
    2314:	82 95       	swap	r24
    2316:	92 95       	swap	r25
    2318:	90 7f       	andi	r25, 0xF0	; 240
    231a:	98 27       	eor	r25, r24
    231c:	80 7f       	andi	r24, 0xF0	; 240
    231e:	98 27       	eor	r25, r24
    2320:	0f 2e       	mov	r0, r31
    2322:	f8 e8       	ldi	r31, 0x88	; 136
    2324:	ff 2e       	mov	r15, r31
    2326:	f0 2d       	mov	r31, r0
    2328:	f8 2a       	or	r15, r24
    232a:	e9 81       	ldd	r30, Y+1	; 0x01
    232c:	fa 81       	ldd	r31, Y+2	; 0x02
    232e:	80 81       	ld	r24, Z
    2330:	0e 94 df 11 	call	0x23be	; 0x23be <AdjustTimer2Clock>
    2334:	8f 29       	or	r24, r15
    2336:	f8 01       	movw	r30, r16
    2338:	80 83       	st	Z, r24
    233a:	39 c0       	rjmp	.+114    	; 0x23ae <Timer2_Init+0x17a>
			   | ((AdjustTimer2Clock(Config_ptr->clock)) << CS20) ;
	}

	/* Set Timer2 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    233c:	e9 81       	ldd	r30, Y+1	; 0x01
    233e:	fa 81       	ldd	r31, Y+2	; 0x02
    2340:	81 81       	ldd	r24, Z+1	; 0x01
    2342:	83 30       	cpi	r24, 0x03	; 3
    2344:	a1 f5       	brne	.+104    	; 0x23ae <Timer2_Init+0x17a>
	{
		/* Configure PD7/OC2 Pin as output pin */
		SET_BIT(DDRD, PD7);
    2346:	a1 e3       	ldi	r26, 0x31	; 49
    2348:	b0 e0       	ldi	r27, 0x00	; 0
    234a:	e1 e3       	ldi	r30, 0x31	; 49
    234c:	f0 e0       	ldi	r31, 0x00	; 0
    234e:	80 81       	ld	r24, Z
    2350:	80 68       	ori	r24, 0x80	; 128
    2352:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT2 = 0 ;
    2354:	e4 e4       	ldi	r30, 0x44	; 68
    2356:	f0 e0       	ldi	r31, 0x00	; 0
    2358:	10 82       	st	Z, r1

		/* Duty Cycle Value */
		OCR2 = (uint8)Config_ptr->OCRValue ;
    235a:	a3 e4       	ldi	r26, 0x43	; 67
    235c:	b0 e0       	ldi	r27, 0x00	; 0
    235e:	e9 81       	ldd	r30, Y+1	; 0x01
    2360:	fa 81       	ldd	r31, Y+2	; 0x02
    2362:	82 81       	ldd	r24, Z+2	; 0x02
    2364:	93 81       	ldd	r25, Z+3	; 0x03
    2366:	8c 93       	st	X, r24

		/* If OC2 Disconnected Mode in PWM !
		 * Make it non inverted mode
		 */
		if(Config_ptr->OC == DISCONNECTED)
    2368:	e9 81       	ldd	r30, Y+1	; 0x01
    236a:	fa 81       	ldd	r31, Y+2	; 0x02
    236c:	84 81       	ldd	r24, Z+4	; 0x04
    236e:	88 23       	and	r24, r24
    2370:	21 f4       	brne	.+8      	; 0x237a <Timer2_Init+0x146>
			Config_ptr->OC = NON_INVERTING ;
    2372:	e9 81       	ldd	r30, Y+1	; 0x01
    2374:	fa 81       	ldd	r31, Y+2	; 0x02
    2376:	82 e0       	ldi	r24, 0x02	; 2
    2378:	84 83       	std	Z+4, r24	; 0x04
		 * 3. OC0 Mode 		=> COM20 & COM21
		 * 4. clock 		=> CS20 & CS21 & CS22
		 * TCCR2 => FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20
		 */
		/* AdjustTimer2Clock(Config_ptr->clock) to adjust clock values */
		TCCR2  = (1<<WGM20) | (1<<WGM21) | ((Config_ptr->OC) << COM20)
    237a:	05 e4       	ldi	r16, 0x45	; 69
    237c:	10 e0       	ldi	r17, 0x00	; 0
    237e:	e9 81       	ldd	r30, Y+1	; 0x01
    2380:	fa 81       	ldd	r31, Y+2	; 0x02
    2382:	84 81       	ldd	r24, Z+4	; 0x04
    2384:	88 2f       	mov	r24, r24
    2386:	90 e0       	ldi	r25, 0x00	; 0
    2388:	82 95       	swap	r24
    238a:	92 95       	swap	r25
    238c:	90 7f       	andi	r25, 0xF0	; 240
    238e:	98 27       	eor	r25, r24
    2390:	80 7f       	andi	r24, 0xF0	; 240
    2392:	98 27       	eor	r25, r24
    2394:	0f 2e       	mov	r0, r31
    2396:	f8 e4       	ldi	r31, 0x48	; 72
    2398:	ff 2e       	mov	r15, r31
    239a:	f0 2d       	mov	r31, r0
    239c:	f8 2a       	or	r15, r24
    239e:	e9 81       	ldd	r30, Y+1	; 0x01
    23a0:	fa 81       	ldd	r31, Y+2	; 0x02
    23a2:	80 81       	ld	r24, Z
    23a4:	0e 94 df 11 	call	0x23be	; 0x23be <AdjustTimer2Clock>
    23a8:	8f 29       	or	r24, r15
    23aa:	f8 01       	movw	r30, r16
    23ac:	80 83       	st	Z, r24
			   | ((AdjustTimer2Clock(Config_ptr->clock)) << CS20) ;
	}
}
    23ae:	0f 90       	pop	r0
    23b0:	0f 90       	pop	r0
    23b2:	cf 91       	pop	r28
    23b4:	df 91       	pop	r29
    23b6:	1f 91       	pop	r17
    23b8:	0f 91       	pop	r16
    23ba:	ff 90       	pop	r15
    23bc:	08 95       	ret

000023be <AdjustTimer2Clock>:
 * 		F_CPU_CLOCK, F_CPU_8, F_CPU_64, F_CPU_256, F_CPU_1024, F_CPU_32, F_CPU_128
 * To
 * 		F_CPU_CLOCK, F_CPU_8, F_CPU_32, F_CPU_64, F_CPU_128, F_CPU_256, F_CPU_1024
 */
uint8 AdjustTimer2Clock(TIMER_Clock clk)
{
    23be:	df 93       	push	r29
    23c0:	cf 93       	push	r28
    23c2:	00 d0       	rcall	.+0      	; 0x23c4 <AdjustTimer2Clock+0x6>
    23c4:	00 d0       	rcall	.+0      	; 0x23c6 <AdjustTimer2Clock+0x8>
    23c6:	cd b7       	in	r28, 0x3d	; 61
    23c8:	de b7       	in	r29, 0x3e	; 62
    23ca:	89 83       	std	Y+1, r24	; 0x01
	switch (clk)
    23cc:	89 81       	ldd	r24, Y+1	; 0x01
    23ce:	28 2f       	mov	r18, r24
    23d0:	30 e0       	ldi	r19, 0x00	; 0
    23d2:	3c 83       	std	Y+4, r19	; 0x04
    23d4:	2b 83       	std	Y+3, r18	; 0x03
    23d6:	8b 81       	ldd	r24, Y+3	; 0x03
    23d8:	9c 81       	ldd	r25, Y+4	; 0x04
    23da:	83 30       	cpi	r24, 0x03	; 3
    23dc:	91 05       	cpc	r25, r1
    23de:	a1 f1       	breq	.+104    	; 0x2448 <AdjustTimer2Clock+0x8a>
    23e0:	2b 81       	ldd	r18, Y+3	; 0x03
    23e2:	3c 81       	ldd	r19, Y+4	; 0x04
    23e4:	24 30       	cpi	r18, 0x04	; 4
    23e6:	31 05       	cpc	r19, r1
    23e8:	7c f4       	brge	.+30     	; 0x2408 <AdjustTimer2Clock+0x4a>
    23ea:	8b 81       	ldd	r24, Y+3	; 0x03
    23ec:	9c 81       	ldd	r25, Y+4	; 0x04
    23ee:	81 30       	cpi	r24, 0x01	; 1
    23f0:	91 05       	cpc	r25, r1
    23f2:	09 f1       	breq	.+66     	; 0x2436 <AdjustTimer2Clock+0x78>
    23f4:	2b 81       	ldd	r18, Y+3	; 0x03
    23f6:	3c 81       	ldd	r19, Y+4	; 0x04
    23f8:	22 30       	cpi	r18, 0x02	; 2
    23fa:	31 05       	cpc	r19, r1
    23fc:	fc f4       	brge	.+62     	; 0x243c <AdjustTimer2Clock+0x7e>
    23fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2400:	9c 81       	ldd	r25, Y+4	; 0x04
    2402:	00 97       	sbiw	r24, 0x00	; 0
    2404:	b1 f0       	breq	.+44     	; 0x2432 <AdjustTimer2Clock+0x74>
    2406:	2c c0       	rjmp	.+88     	; 0x2460 <AdjustTimer2Clock+0xa2>
    2408:	2b 81       	ldd	r18, Y+3	; 0x03
    240a:	3c 81       	ldd	r19, Y+4	; 0x04
    240c:	25 30       	cpi	r18, 0x05	; 5
    240e:	31 05       	cpc	r19, r1
    2410:	21 f1       	breq	.+72     	; 0x245a <AdjustTimer2Clock+0x9c>
    2412:	8b 81       	ldd	r24, Y+3	; 0x03
    2414:	9c 81       	ldd	r25, Y+4	; 0x04
    2416:	85 30       	cpi	r24, 0x05	; 5
    2418:	91 05       	cpc	r25, r1
    241a:	e4 f0       	brlt	.+56     	; 0x2454 <AdjustTimer2Clock+0x96>
    241c:	2b 81       	ldd	r18, Y+3	; 0x03
    241e:	3c 81       	ldd	r19, Y+4	; 0x04
    2420:	26 30       	cpi	r18, 0x06	; 6
    2422:	31 05       	cpc	r19, r1
    2424:	71 f0       	breq	.+28     	; 0x2442 <AdjustTimer2Clock+0x84>
    2426:	8b 81       	ldd	r24, Y+3	; 0x03
    2428:	9c 81       	ldd	r25, Y+4	; 0x04
    242a:	87 30       	cpi	r24, 0x07	; 7
    242c:	91 05       	cpc	r25, r1
    242e:	79 f0       	breq	.+30     	; 0x244e <AdjustTimer2Clock+0x90>
    2430:	17 c0       	rjmp	.+46     	; 0x2460 <AdjustTimer2Clock+0xa2>
	{
		case NO_CLOCK:
			return 0;
    2432:	1a 82       	std	Y+2, r1	; 0x02
    2434:	17 c0       	rjmp	.+46     	; 0x2464 <AdjustTimer2Clock+0xa6>
		case F_CPU_CLOCK :
			return 1;
    2436:	91 e0       	ldi	r25, 0x01	; 1
    2438:	9a 83       	std	Y+2, r25	; 0x02
    243a:	14 c0       	rjmp	.+40     	; 0x2464 <AdjustTimer2Clock+0xa6>
		case F_CPU_8 :
			return 2;
    243c:	22 e0       	ldi	r18, 0x02	; 2
    243e:	2a 83       	std	Y+2, r18	; 0x02
    2440:	11 c0       	rjmp	.+34     	; 0x2464 <AdjustTimer2Clock+0xa6>
		case F_CPU_32 :
			return 3;
    2442:	33 e0       	ldi	r19, 0x03	; 3
    2444:	3a 83       	std	Y+2, r19	; 0x02
    2446:	0e c0       	rjmp	.+28     	; 0x2464 <AdjustTimer2Clock+0xa6>
		case F_CPU_64 :
			return 4;
    2448:	84 e0       	ldi	r24, 0x04	; 4
    244a:	8a 83       	std	Y+2, r24	; 0x02
    244c:	0b c0       	rjmp	.+22     	; 0x2464 <AdjustTimer2Clock+0xa6>
		case F_CPU_128 :
			return 5;
    244e:	95 e0       	ldi	r25, 0x05	; 5
    2450:	9a 83       	std	Y+2, r25	; 0x02
    2452:	08 c0       	rjmp	.+16     	; 0x2464 <AdjustTimer2Clock+0xa6>
		case F_CPU_256 :
			return 6;
    2454:	26 e0       	ldi	r18, 0x06	; 6
    2456:	2a 83       	std	Y+2, r18	; 0x02
    2458:	05 c0       	rjmp	.+10     	; 0x2464 <AdjustTimer2Clock+0xa6>
		case F_CPU_1024 :
			return 7;
    245a:	37 e0       	ldi	r19, 0x07	; 7
    245c:	3a 83       	std	Y+2, r19	; 0x02
    245e:	02 c0       	rjmp	.+4      	; 0x2464 <AdjustTimer2Clock+0xa6>
		default:
			return clk;
    2460:	89 81       	ldd	r24, Y+1	; 0x01
    2462:	8a 83       	std	Y+2, r24	; 0x02
    2464:	8a 81       	ldd	r24, Y+2	; 0x02
	}
}
    2466:	0f 90       	pop	r0
    2468:	0f 90       	pop	r0
    246a:	0f 90       	pop	r0
    246c:	0f 90       	pop	r0
    246e:	cf 91       	pop	r28
    2470:	df 91       	pop	r29
    2472:	08 95       	ret

00002474 <Timer2_resetTimer>:

/*
 * Description: Function to clear the Timer2 Value to start count from ZERO
 */
void Timer2_resetTimer(void)
{
    2474:	df 93       	push	r29
    2476:	cf 93       	push	r28
    2478:	cd b7       	in	r28, 0x3d	; 61
    247a:	de b7       	in	r29, 0x3e	; 62
	TCNT2 = 0;
    247c:	e4 e4       	ldi	r30, 0x44	; 68
    247e:	f0 e0       	ldi	r31, 0x00	; 0
    2480:	10 82       	st	Z, r1
}
    2482:	cf 91       	pop	r28
    2484:	df 91       	pop	r29
    2486:	08 95       	ret

00002488 <Timer2_stopTimer>:
 * Description: Function to Stop the Timer2
 * CLEAR CS22 CS21 CS20
 * TCCR2 => FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20
 */
void Timer2_stopTimer(void)
{
    2488:	df 93       	push	r29
    248a:	cf 93       	push	r28
    248c:	cd b7       	in	r28, 0x3d	; 61
    248e:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8 ;
    2490:	a5 e4       	ldi	r26, 0x45	; 69
    2492:	b0 e0       	ldi	r27, 0x00	; 0
    2494:	e5 e4       	ldi	r30, 0x45	; 69
    2496:	f0 e0       	ldi	r31, 0x00	; 0
    2498:	80 81       	ld	r24, Z
    249a:	88 7f       	andi	r24, 0xF8	; 248
    249c:	8c 93       	st	X, r24
}
    249e:	cf 91       	pop	r28
    24a0:	df 91       	pop	r29
    24a2:	08 95       	ret

000024a4 <Timer2_restartTimer>:
 * Description: Function to Restart the Timer2
 * Set CS22 CS21 CS20
 * TCCR2 => FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20
 */
void Timer2_restartTimer(void)
{
    24a4:	ff 92       	push	r15
    24a6:	0f 93       	push	r16
    24a8:	1f 93       	push	r17
    24aa:	df 93       	push	r29
    24ac:	cf 93       	push	r28
    24ae:	cd b7       	in	r28, 0x3d	; 61
    24b0:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8 ;
    24b2:	a5 e4       	ldi	r26, 0x45	; 69
    24b4:	b0 e0       	ldi	r27, 0x00	; 0
    24b6:	e5 e4       	ldi	r30, 0x45	; 69
    24b8:	f0 e0       	ldi	r31, 0x00	; 0
    24ba:	80 81       	ld	r24, Z
    24bc:	88 7f       	andi	r24, 0xF8	; 248
    24be:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR2 |= ( (AdjustTimer2Clock(g_T2clock)) << CS00 ) ;
    24c0:	05 e4       	ldi	r16, 0x45	; 69
    24c2:	10 e0       	ldi	r17, 0x00	; 0
    24c4:	e5 e4       	ldi	r30, 0x45	; 69
    24c6:	f0 e0       	ldi	r31, 0x00	; 0
    24c8:	f0 80       	ld	r15, Z
    24ca:	80 91 24 01 	lds	r24, 0x0124
    24ce:	0e 94 df 11 	call	0x23be	; 0x23be <AdjustTimer2Clock>
    24d2:	8f 29       	or	r24, r15
    24d4:	f8 01       	movw	r30, r16
    24d6:	80 83       	st	Z, r24
}
    24d8:	cf 91       	pop	r28
    24da:	df 91       	pop	r29
    24dc:	1f 91       	pop	r17
    24de:	0f 91       	pop	r16
    24e0:	ff 90       	pop	r15
    24e2:	08 95       	ret

000024e4 <Timer2_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void Timer2_Ticks(const uint8 Ticks)
{
    24e4:	df 93       	push	r29
    24e6:	cf 93       	push	r28
    24e8:	0f 92       	push	r0
    24ea:	cd b7       	in	r28, 0x3d	; 61
    24ec:	de b7       	in	r29, 0x3e	; 62
    24ee:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Ticks;
    24f0:	e3 e4       	ldi	r30, 0x43	; 67
    24f2:	f0 e0       	ldi	r31, 0x00	; 0
    24f4:	89 81       	ldd	r24, Y+1	; 0x01
    24f6:	80 83       	st	Z, r24
}
    24f8:	0f 90       	pop	r0
    24fa:	cf 91       	pop	r28
    24fc:	df 91       	pop	r29
    24fe:	08 95       	ret

00002500 <Timer2_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void Timer2_setCallBack(void(*a_ptr)(void))
{
    2500:	df 93       	push	r29
    2502:	cf 93       	push	r28
    2504:	00 d0       	rcall	.+0      	; 0x2506 <Timer2_setCallBack+0x6>
    2506:	cd b7       	in	r28, 0x3d	; 61
    2508:	de b7       	in	r29, 0x3e	; 62
    250a:	9a 83       	std	Y+2, r25	; 0x02
    250c:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER2_callBackPtr = a_ptr;
    250e:	89 81       	ldd	r24, Y+1	; 0x01
    2510:	9a 81       	ldd	r25, Y+2	; 0x02
    2512:	90 93 1f 01 	sts	0x011F, r25
    2516:	80 93 1e 01 	sts	0x011E, r24
}
    251a:	0f 90       	pop	r0
    251c:	0f 90       	pop	r0
    251e:	cf 91       	pop	r28
    2520:	df 91       	pop	r29
    2522:	08 95       	ret

00002524 <Timer1_Init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize Timer1 Registers
 */
void Timer1_Init(TIMER_ConfigType *Config_ptr)
{
    2524:	df 93       	push	r29
    2526:	cf 93       	push	r28
    2528:	00 d0       	rcall	.+0      	; 0x252a <Timer1_Init+0x6>
    252a:	cd b7       	in	r28, 0x3d	; 61
    252c:	de b7       	in	r29, 0x3e	; 62
    252e:	9a 83       	std	Y+2, r25	; 0x02
    2530:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T1clock = Config_ptr->clock ;
    2532:	e9 81       	ldd	r30, Y+1	; 0x01
    2534:	fa 81       	ldd	r31, Y+2	; 0x02
    2536:	80 81       	ld	r24, Z
    2538:	80 93 23 01 	sts	0x0123, r24

	/* Set Timer1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    253c:	e9 81       	ldd	r30, Y+1	; 0x01
    253e:	fa 81       	ldd	r31, Y+2	; 0x02
    2540:	81 81       	ldd	r24, Z+1	; 0x01
    2542:	88 23       	and	r24, r24
    2544:	b1 f4       	brne	.+44     	; 0x2572 <Timer1_Init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT1 = 0;
    2546:	ec e4       	ldi	r30, 0x4C	; 76
    2548:	f0 e0       	ldi	r31, 0x00	; 0
    254a:	11 82       	std	Z+1, r1	; 0x01
    254c:	10 82       	st	Z, r1

		/*  Enable Timer1 Overflow Interrupt */
		TIMSK |= (1<<TOIE1);
    254e:	a9 e5       	ldi	r26, 0x59	; 89
    2550:	b0 e0       	ldi	r27, 0x00	; 0
    2552:	e9 e5       	ldi	r30, 0x59	; 89
    2554:	f0 e0       	ldi	r31, 0x00	; 0
    2556:	80 81       	ld	r24, Z
    2558:	84 60       	ori	r24, 0x04	; 4
    255a:	8c 93       	st	X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 */

		TCCR1A = (1<<FOC1A) | (1<<FOC1B) ;
    255c:	ef e4       	ldi	r30, 0x4F	; 79
    255e:	f0 e0       	ldi	r31, 0x00	; 0
    2560:	8c e0       	ldi	r24, 0x0C	; 12
    2562:	80 83       	st	Z, r24
		TCCR1B = ((Config_ptr->clock) << CS10) ;
    2564:	ae e4       	ldi	r26, 0x4E	; 78
    2566:	b0 e0       	ldi	r27, 0x00	; 0
    2568:	e9 81       	ldd	r30, Y+1	; 0x01
    256a:	fa 81       	ldd	r31, Y+2	; 0x02
    256c:	80 81       	ld	r24, Z
    256e:	8c 93       	st	X, r24
    2570:	cd c0       	rjmp	.+410    	; 0x270c <Timer1_Init+0x1e8>
	}

	/* Set Timer1 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    2572:	e9 81       	ldd	r30, Y+1	; 0x01
    2574:	fa 81       	ldd	r31, Y+2	; 0x02
    2576:	81 81       	ldd	r24, Z+1	; 0x01
    2578:	81 30       	cpi	r24, 0x01	; 1
    257a:	01 f5       	brne	.+64     	; 0x25bc <Timer1_Init+0x98>
	{
		/* Set Timer initial value to 0 */
		TCNT1 = 0 ;
    257c:	ec e4       	ldi	r30, 0x4C	; 76
    257e:	f0 e0       	ldi	r31, 0x00	; 0
    2580:	11 82       	std	Z+1, r1	; 0x01
    2582:	10 82       	st	Z, r1

		/* Compare Value */
		OCR1A = Config_ptr->OCRValue ;
    2584:	aa e4       	ldi	r26, 0x4A	; 74
    2586:	b0 e0       	ldi	r27, 0x00	; 0
    2588:	e9 81       	ldd	r30, Y+1	; 0x01
    258a:	fa 81       	ldd	r31, Y+2	; 0x02
    258c:	82 81       	ldd	r24, Z+2	; 0x02
    258e:	93 81       	ldd	r25, Z+3	; 0x03
    2590:	11 96       	adiw	r26, 0x01	; 1
    2592:	9c 93       	st	X, r25
    2594:	8e 93       	st	-X, r24

		/* Enable Timer1 Compare Mode Interrupt */
		TIMSK |= (1 << OCIE1A ) ;
    2596:	a9 e5       	ldi	r26, 0x59	; 89
    2598:	b0 e0       	ldi	r27, 0x00	; 0
    259a:	e9 e5       	ldi	r30, 0x59	; 89
    259c:	f0 e0       	ldi	r31, 0x00	; 0
    259e:	80 81       	ld	r24, Z
    25a0:	80 61       	ori	r24, 0x10	; 16
    25a2:	8c 93       	st	X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 */

		TCCR1A = (1<<FOC1A) | (1<<FOC1B) ;
    25a4:	ef e4       	ldi	r30, 0x4F	; 79
    25a6:	f0 e0       	ldi	r31, 0x00	; 0
    25a8:	8c e0       	ldi	r24, 0x0C	; 12
    25aa:	80 83       	st	Z, r24
		TCCR1B = (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    25ac:	ae e4       	ldi	r26, 0x4E	; 78
    25ae:	b0 e0       	ldi	r27, 0x00	; 0
    25b0:	e9 81       	ldd	r30, Y+1	; 0x01
    25b2:	fa 81       	ldd	r31, Y+2	; 0x02
    25b4:	80 81       	ld	r24, Z
    25b6:	88 60       	ori	r24, 0x08	; 8
    25b8:	8c 93       	st	X, r24
    25ba:	a8 c0       	rjmp	.+336    	; 0x270c <Timer1_Init+0x1e8>
	}

	/* Set Timer1 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    25bc:	e9 81       	ldd	r30, Y+1	; 0x01
    25be:	fa 81       	ldd	r31, Y+2	; 0x02
    25c0:	81 81       	ldd	r24, Z+1	; 0x01
    25c2:	82 30       	cpi	r24, 0x02	; 2
    25c4:	09 f0       	breq	.+2      	; 0x25c8 <Timer1_Init+0xa4>
    25c6:	5d c0       	rjmp	.+186    	; 0x2682 <Timer1_Init+0x15e>
	{
		/* Configure PD5/OC1A Pin as output pin */
		SET_BIT(DDRD, PD5);
    25c8:	a1 e3       	ldi	r26, 0x31	; 49
    25ca:	b0 e0       	ldi	r27, 0x00	; 0
    25cc:	e1 e3       	ldi	r30, 0x31	; 49
    25ce:	f0 e0       	ldi	r31, 0x00	; 0
    25d0:	80 81       	ld	r24, Z
    25d2:	80 62       	ori	r24, 0x20	; 32
    25d4:	8c 93       	st	X, r24
		/* Configure PD4/OC1B Pin as output pin */
		SET_BIT(DDRD, PD4);
    25d6:	a1 e3       	ldi	r26, 0x31	; 49
    25d8:	b0 e0       	ldi	r27, 0x00	; 0
    25da:	e1 e3       	ldi	r30, 0x31	; 49
    25dc:	f0 e0       	ldi	r31, 0x00	; 0
    25de:	80 81       	ld	r24, Z
    25e0:	80 61       	ori	r24, 0x10	; 16
    25e2:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    25e4:	ec e4       	ldi	r30, 0x4C	; 76
    25e6:	f0 e0       	ldi	r31, 0x00	; 0
    25e8:	11 82       	std	Z+1, r1	; 0x01
    25ea:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue ;
    25ec:	aa e4       	ldi	r26, 0x4A	; 74
    25ee:	b0 e0       	ldi	r27, 0x00	; 0
    25f0:	e9 81       	ldd	r30, Y+1	; 0x01
    25f2:	fa 81       	ldd	r31, Y+2	; 0x02
    25f4:	82 81       	ldd	r24, Z+2	; 0x02
    25f6:	93 81       	ldd	r25, Z+3	; 0x03
    25f8:	11 96       	adiw	r26, 0x01	; 1
    25fa:	9c 93       	st	X, r25
    25fc:	8e 93       	st	-X, r24

		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue ;
    25fe:	a8 e4       	ldi	r26, 0x48	; 72
    2600:	b0 e0       	ldi	r27, 0x00	; 0
    2602:	e9 81       	ldd	r30, Y+1	; 0x01
    2604:	fa 81       	ldd	r31, Y+2	; 0x02
    2606:	85 81       	ldd	r24, Z+5	; 0x05
    2608:	96 81       	ldd	r25, Z+6	; 0x06
    260a:	11 96       	adiw	r26, 0x01	; 1
    260c:	9c 93       	st	X, r25
    260e:	8e 93       	st	-X, r24

		/* If OC1A/B Disconnected Mode in CTC !
		 * Make it Toggle
		 * if Disconnected ==> COMP Mode Not CTC Mode  */
		if(Config_ptr->OC == DISCONNECTED)
    2610:	e9 81       	ldd	r30, Y+1	; 0x01
    2612:	fa 81       	ldd	r31, Y+2	; 0x02
    2614:	84 81       	ldd	r24, Z+4	; 0x04
    2616:	88 23       	and	r24, r24
    2618:	21 f4       	brne	.+8      	; 0x2622 <Timer1_Init+0xfe>
			Config_ptr->OC = TOGGLE ;
    261a:	e9 81       	ldd	r30, Y+1	; 0x01
    261c:	fa 81       	ldd	r31, Y+2	; 0x02
    261e:	81 e0       	ldi	r24, 0x01	; 1
    2620:	84 83       	std	Z+4, r24	; 0x04
		if(Config_ptr->OC1B == DISCONNECTED)
    2622:	e9 81       	ldd	r30, Y+1	; 0x01
    2624:	fa 81       	ldd	r31, Y+2	; 0x02
    2626:	87 81       	ldd	r24, Z+7	; 0x07
    2628:	88 23       	and	r24, r24
    262a:	21 f4       	brne	.+8      	; 0x2634 <Timer1_Init+0x110>
			Config_ptr->OC1B = TOGGLE ;
    262c:	e9 81       	ldd	r30, Y+1	; 0x01
    262e:	fa 81       	ldd	r31, Y+2	; 0x02
    2630:	81 e0       	ldi	r24, 0x01	; 1
    2632:	87 83       	std	Z+7, r24	; 0x07
		 * 3. OC1A/B Mode	=> COM1A1 & COM1A0 & COM1B1 & COM1B0
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 */
		TCCR1A = (1<<FOC1A) | (1<<FOC1B) | ((Config_ptr->OC) << COM1A0)
    2634:	af e4       	ldi	r26, 0x4F	; 79
    2636:	b0 e0       	ldi	r27, 0x00	; 0
    2638:	e9 81       	ldd	r30, Y+1	; 0x01
    263a:	fa 81       	ldd	r31, Y+2	; 0x02
    263c:	84 81       	ldd	r24, Z+4	; 0x04
    263e:	88 2f       	mov	r24, r24
    2640:	90 e0       	ldi	r25, 0x00	; 0
    2642:	00 24       	eor	r0, r0
    2644:	96 95       	lsr	r25
    2646:	87 95       	ror	r24
    2648:	07 94       	ror	r0
    264a:	96 95       	lsr	r25
    264c:	87 95       	ror	r24
    264e:	07 94       	ror	r0
    2650:	98 2f       	mov	r25, r24
    2652:	80 2d       	mov	r24, r0
    2654:	28 2f       	mov	r18, r24
    2656:	2c 60       	ori	r18, 0x0C	; 12
    2658:	e9 81       	ldd	r30, Y+1	; 0x01
    265a:	fa 81       	ldd	r31, Y+2	; 0x02
    265c:	87 81       	ldd	r24, Z+7	; 0x07
    265e:	88 2f       	mov	r24, r24
    2660:	90 e0       	ldi	r25, 0x00	; 0
    2662:	82 95       	swap	r24
    2664:	92 95       	swap	r25
    2666:	90 7f       	andi	r25, 0xF0	; 240
    2668:	98 27       	eor	r25, r24
    266a:	80 7f       	andi	r24, 0xF0	; 240
    266c:	98 27       	eor	r25, r24
    266e:	82 2b       	or	r24, r18
    2670:	8c 93       	st	X, r24
			   | ((Config_ptr->OC1B) << COM1B0);
		TCCR1B = (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    2672:	ae e4       	ldi	r26, 0x4E	; 78
    2674:	b0 e0       	ldi	r27, 0x00	; 0
    2676:	e9 81       	ldd	r30, Y+1	; 0x01
    2678:	fa 81       	ldd	r31, Y+2	; 0x02
    267a:	80 81       	ld	r24, Z
    267c:	88 60       	ori	r24, 0x08	; 8
    267e:	8c 93       	st	X, r24
    2680:	45 c0       	rjmp	.+138    	; 0x270c <Timer1_Init+0x1e8>
	}

	/* Set Timer1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    2682:	e9 81       	ldd	r30, Y+1	; 0x01
    2684:	fa 81       	ldd	r31, Y+2	; 0x02
    2686:	81 81       	ldd	r24, Z+1	; 0x01
    2688:	83 30       	cpi	r24, 0x03	; 3
    268a:	09 f0       	breq	.+2      	; 0x268e <Timer1_Init+0x16a>
    268c:	3f c0       	rjmp	.+126    	; 0x270c <Timer1_Init+0x1e8>
	{
		/* Configure PD5/OC1A Pin as output pin */
		SET_BIT(DDRD, PD5);
    268e:	a1 e3       	ldi	r26, 0x31	; 49
    2690:	b0 e0       	ldi	r27, 0x00	; 0
    2692:	e1 e3       	ldi	r30, 0x31	; 49
    2694:	f0 e0       	ldi	r31, 0x00	; 0
    2696:	80 81       	ld	r24, Z
    2698:	80 62       	ori	r24, 0x20	; 32
    269a:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    269c:	ec e4       	ldi	r30, 0x4C	; 76
    269e:	f0 e0       	ldi	r31, 0x00	; 0
    26a0:	11 82       	std	Z+1, r1	; 0x01
    26a2:	10 82       	st	Z, r1

		/* Duty Cycle Value for Channel A */
		OCR1A = Config_ptr->OCRValue ;
    26a4:	aa e4       	ldi	r26, 0x4A	; 74
    26a6:	b0 e0       	ldi	r27, 0x00	; 0
    26a8:	e9 81       	ldd	r30, Y+1	; 0x01
    26aa:	fa 81       	ldd	r31, Y+2	; 0x02
    26ac:	82 81       	ldd	r24, Z+2	; 0x02
    26ae:	93 81       	ldd	r25, Z+3	; 0x03
    26b0:	11 96       	adiw	r26, 0x01	; 1
    26b2:	9c 93       	st	X, r25
    26b4:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for Channel A
		 * Duty Cycle for PWM Mode (Mode14) = OCR1A/ICR1 */
		ICR1 = Config_ptr->OCR1BValue ;
    26b6:	a6 e4       	ldi	r26, 0x46	; 70
    26b8:	b0 e0       	ldi	r27, 0x00	; 0
    26ba:	e9 81       	ldd	r30, Y+1	; 0x01
    26bc:	fa 81       	ldd	r31, Y+2	; 0x02
    26be:	85 81       	ldd	r24, Z+5	; 0x05
    26c0:	96 81       	ldd	r25, Z+6	; 0x06
    26c2:	11 96       	adiw	r26, 0x01	; 1
    26c4:	9c 93       	st	X, r25
    26c6:	8e 93       	st	-X, r24

		/* If OC1A/B Disconnected Mode in CTC !
		 * Make it Toggle
		 * if Disconnected ==> COMP Mode Not CTC Mode  */
		if(Config_ptr->OC == DISCONNECTED)
    26c8:	e9 81       	ldd	r30, Y+1	; 0x01
    26ca:	fa 81       	ldd	r31, Y+2	; 0x02
    26cc:	84 81       	ldd	r24, Z+4	; 0x04
    26ce:	88 23       	and	r24, r24
    26d0:	21 f4       	brne	.+8      	; 0x26da <Timer1_Init+0x1b6>
			Config_ptr->OC = NON_INVERTING ;
    26d2:	e9 81       	ldd	r30, Y+1	; 0x01
    26d4:	fa 81       	ldd	r31, Y+2	; 0x02
    26d6:	82 e0       	ldi	r24, 0x02	; 2
    26d8:	84 83       	std	Z+4, r24	; 0x04
		 * 3. OC1A/B Mode	=> COM1A1 & COM1A0 & COM1B1 & COM1B0
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 */
		TCCR1A = ((Config_ptr->OC) << COM1A0) | (1<<WGM11)  ;
    26da:	af e4       	ldi	r26, 0x4F	; 79
    26dc:	b0 e0       	ldi	r27, 0x00	; 0
    26de:	e9 81       	ldd	r30, Y+1	; 0x01
    26e0:	fa 81       	ldd	r31, Y+2	; 0x02
    26e2:	84 81       	ldd	r24, Z+4	; 0x04
    26e4:	88 2f       	mov	r24, r24
    26e6:	90 e0       	ldi	r25, 0x00	; 0
    26e8:	00 24       	eor	r0, r0
    26ea:	96 95       	lsr	r25
    26ec:	87 95       	ror	r24
    26ee:	07 94       	ror	r0
    26f0:	96 95       	lsr	r25
    26f2:	87 95       	ror	r24
    26f4:	07 94       	ror	r0
    26f6:	98 2f       	mov	r25, r24
    26f8:	80 2d       	mov	r24, r0
    26fa:	82 60       	ori	r24, 0x02	; 2
    26fc:	8c 93       	st	X, r24
		TCCR1B = (1<<WGM13) | (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    26fe:	ae e4       	ldi	r26, 0x4E	; 78
    2700:	b0 e0       	ldi	r27, 0x00	; 0
    2702:	e9 81       	ldd	r30, Y+1	; 0x01
    2704:	fa 81       	ldd	r31, Y+2	; 0x02
    2706:	80 81       	ld	r24, Z
    2708:	88 61       	ori	r24, 0x18	; 24
    270a:	8c 93       	st	X, r24
	}
}
    270c:	0f 90       	pop	r0
    270e:	0f 90       	pop	r0
    2710:	cf 91       	pop	r28
    2712:	df 91       	pop	r29
    2714:	08 95       	ret

00002716 <Timer1_resetTimer>:

/*
 * Description: Function to clear the Timer1 Value to start count from ZERO
 */
void Timer1_resetTimer(void)
{
    2716:	df 93       	push	r29
    2718:	cf 93       	push	r28
    271a:	cd b7       	in	r28, 0x3d	; 61
    271c:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    271e:	ec e4       	ldi	r30, 0x4C	; 76
    2720:	f0 e0       	ldi	r31, 0x00	; 0
    2722:	11 82       	std	Z+1, r1	; 0x01
    2724:	10 82       	st	Z, r1
}
    2726:	cf 91       	pop	r28
    2728:	df 91       	pop	r29
    272a:	08 95       	ret

0000272c <Timer1_stopTimer>:
 * Description: Function to Stop the Timer1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void Timer1_stopTimer(void)
{
    272c:	df 93       	push	r29
    272e:	cf 93       	push	r28
    2730:	cd b7       	in	r28, 0x3d	; 61
    2732:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    2734:	ae e4       	ldi	r26, 0x4E	; 78
    2736:	b0 e0       	ldi	r27, 0x00	; 0
    2738:	ee e4       	ldi	r30, 0x4E	; 78
    273a:	f0 e0       	ldi	r31, 0x00	; 0
    273c:	80 81       	ld	r24, Z
    273e:	88 7f       	andi	r24, 0xF8	; 248
    2740:	8c 93       	st	X, r24
}
    2742:	cf 91       	pop	r28
    2744:	df 91       	pop	r29
    2746:	08 95       	ret

00002748 <Timer1_restartTimer>:
 * Description: Function to Restart the Timer1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void Timer1_restartTimer(void)
{
    2748:	df 93       	push	r29
    274a:	cf 93       	push	r28
    274c:	cd b7       	in	r28, 0x3d	; 61
    274e:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    2750:	ae e4       	ldi	r26, 0x4E	; 78
    2752:	b0 e0       	ldi	r27, 0x00	; 0
    2754:	ee e4       	ldi	r30, 0x4E	; 78
    2756:	f0 e0       	ldi	r31, 0x00	; 0
    2758:	80 81       	ld	r24, Z
    275a:	88 7f       	andi	r24, 0xF8	; 248
    275c:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR1B |= ( g_T1clock << CS10) ;
    275e:	ae e4       	ldi	r26, 0x4E	; 78
    2760:	b0 e0       	ldi	r27, 0x00	; 0
    2762:	ee e4       	ldi	r30, 0x4E	; 78
    2764:	f0 e0       	ldi	r31, 0x00	; 0
    2766:	90 81       	ld	r25, Z
    2768:	80 91 23 01 	lds	r24, 0x0123
    276c:	89 2b       	or	r24, r25
    276e:	8c 93       	st	X, r24
}
    2770:	cf 91       	pop	r28
    2772:	df 91       	pop	r29
    2774:	08 95       	ret

00002776 <Timer1_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void Timer1_Ticks(const uint16 Ticks1A, const uint16 Ticks1B)
{
    2776:	df 93       	push	r29
    2778:	cf 93       	push	r28
    277a:	00 d0       	rcall	.+0      	; 0x277c <Timer1_Ticks+0x6>
    277c:	00 d0       	rcall	.+0      	; 0x277e <Timer1_Ticks+0x8>
    277e:	cd b7       	in	r28, 0x3d	; 61
    2780:	de b7       	in	r29, 0x3e	; 62
    2782:	9a 83       	std	Y+2, r25	; 0x02
    2784:	89 83       	std	Y+1, r24	; 0x01
    2786:	7c 83       	std	Y+4, r23	; 0x04
    2788:	6b 83       	std	Y+3, r22	; 0x03
	OCR1A = Ticks1A;
    278a:	ea e4       	ldi	r30, 0x4A	; 74
    278c:	f0 e0       	ldi	r31, 0x00	; 0
    278e:	89 81       	ldd	r24, Y+1	; 0x01
    2790:	9a 81       	ldd	r25, Y+2	; 0x02
    2792:	91 83       	std	Z+1, r25	; 0x01
    2794:	80 83       	st	Z, r24
	OCR1B = Ticks1B;
    2796:	e8 e4       	ldi	r30, 0x48	; 72
    2798:	f0 e0       	ldi	r31, 0x00	; 0
    279a:	8b 81       	ldd	r24, Y+3	; 0x03
    279c:	9c 81       	ldd	r25, Y+4	; 0x04
    279e:	91 83       	std	Z+1, r25	; 0x01
    27a0:	80 83       	st	Z, r24
}
    27a2:	0f 90       	pop	r0
    27a4:	0f 90       	pop	r0
    27a6:	0f 90       	pop	r0
    27a8:	0f 90       	pop	r0
    27aa:	cf 91       	pop	r28
    27ac:	df 91       	pop	r29
    27ae:	08 95       	ret

000027b0 <Timer1_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void Timer1_setCallBack(void(*a_ptr)(void))
{
    27b0:	df 93       	push	r29
    27b2:	cf 93       	push	r28
    27b4:	00 d0       	rcall	.+0      	; 0x27b6 <Timer1_setCallBack+0x6>
    27b6:	cd b7       	in	r28, 0x3d	; 61
    27b8:	de b7       	in	r29, 0x3e	; 62
    27ba:	9a 83       	std	Y+2, r25	; 0x02
    27bc:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER1_callBackPtr = a_ptr;
    27be:	89 81       	ldd	r24, Y+1	; 0x01
    27c0:	9a 81       	ldd	r25, Y+2	; 0x02
    27c2:	90 93 21 01 	sts	0x0121, r25
    27c6:	80 93 20 01 	sts	0x0120, r24
}
    27ca:	0f 90       	pop	r0
    27cc:	0f 90       	pop	r0
    27ce:	cf 91       	pop	r28
    27d0:	df 91       	pop	r29
    27d2:	08 95       	ret

000027d4 <__vector_13>:
/*******************************************************************************
 *                          ISR's Definitions                                  *
 *******************************************************************************/

ISR(USART_TXC_vect)
{
    27d4:	1f 92       	push	r1
    27d6:	0f 92       	push	r0
    27d8:	0f b6       	in	r0, 0x3f	; 63
    27da:	0f 92       	push	r0
    27dc:	11 24       	eor	r1, r1
    27de:	2f 93       	push	r18
    27e0:	3f 93       	push	r19
    27e2:	4f 93       	push	r20
    27e4:	5f 93       	push	r21
    27e6:	6f 93       	push	r22
    27e8:	7f 93       	push	r23
    27ea:	8f 93       	push	r24
    27ec:	9f 93       	push	r25
    27ee:	af 93       	push	r26
    27f0:	bf 93       	push	r27
    27f2:	ef 93       	push	r30
    27f4:	ff 93       	push	r31
    27f6:	df 93       	push	r29
    27f8:	cf 93       	push	r28
    27fa:	cd b7       	in	r28, 0x3d	; 61
    27fc:	de b7       	in	r29, 0x3e	; 62

	if(g_UART_TXC_callBack_ptr != NULL_PTR)
    27fe:	80 91 29 01 	lds	r24, 0x0129
    2802:	90 91 2a 01 	lds	r25, 0x012A
    2806:	00 97       	sbiw	r24, 0x00	; 0
    2808:	29 f0       	breq	.+10     	; 0x2814 <__vector_13+0x40>
	{
		/* Call the Call Back function in the application after the UART Tx Complete */
		(*g_UART_TXC_callBack_ptr)();
    280a:	e0 91 29 01 	lds	r30, 0x0129
    280e:	f0 91 2a 01 	lds	r31, 0x012A
    2812:	09 95       	icall
	}
}
    2814:	cf 91       	pop	r28
    2816:	df 91       	pop	r29
    2818:	ff 91       	pop	r31
    281a:	ef 91       	pop	r30
    281c:	bf 91       	pop	r27
    281e:	af 91       	pop	r26
    2820:	9f 91       	pop	r25
    2822:	8f 91       	pop	r24
    2824:	7f 91       	pop	r23
    2826:	6f 91       	pop	r22
    2828:	5f 91       	pop	r21
    282a:	4f 91       	pop	r20
    282c:	3f 91       	pop	r19
    282e:	2f 91       	pop	r18
    2830:	0f 90       	pop	r0
    2832:	0f be       	out	0x3f, r0	; 63
    2834:	0f 90       	pop	r0
    2836:	1f 90       	pop	r1
    2838:	18 95       	reti

0000283a <__vector_11>:

ISR(USART_RXC_vect)
{
    283a:	1f 92       	push	r1
    283c:	0f 92       	push	r0
    283e:	0f b6       	in	r0, 0x3f	; 63
    2840:	0f 92       	push	r0
    2842:	11 24       	eor	r1, r1
    2844:	2f 93       	push	r18
    2846:	3f 93       	push	r19
    2848:	4f 93       	push	r20
    284a:	5f 93       	push	r21
    284c:	6f 93       	push	r22
    284e:	7f 93       	push	r23
    2850:	8f 93       	push	r24
    2852:	9f 93       	push	r25
    2854:	af 93       	push	r26
    2856:	bf 93       	push	r27
    2858:	ef 93       	push	r30
    285a:	ff 93       	push	r31
    285c:	df 93       	push	r29
    285e:	cf 93       	push	r28
    2860:	cd b7       	in	r28, 0x3d	; 61
    2862:	de b7       	in	r29, 0x3e	; 62
	g_uartData = UDR ;
    2864:	ec e2       	ldi	r30, 0x2C	; 44
    2866:	f0 e0       	ldi	r31, 0x00	; 0
    2868:	80 81       	ld	r24, Z
    286a:	88 2f       	mov	r24, r24
    286c:	90 e0       	ldi	r25, 0x00	; 0
    286e:	90 93 26 01 	sts	0x0126, r25
    2872:	80 93 25 01 	sts	0x0125, r24
	if(g_UART_RXC_callBack_ptr != NULL_PTR)
    2876:	80 91 27 01 	lds	r24, 0x0127
    287a:	90 91 28 01 	lds	r25, 0x0128
    287e:	00 97       	sbiw	r24, 0x00	; 0
    2880:	29 f0       	breq	.+10     	; 0x288c <__vector_11+0x52>
	{
		/* Call the Call Back function in the application after the UART Rx Complete */
		(*g_UART_RXC_callBack_ptr)();
    2882:	e0 91 27 01 	lds	r30, 0x0127
    2886:	f0 91 28 01 	lds	r31, 0x0128
    288a:	09 95       	icall
	}
}
    288c:	cf 91       	pop	r28
    288e:	df 91       	pop	r29
    2890:	ff 91       	pop	r31
    2892:	ef 91       	pop	r30
    2894:	bf 91       	pop	r27
    2896:	af 91       	pop	r26
    2898:	9f 91       	pop	r25
    289a:	8f 91       	pop	r24
    289c:	7f 91       	pop	r23
    289e:	6f 91       	pop	r22
    28a0:	5f 91       	pop	r21
    28a2:	4f 91       	pop	r20
    28a4:	3f 91       	pop	r19
    28a6:	2f 91       	pop	r18
    28a8:	0f 90       	pop	r0
    28aa:	0f be       	out	0x3f, r0	; 63
    28ac:	0f 90       	pop	r0
    28ae:	1f 90       	pop	r1
    28b0:	18 95       	reti

000028b2 <__vector_12>:

ISR(USART_UDRE_vect)
{
    28b2:	1f 92       	push	r1
    28b4:	0f 92       	push	r0
    28b6:	0f b6       	in	r0, 0x3f	; 63
    28b8:	0f 92       	push	r0
    28ba:	11 24       	eor	r1, r1
    28bc:	2f 93       	push	r18
    28be:	3f 93       	push	r19
    28c0:	4f 93       	push	r20
    28c2:	5f 93       	push	r21
    28c4:	6f 93       	push	r22
    28c6:	7f 93       	push	r23
    28c8:	8f 93       	push	r24
    28ca:	9f 93       	push	r25
    28cc:	af 93       	push	r26
    28ce:	bf 93       	push	r27
    28d0:	ef 93       	push	r30
    28d2:	ff 93       	push	r31
    28d4:	df 93       	push	r29
    28d6:	cf 93       	push	r28
    28d8:	cd b7       	in	r28, 0x3d	; 61
    28da:	de b7       	in	r29, 0x3e	; 62
	if(g_UART_UDRE_callBack_ptr != NULL_PTR)
    28dc:	80 91 2b 01 	lds	r24, 0x012B
    28e0:	90 91 2c 01 	lds	r25, 0x012C
    28e4:	00 97       	sbiw	r24, 0x00	; 0
    28e6:	29 f0       	breq	.+10     	; 0x28f2 <__vector_12+0x40>
	{
		/* Call the Call Back function in the application when Data Register Empty */
		(*g_UART_UDRE_callBack_ptr)();
    28e8:	e0 91 2b 01 	lds	r30, 0x012B
    28ec:	f0 91 2c 01 	lds	r31, 0x012C
    28f0:	09 95       	icall
	}
}
    28f2:	cf 91       	pop	r28
    28f4:	df 91       	pop	r29
    28f6:	ff 91       	pop	r31
    28f8:	ef 91       	pop	r30
    28fa:	bf 91       	pop	r27
    28fc:	af 91       	pop	r26
    28fe:	9f 91       	pop	r25
    2900:	8f 91       	pop	r24
    2902:	7f 91       	pop	r23
    2904:	6f 91       	pop	r22
    2906:	5f 91       	pop	r21
    2908:	4f 91       	pop	r20
    290a:	3f 91       	pop	r19
    290c:	2f 91       	pop	r18
    290e:	0f 90       	pop	r0
    2910:	0f be       	out	0x3f, r0	; 63
    2912:	0f 90       	pop	r0
    2914:	1f 90       	pop	r1
    2916:	18 95       	reti

00002918 <UART_init>:
 *	 	3. Set The Number of Stop Bit.
 * 		4. Select Baud Rate
 * 		5. Set Custom NULL Terminator
 */
void UART_init(const UART_ConfigType * Config_ptr)
{
    2918:	0f 93       	push	r16
    291a:	1f 93       	push	r17
    291c:	df 93       	push	r29
    291e:	cf 93       	push	r28
    2920:	00 d0       	rcall	.+0      	; 0x2922 <UART_init+0xa>
    2922:	cd b7       	in	r28, 0x3d	; 61
    2924:	de b7       	in	r29, 0x3e	; 62
    2926:	9a 83       	std	Y+2, r25	; 0x02
    2928:	89 83       	std	Y+1, r24	; 0x01
	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    292a:	eb e2       	ldi	r30, 0x2B	; 43
    292c:	f0 e0       	ldi	r31, 0x00	; 0
    292e:	82 e0       	ldi	r24, 0x02	; 2
    2930:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (UCSRB & 0x1F) |  (1<<RXEN) | (1<<TXEN)
    2932:	aa e2       	ldi	r26, 0x2A	; 42
    2934:	b0 e0       	ldi	r27, 0x00	; 0
    2936:	ea e2       	ldi	r30, 0x2A	; 42
    2938:	f0 e0       	ldi	r31, 0x00	; 0
    293a:	80 81       	ld	r24, Z
    293c:	87 70       	andi	r24, 0x07	; 7
    293e:	28 2f       	mov	r18, r24
    2940:	28 61       	ori	r18, 0x18	; 24
    2942:	e9 81       	ldd	r30, Y+1	; 0x01
    2944:	fa 81       	ldd	r31, Y+2	; 0x02
    2946:	80 81       	ld	r24, Z
    2948:	88 2f       	mov	r24, r24
    294a:	90 e0       	ldi	r25, 0x00	; 0
    294c:	96 95       	lsr	r25
    294e:	98 2f       	mov	r25, r24
    2950:	88 27       	eor	r24, r24
    2952:	97 95       	ror	r25
    2954:	87 95       	ror	r24
    2956:	28 2b       	or	r18, r24
    2958:	e9 81       	ldd	r30, Y+1	; 0x01
    295a:	fa 81       	ldd	r31, Y+2	; 0x02
    295c:	81 81       	ldd	r24, Z+1	; 0x01
    295e:	88 2f       	mov	r24, r24
    2960:	90 e0       	ldi	r25, 0x00	; 0
    2962:	00 24       	eor	r0, r0
    2964:	96 95       	lsr	r25
    2966:	87 95       	ror	r24
    2968:	07 94       	ror	r0
    296a:	96 95       	lsr	r25
    296c:	87 95       	ror	r24
    296e:	07 94       	ror	r0
    2970:	98 2f       	mov	r25, r24
    2972:	80 2d       	mov	r24, r0
    2974:	28 2b       	or	r18, r24
    2976:	e9 81       	ldd	r30, Y+1	; 0x01
    2978:	fa 81       	ldd	r31, Y+2	; 0x02
    297a:	82 81       	ldd	r24, Z+2	; 0x02
    297c:	88 2f       	mov	r24, r24
    297e:	90 e0       	ldi	r25, 0x00	; 0
    2980:	88 0f       	add	r24, r24
    2982:	99 1f       	adc	r25, r25
    2984:	82 95       	swap	r24
    2986:	92 95       	swap	r25
    2988:	90 7f       	andi	r25, 0xF0	; 240
    298a:	98 27       	eor	r25, r24
    298c:	80 7f       	andi	r24, 0xF0	; 240
    298e:	98 27       	eor	r25, r24
    2990:	82 2b       	or	r24, r18
    2992:	8c 93       	st	X, r24
	 * UPM1:0  = parity bit
	 * USBS    = stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = ( UCSRC & 0xC7 ) | (1<<URSEL) | (1<<UCSZ0) | (1<<UCSZ1)
    2994:	a0 e4       	ldi	r26, 0x40	; 64
    2996:	b0 e0       	ldi	r27, 0x00	; 0
    2998:	e0 e4       	ldi	r30, 0x40	; 64
    299a:	f0 e0       	ldi	r31, 0x00	; 0
    299c:	80 81       	ld	r24, Z
    299e:	81 74       	andi	r24, 0x41	; 65
    29a0:	28 2f       	mov	r18, r24
    29a2:	26 68       	ori	r18, 0x86	; 134
    29a4:	e9 81       	ldd	r30, Y+1	; 0x01
    29a6:	fa 81       	ldd	r31, Y+2	; 0x02
    29a8:	83 81       	ldd	r24, Z+3	; 0x03
    29aa:	88 2f       	mov	r24, r24
    29ac:	90 e0       	ldi	r25, 0x00	; 0
    29ae:	82 95       	swap	r24
    29b0:	92 95       	swap	r25
    29b2:	90 7f       	andi	r25, 0xF0	; 240
    29b4:	98 27       	eor	r25, r24
    29b6:	80 7f       	andi	r24, 0xF0	; 240
    29b8:	98 27       	eor	r25, r24
    29ba:	28 2b       	or	r18, r24
    29bc:	e9 81       	ldd	r30, Y+1	; 0x01
    29be:	fa 81       	ldd	r31, Y+2	; 0x02
    29c0:	84 81       	ldd	r24, Z+4	; 0x04
    29c2:	88 2f       	mov	r24, r24
    29c4:	90 e0       	ldi	r25, 0x00	; 0
    29c6:	88 0f       	add	r24, r24
    29c8:	99 1f       	adc	r25, r25
    29ca:	88 0f       	add	r24, r24
    29cc:	99 1f       	adc	r25, r25
    29ce:	88 0f       	add	r24, r24
    29d0:	99 1f       	adc	r25, r25
    29d2:	82 2b       	or	r24, r18
    29d4:	8c 93       	st	X, r24
			| (Config_ptr->s_Parity << UPM0)
			| (Config_ptr->s_Stop << USBS);
	
	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = (((F_CPU / (Config_ptr->s_BaudRate * 8UL)) - 1) >> 8 );
    29d6:	00 e4       	ldi	r16, 0x40	; 64
    29d8:	10 e0       	ldi	r17, 0x00	; 0
    29da:	e9 81       	ldd	r30, Y+1	; 0x01
    29dc:	fa 81       	ldd	r31, Y+2	; 0x02
    29de:	85 81       	ldd	r24, Z+5	; 0x05
    29e0:	96 81       	ldd	r25, Z+6	; 0x06
    29e2:	a7 81       	ldd	r26, Z+7	; 0x07
    29e4:	b0 85       	ldd	r27, Z+8	; 0x08
    29e6:	88 0f       	add	r24, r24
    29e8:	99 1f       	adc	r25, r25
    29ea:	aa 1f       	adc	r26, r26
    29ec:	bb 1f       	adc	r27, r27
    29ee:	88 0f       	add	r24, r24
    29f0:	99 1f       	adc	r25, r25
    29f2:	aa 1f       	adc	r26, r26
    29f4:	bb 1f       	adc	r27, r27
    29f6:	88 0f       	add	r24, r24
    29f8:	99 1f       	adc	r25, r25
    29fa:	aa 1f       	adc	r26, r26
    29fc:	bb 1f       	adc	r27, r27
    29fe:	9c 01       	movw	r18, r24
    2a00:	ad 01       	movw	r20, r26
    2a02:	80 e4       	ldi	r24, 0x40	; 64
    2a04:	92 e4       	ldi	r25, 0x42	; 66
    2a06:	af e0       	ldi	r26, 0x0F	; 15
    2a08:	b0 e0       	ldi	r27, 0x00	; 0
    2a0a:	bc 01       	movw	r22, r24
    2a0c:	cd 01       	movw	r24, r26
    2a0e:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <__udivmodsi4>
    2a12:	da 01       	movw	r26, r20
    2a14:	c9 01       	movw	r24, r18
    2a16:	01 97       	sbiw	r24, 0x01	; 1
    2a18:	a1 09       	sbc	r26, r1
    2a1a:	b1 09       	sbc	r27, r1
    2a1c:	89 2f       	mov	r24, r25
    2a1e:	9a 2f       	mov	r25, r26
    2a20:	ab 2f       	mov	r26, r27
    2a22:	bb 27       	eor	r27, r27
    2a24:	f8 01       	movw	r30, r16
    2a26:	80 83       	st	Z, r24
	UBRRL = ((F_CPU / (Config_ptr->s_BaudRate * 8UL)) - 1);
    2a28:	09 e2       	ldi	r16, 0x29	; 41
    2a2a:	10 e0       	ldi	r17, 0x00	; 0
    2a2c:	e9 81       	ldd	r30, Y+1	; 0x01
    2a2e:	fa 81       	ldd	r31, Y+2	; 0x02
    2a30:	85 81       	ldd	r24, Z+5	; 0x05
    2a32:	96 81       	ldd	r25, Z+6	; 0x06
    2a34:	a7 81       	ldd	r26, Z+7	; 0x07
    2a36:	b0 85       	ldd	r27, Z+8	; 0x08
    2a38:	88 0f       	add	r24, r24
    2a3a:	99 1f       	adc	r25, r25
    2a3c:	aa 1f       	adc	r26, r26
    2a3e:	bb 1f       	adc	r27, r27
    2a40:	88 0f       	add	r24, r24
    2a42:	99 1f       	adc	r25, r25
    2a44:	aa 1f       	adc	r26, r26
    2a46:	bb 1f       	adc	r27, r27
    2a48:	88 0f       	add	r24, r24
    2a4a:	99 1f       	adc	r25, r25
    2a4c:	aa 1f       	adc	r26, r26
    2a4e:	bb 1f       	adc	r27, r27
    2a50:	9c 01       	movw	r18, r24
    2a52:	ad 01       	movw	r20, r26
    2a54:	80 e4       	ldi	r24, 0x40	; 64
    2a56:	92 e4       	ldi	r25, 0x42	; 66
    2a58:	af e0       	ldi	r26, 0x0F	; 15
    2a5a:	b0 e0       	ldi	r27, 0x00	; 0
    2a5c:	bc 01       	movw	r22, r24
    2a5e:	cd 01       	movw	r24, r26
    2a60:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <__udivmodsi4>
    2a64:	da 01       	movw	r26, r20
    2a66:	c9 01       	movw	r24, r18
    2a68:	81 50       	subi	r24, 0x01	; 1
    2a6a:	f8 01       	movw	r30, r16
    2a6c:	80 83       	st	Z, r24

	/**************** Set NULL Terminator Character  *******************/
	if (Config_ptr->s_NULL_Terminator != 0 )
    2a6e:	e9 81       	ldd	r30, Y+1	; 0x01
    2a70:	fa 81       	ldd	r31, Y+2	; 0x02
    2a72:	81 85       	ldd	r24, Z+9	; 0x09
    2a74:	88 23       	and	r24, r24
    2a76:	29 f0       	breq	.+10     	; 0x2a82 <UART_init+0x16a>
		g_NULL_Terminator = Config_ptr->s_NULL_Terminator ;
    2a78:	e9 81       	ldd	r30, Y+1	; 0x01
    2a7a:	fa 81       	ldd	r31, Y+2	; 0x02
    2a7c:	81 85       	ldd	r24, Z+9	; 0x09
    2a7e:	80 93 13 01 	sts	0x0113, r24

}
    2a82:	0f 90       	pop	r0
    2a84:	0f 90       	pop	r0
    2a86:	cf 91       	pop	r28
    2a88:	df 91       	pop	r29
    2a8a:	1f 91       	pop	r17
    2a8c:	0f 91       	pop	r16
    2a8e:	08 95       	ret

00002a90 <UART_sendByte>:
 *
 * Arguments:
 * uint8 Data
 */
void UART_sendByte(const uint8 data)
{
    2a90:	df 93       	push	r29
    2a92:	cf 93       	push	r28
    2a94:	0f 92       	push	r0
    2a96:	cd b7       	in	r28, 0x3d	; 61
    2a98:	de b7       	in	r29, 0x3e	; 62
    2a9a:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE flag is set when the Tx buffer (UDR) is empty and ready for 
	 * transmitting a new byte so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2a9c:	eb e2       	ldi	r30, 0x2B	; 43
    2a9e:	f0 e0       	ldi	r31, 0x00	; 0
    2aa0:	80 81       	ld	r24, Z
    2aa2:	88 2f       	mov	r24, r24
    2aa4:	90 e0       	ldi	r25, 0x00	; 0
    2aa6:	80 72       	andi	r24, 0x20	; 32
    2aa8:	90 70       	andi	r25, 0x00	; 0
    2aaa:	00 97       	sbiw	r24, 0x00	; 0
    2aac:	b9 f3       	breq	.-18     	; 0x2a9c <UART_sendByte+0xc>
	/* Put the required data in the UDR register and it also clear the UDRE flag as 
	 * the UDR register is not empty now */	 
	UDR = data;
    2aae:	ec e2       	ldi	r30, 0x2C	; 44
    2ab0:	f0 e0       	ldi	r31, 0x00	; 0
    2ab2:	89 81       	ldd	r24, Y+1	; 0x01
    2ab4:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/	
}
    2ab6:	0f 90       	pop	r0
    2ab8:	cf 91       	pop	r28
    2aba:	df 91       	pop	r29
    2abc:	08 95       	ret

00002abe <UART_receiveByte>:
 *
 * Return:
 * uint8 Data
 */
uint8 UART_receiveByte(void)
{
    2abe:	df 93       	push	r29
    2ac0:	cf 93       	push	r28
    2ac2:	0f 92       	push	r0
    2ac4:	cd b7       	in	r28, 0x3d	; 61
    2ac6:	de b7       	in	r29, 0x3e	; 62
	if(InterruptIsEnbale(RxInterrupt))
    2ac8:	ea e2       	ldi	r30, 0x2A	; 42
    2aca:	f0 e0       	ldi	r31, 0x00	; 0
    2acc:	80 81       	ld	r24, Z
    2ace:	88 23       	and	r24, r24
    2ad0:	34 f4       	brge	.+12     	; 0x2ade <UART_receiveByte+0x20>
	{
		return g_uartData ;
    2ad2:	80 91 25 01 	lds	r24, 0x0125
    2ad6:	90 91 26 01 	lds	r25, 0x0126
    2ada:	89 83       	std	Y+1, r24	; 0x01
    2adc:	09 c0       	rjmp	.+18     	; 0x2af0 <UART_receiveByte+0x32>
	}
	else
	{
		/* RXC flag is set when the UART receive data so wait until this
		 * flag is set to one */
		while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2ade:	eb e2       	ldi	r30, 0x2B	; 43
    2ae0:	f0 e0       	ldi	r31, 0x00	; 0
    2ae2:	80 81       	ld	r24, Z
    2ae4:	88 23       	and	r24, r24
    2ae6:	dc f7       	brge	.-10     	; 0x2ade <UART_receiveByte+0x20>
		/* Read the received data from the Rx buffer (UDR) and the RXC flag
		   will be cleared after read this data */
		return UDR;
    2ae8:	ec e2       	ldi	r30, 0x2C	; 44
    2aea:	f0 e0       	ldi	r31, 0x00	; 0
    2aec:	80 81       	ld	r24, Z
    2aee:	89 83       	std	Y+1, r24	; 0x01
    2af0:	89 81       	ldd	r24, Y+1	; 0x01
	}
}
    2af2:	0f 90       	pop	r0
    2af4:	cf 91       	pop	r28
    2af6:	df 91       	pop	r29
    2af8:	08 95       	ret

00002afa <UART_sendString>:
 * Send the NULL Terminator '#' twice at the end of The String in
 * UART_sendString Function.
 *
 * 		- Or send it Once if RX Interrupt Disabled. */
void UART_sendString(const uint8 *Str)
{
    2afa:	df 93       	push	r29
    2afc:	cf 93       	push	r28
    2afe:	00 d0       	rcall	.+0      	; 0x2b00 <UART_sendString+0x6>
    2b00:	0f 92       	push	r0
    2b02:	cd b7       	in	r28, 0x3d	; 61
    2b04:	de b7       	in	r29, 0x3e	; 62
    2b06:	9b 83       	std	Y+3, r25	; 0x03
    2b08:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2b0a:	19 82       	std	Y+1, r1	; 0x01
	/* if TX Interrupt Is Enabled */
	if(InterruptIsEnbale(TxInterrupt))
    2b0c:	ea e2       	ldi	r30, 0x2A	; 42
    2b0e:	f0 e0       	ldi	r31, 0x00	; 0
    2b10:	80 81       	ld	r24, Z
    2b12:	88 2f       	mov	r24, r24
    2b14:	90 e0       	ldi	r25, 0x00	; 0
    2b16:	80 74       	andi	r24, 0x40	; 64
    2b18:	90 70       	andi	r25, 0x00	; 0
    2b1a:	00 97       	sbiw	r24, 0x00	; 0
    2b1c:	09 f4       	brne	.+2      	; 0x2b20 <UART_sendString+0x26>
    2b1e:	45 c0       	rjmp	.+138    	; 0x2baa <UART_sendString+0xb0>
	{
		/* Disable TX Interrupt to avoid calling the callback function repeatedly */
		UCSRB &= (~(1<<TXCIE)) ;
    2b20:	aa e2       	ldi	r26, 0x2A	; 42
    2b22:	b0 e0       	ldi	r27, 0x00	; 0
    2b24:	ea e2       	ldi	r30, 0x2A	; 42
    2b26:	f0 e0       	ldi	r31, 0x00	; 0
    2b28:	80 81       	ld	r24, Z
    2b2a:	8f 7b       	andi	r24, 0xBF	; 191
    2b2c:	8c 93       	st	X, r24
    2b2e:	23 c0       	rjmp	.+70     	; 0x2b76 <UART_sendString+0x7c>
		while(Str[i] != '\0')
		{
			if(Str[i+1] == '\0')
    2b30:	89 81       	ldd	r24, Y+1	; 0x01
    2b32:	88 2f       	mov	r24, r24
    2b34:	90 e0       	ldi	r25, 0x00	; 0
    2b36:	9c 01       	movw	r18, r24
    2b38:	2f 5f       	subi	r18, 0xFF	; 255
    2b3a:	3f 4f       	sbci	r19, 0xFF	; 255
    2b3c:	8a 81       	ldd	r24, Y+2	; 0x02
    2b3e:	9b 81       	ldd	r25, Y+3	; 0x03
    2b40:	fc 01       	movw	r30, r24
    2b42:	e2 0f       	add	r30, r18
    2b44:	f3 1f       	adc	r31, r19
    2b46:	80 81       	ld	r24, Z
    2b48:	88 23       	and	r24, r24
    2b4a:	39 f4       	brne	.+14     	; 0x2b5a <UART_sendString+0x60>
			{
				/* Enable TX Interrupt , To call the callback function
				 * after sending last character next loop */
				UCSRB |= (1<<TXCIE) ;
    2b4c:	aa e2       	ldi	r26, 0x2A	; 42
    2b4e:	b0 e0       	ldi	r27, 0x00	; 0
    2b50:	ea e2       	ldi	r30, 0x2A	; 42
    2b52:	f0 e0       	ldi	r31, 0x00	; 0
    2b54:	80 81       	ld	r24, Z
    2b56:	80 64       	ori	r24, 0x40	; 64
    2b58:	8c 93       	st	X, r24
			}
			UART_sendByte(Str[i]);
    2b5a:	89 81       	ldd	r24, Y+1	; 0x01
    2b5c:	28 2f       	mov	r18, r24
    2b5e:	30 e0       	ldi	r19, 0x00	; 0
    2b60:	8a 81       	ldd	r24, Y+2	; 0x02
    2b62:	9b 81       	ldd	r25, Y+3	; 0x03
    2b64:	fc 01       	movw	r30, r24
    2b66:	e2 0f       	add	r30, r18
    2b68:	f3 1f       	adc	r31, r19
    2b6a:	80 81       	ld	r24, Z
    2b6c:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
			i++;
    2b70:	89 81       	ldd	r24, Y+1	; 0x01
    2b72:	8f 5f       	subi	r24, 0xFF	; 255
    2b74:	89 83       	std	Y+1, r24	; 0x01
	/* if TX Interrupt Is Enabled */
	if(InterruptIsEnbale(TxInterrupt))
	{
		/* Disable TX Interrupt to avoid calling the callback function repeatedly */
		UCSRB &= (~(1<<TXCIE)) ;
		while(Str[i] != '\0')
    2b76:	89 81       	ldd	r24, Y+1	; 0x01
    2b78:	28 2f       	mov	r18, r24
    2b7a:	30 e0       	ldi	r19, 0x00	; 0
    2b7c:	8a 81       	ldd	r24, Y+2	; 0x02
    2b7e:	9b 81       	ldd	r25, Y+3	; 0x03
    2b80:	fc 01       	movw	r30, r24
    2b82:	e2 0f       	add	r30, r18
    2b84:	f3 1f       	adc	r31, r19
    2b86:	80 81       	ld	r24, Z
    2b88:	88 23       	and	r24, r24
    2b8a:	91 f6       	brne	.-92     	; 0x2b30 <UART_sendString+0x36>
    2b8c:	19 c0       	rjmp	.+50     	; 0x2bc0 <UART_sendString+0xc6>
	/* else if TX Interrupt Is Disable  */
	else
	{
		while(Str[i] != '\0')
		{
			UART_sendByte(Str[i]);
    2b8e:	89 81       	ldd	r24, Y+1	; 0x01
    2b90:	28 2f       	mov	r18, r24
    2b92:	30 e0       	ldi	r19, 0x00	; 0
    2b94:	8a 81       	ldd	r24, Y+2	; 0x02
    2b96:	9b 81       	ldd	r25, Y+3	; 0x03
    2b98:	fc 01       	movw	r30, r24
    2b9a:	e2 0f       	add	r30, r18
    2b9c:	f3 1f       	adc	r31, r19
    2b9e:	80 81       	ld	r24, Z
    2ba0:	0e 94 48 15 	call	0x2a90	; 0x2a90 <UART_sendByte>
			i++;
    2ba4:	89 81       	ldd	r24, Y+1	; 0x01
    2ba6:	8f 5f       	subi	r24, 0xFF	; 255
    2ba8:	89 83       	std	Y+1, r24	; 0x01
		}
	}
	/* else if TX Interrupt Is Disable  */
	else
	{
		while(Str[i] != '\0')
    2baa:	89 81       	ldd	r24, Y+1	; 0x01
    2bac:	28 2f       	mov	r18, r24
    2bae:	30 e0       	ldi	r19, 0x00	; 0
    2bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    2bb2:	9b 81       	ldd	r25, Y+3	; 0x03
    2bb4:	fc 01       	movw	r30, r24
    2bb6:	e2 0f       	add	r30, r18
    2bb8:	f3 1f       	adc	r31, r19
    2bba:	80 81       	ld	r24, Z
    2bbc:	88 23       	and	r24, r24
    2bbe:	39 f7       	brne	.-50     	; 0x2b8e <UART_sendString+0x94>
		{
			UART_sendByte(Str[i]);
			i++;
		}
	}
}
    2bc0:	0f 90       	pop	r0
    2bc2:	0f 90       	pop	r0
    2bc4:	0f 90       	pop	r0
    2bc6:	cf 91       	pop	r28
    2bc8:	df 91       	pop	r29
    2bca:	08 95       	ret

00002bcc <UART_receiveString>:
 *
 * Arguments:
 * 	Array address to Store The Data
 */
void UART_receiveString(uint8 *Str)
{
    2bcc:	0f 93       	push	r16
    2bce:	1f 93       	push	r17
    2bd0:	df 93       	push	r29
    2bd2:	cf 93       	push	r28
    2bd4:	00 d0       	rcall	.+0      	; 0x2bd6 <UART_receiveString+0xa>
    2bd6:	0f 92       	push	r0
    2bd8:	cd b7       	in	r28, 0x3d	; 61
    2bda:	de b7       	in	r29, 0x3e	; 62
    2bdc:	9b 83       	std	Y+3, r25	; 0x03
    2bde:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2be0:	19 82       	std	Y+1, r1	; 0x01
	/* If RX Interrupt Enabled */
	if(InterruptIsEnbale(RxInterrupt))
    2be2:	ea e2       	ldi	r30, 0x2A	; 42
    2be4:	f0 e0       	ldi	r31, 0x00	; 0
    2be6:	80 81       	ld	r24, Z
    2be8:	88 23       	and	r24, r24
    2bea:	0c f0       	brlt	.+2      	; 0x2bee <UART_receiveString+0x22>
    2bec:	5a c0       	rjmp	.+180    	; 0x2ca2 <UART_receiveString+0xd6>
	{
		/* Disable RX Interrupt to avoid calling the callback function repeatedly */
		UCSRB &= (~(1<<RXCIE)) ;
    2bee:	aa e2       	ldi	r26, 0x2A	; 42
    2bf0:	b0 e0       	ldi	r27, 0x00	; 0
    2bf2:	ea e2       	ldi	r30, 0x2A	; 42
    2bf4:	f0 e0       	ldi	r31, 0x00	; 0
    2bf6:	80 81       	ld	r24, Z
    2bf8:	8f 77       	andi	r24, 0x7F	; 127
    2bfa:	8c 93       	st	X, r24

		Str[i] = UART_receiveByte();
    2bfc:	89 81       	ldd	r24, Y+1	; 0x01
    2bfe:	28 2f       	mov	r18, r24
    2c00:	30 e0       	ldi	r19, 0x00	; 0
    2c02:	8a 81       	ldd	r24, Y+2	; 0x02
    2c04:	9b 81       	ldd	r25, Y+3	; 0x03
    2c06:	8c 01       	movw	r16, r24
    2c08:	02 0f       	add	r16, r18
    2c0a:	13 1f       	adc	r17, r19
    2c0c:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
    2c10:	f8 01       	movw	r30, r16
    2c12:	80 83       	st	Z, r24
    2c14:	2f c0       	rjmp	.+94     	; 0x2c74 <UART_receiveString+0xa8>
		while(Str[i] != g_NULL_Terminator )
		{
			i++;
    2c16:	89 81       	ldd	r24, Y+1	; 0x01
    2c18:	8f 5f       	subi	r24, 0xFF	; 255
    2c1a:	89 83       	std	Y+1, r24	; 0x01
			Str[i] = UART_receiveByte();
    2c1c:	89 81       	ldd	r24, Y+1	; 0x01
    2c1e:	28 2f       	mov	r18, r24
    2c20:	30 e0       	ldi	r19, 0x00	; 0
    2c22:	8a 81       	ldd	r24, Y+2	; 0x02
    2c24:	9b 81       	ldd	r25, Y+3	; 0x03
    2c26:	8c 01       	movw	r16, r24
    2c28:	02 0f       	add	r16, r18
    2c2a:	13 1f       	adc	r17, r19
    2c2c:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
    2c30:	f8 01       	movw	r30, r16
    2c32:	80 83       	st	Z, r24
			if(Str[i] == g_NULL_Terminator)
    2c34:	89 81       	ldd	r24, Y+1	; 0x01
    2c36:	28 2f       	mov	r18, r24
    2c38:	30 e0       	ldi	r19, 0x00	; 0
    2c3a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c3c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c3e:	fc 01       	movw	r30, r24
    2c40:	e2 0f       	add	r30, r18
    2c42:	f3 1f       	adc	r31, r19
    2c44:	90 81       	ld	r25, Z
    2c46:	80 91 13 01 	lds	r24, 0x0113
    2c4a:	98 17       	cp	r25, r24
    2c4c:	99 f4       	brne	.+38     	; 0x2c74 <UART_receiveString+0xa8>
			{
				/* Enable RX Interrupt , To call the callback function
				 * after receiving last character next loop */
				UCSRB |= (1<<RXCIE) ;
    2c4e:	aa e2       	ldi	r26, 0x2A	; 42
    2c50:	b0 e0       	ldi	r27, 0x00	; 0
    2c52:	ea e2       	ldi	r30, 0x2A	; 42
    2c54:	f0 e0       	ldi	r31, 0x00	; 0
    2c56:	80 81       	ld	r24, Z
    2c58:	80 68       	ori	r24, 0x80	; 128
    2c5a:	8c 93       	st	X, r24

				/* receive the duplicated NULL Terminator to set Receiving flag
				 * and fire the ISR*/
				Str[i] = UART_receiveByte();
    2c5c:	89 81       	ldd	r24, Y+1	; 0x01
    2c5e:	28 2f       	mov	r18, r24
    2c60:	30 e0       	ldi	r19, 0x00	; 0
    2c62:	8a 81       	ldd	r24, Y+2	; 0x02
    2c64:	9b 81       	ldd	r25, Y+3	; 0x03
    2c66:	8c 01       	movw	r16, r24
    2c68:	02 0f       	add	r16, r18
    2c6a:	13 1f       	adc	r17, r19
    2c6c:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
    2c70:	f8 01       	movw	r30, r16
    2c72:	80 83       	st	Z, r24
	{
		/* Disable RX Interrupt to avoid calling the callback function repeatedly */
		UCSRB &= (~(1<<RXCIE)) ;

		Str[i] = UART_receiveByte();
		while(Str[i] != g_NULL_Terminator )
    2c74:	89 81       	ldd	r24, Y+1	; 0x01
    2c76:	28 2f       	mov	r18, r24
    2c78:	30 e0       	ldi	r19, 0x00	; 0
    2c7a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c7c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c7e:	fc 01       	movw	r30, r24
    2c80:	e2 0f       	add	r30, r18
    2c82:	f3 1f       	adc	r31, r19
    2c84:	90 81       	ld	r25, Z
    2c86:	80 91 13 01 	lds	r24, 0x0113
    2c8a:	98 17       	cp	r25, r24
    2c8c:	21 f6       	brne	.-120    	; 0x2c16 <UART_receiveString+0x4a>
				/* receive the duplicated NULL Terminator to set Receiving flag
				 * and fire the ISR*/
				Str[i] = UART_receiveByte();
			}
		}
		Str[i] = '\0';
    2c8e:	89 81       	ldd	r24, Y+1	; 0x01
    2c90:	28 2f       	mov	r18, r24
    2c92:	30 e0       	ldi	r19, 0x00	; 0
    2c94:	8a 81       	ldd	r24, Y+2	; 0x02
    2c96:	9b 81       	ldd	r25, Y+3	; 0x03
    2c98:	fc 01       	movw	r30, r24
    2c9a:	e2 0f       	add	r30, r18
    2c9c:	f3 1f       	adc	r31, r19
    2c9e:	10 82       	st	Z, r1
    2ca0:	32 c0       	rjmp	.+100    	; 0x2d06 <UART_receiveString+0x13a>
	}
	/* Else If RX Interrupt Disabled */
	else
	{
		Str[i] = UART_receiveByte();
    2ca2:	89 81       	ldd	r24, Y+1	; 0x01
    2ca4:	28 2f       	mov	r18, r24
    2ca6:	30 e0       	ldi	r19, 0x00	; 0
    2ca8:	8a 81       	ldd	r24, Y+2	; 0x02
    2caa:	9b 81       	ldd	r25, Y+3	; 0x03
    2cac:	8c 01       	movw	r16, r24
    2cae:	02 0f       	add	r16, r18
    2cb0:	13 1f       	adc	r17, r19
    2cb2:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
    2cb6:	f8 01       	movw	r30, r16
    2cb8:	80 83       	st	Z, r24
    2cba:	0f c0       	rjmp	.+30     	; 0x2cda <UART_receiveString+0x10e>
		while(Str[i] != g_NULL_Terminator )
		{
			i++;
    2cbc:	89 81       	ldd	r24, Y+1	; 0x01
    2cbe:	8f 5f       	subi	r24, 0xFF	; 255
    2cc0:	89 83       	std	Y+1, r24	; 0x01
			Str[i] = UART_receiveByte();
    2cc2:	89 81       	ldd	r24, Y+1	; 0x01
    2cc4:	28 2f       	mov	r18, r24
    2cc6:	30 e0       	ldi	r19, 0x00	; 0
    2cc8:	8a 81       	ldd	r24, Y+2	; 0x02
    2cca:	9b 81       	ldd	r25, Y+3	; 0x03
    2ccc:	8c 01       	movw	r16, r24
    2cce:	02 0f       	add	r16, r18
    2cd0:	13 1f       	adc	r17, r19
    2cd2:	0e 94 5f 15 	call	0x2abe	; 0x2abe <UART_receiveByte>
    2cd6:	f8 01       	movw	r30, r16
    2cd8:	80 83       	st	Z, r24
	}
	/* Else If RX Interrupt Disabled */
	else
	{
		Str[i] = UART_receiveByte();
		while(Str[i] != g_NULL_Terminator )
    2cda:	89 81       	ldd	r24, Y+1	; 0x01
    2cdc:	28 2f       	mov	r18, r24
    2cde:	30 e0       	ldi	r19, 0x00	; 0
    2ce0:	8a 81       	ldd	r24, Y+2	; 0x02
    2ce2:	9b 81       	ldd	r25, Y+3	; 0x03
    2ce4:	fc 01       	movw	r30, r24
    2ce6:	e2 0f       	add	r30, r18
    2ce8:	f3 1f       	adc	r31, r19
    2cea:	90 81       	ld	r25, Z
    2cec:	80 91 13 01 	lds	r24, 0x0113
    2cf0:	98 17       	cp	r25, r24
    2cf2:	21 f7       	brne	.-56     	; 0x2cbc <UART_receiveString+0xf0>
		{
			i++;
			Str[i] = UART_receiveByte();
		}
		Str[i] = '\0';
    2cf4:	89 81       	ldd	r24, Y+1	; 0x01
    2cf6:	28 2f       	mov	r18, r24
    2cf8:	30 e0       	ldi	r19, 0x00	; 0
    2cfa:	8a 81       	ldd	r24, Y+2	; 0x02
    2cfc:	9b 81       	ldd	r25, Y+3	; 0x03
    2cfe:	fc 01       	movw	r30, r24
    2d00:	e2 0f       	add	r30, r18
    2d02:	f3 1f       	adc	r31, r19
    2d04:	10 82       	st	Z, r1
	}
}
    2d06:	0f 90       	pop	r0
    2d08:	0f 90       	pop	r0
    2d0a:	0f 90       	pop	r0
    2d0c:	cf 91       	pop	r28
    2d0e:	df 91       	pop	r29
    2d10:	1f 91       	pop	r17
    2d12:	0f 91       	pop	r16
    2d14:	08 95       	ret

00002d16 <UART_RXC_setCallBack>:
/*
 * Description:
 * Function to set the Call Back function address For RX ISR.
 */
void UART_RXC_setCallBack(void(*a_ptr)(void))
{
    2d16:	df 93       	push	r29
    2d18:	cf 93       	push	r28
    2d1a:	00 d0       	rcall	.+0      	; 0x2d1c <UART_RXC_setCallBack+0x6>
    2d1c:	cd b7       	in	r28, 0x3d	; 61
    2d1e:	de b7       	in	r29, 0x3e	; 62
    2d20:	9a 83       	std	Y+2, r25	; 0x02
    2d22:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_UART_RXC_callBack_ptr = a_ptr;
    2d24:	89 81       	ldd	r24, Y+1	; 0x01
    2d26:	9a 81       	ldd	r25, Y+2	; 0x02
    2d28:	90 93 28 01 	sts	0x0128, r25
    2d2c:	80 93 27 01 	sts	0x0127, r24
}
    2d30:	0f 90       	pop	r0
    2d32:	0f 90       	pop	r0
    2d34:	cf 91       	pop	r28
    2d36:	df 91       	pop	r29
    2d38:	08 95       	ret

00002d3a <UART_TXC_setCallBack>:
/*
 * Description:
 * Function to set the Call Back function address For TX ISR.
 */
void UART_TXC_setCallBack(void(*a_ptr)(void))
{
    2d3a:	df 93       	push	r29
    2d3c:	cf 93       	push	r28
    2d3e:	00 d0       	rcall	.+0      	; 0x2d40 <UART_TXC_setCallBack+0x6>
    2d40:	cd b7       	in	r28, 0x3d	; 61
    2d42:	de b7       	in	r29, 0x3e	; 62
    2d44:	9a 83       	std	Y+2, r25	; 0x02
    2d46:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_UART_TXC_callBack_ptr = a_ptr;
    2d48:	89 81       	ldd	r24, Y+1	; 0x01
    2d4a:	9a 81       	ldd	r25, Y+2	; 0x02
    2d4c:	90 93 2a 01 	sts	0x012A, r25
    2d50:	80 93 29 01 	sts	0x0129, r24
}
    2d54:	0f 90       	pop	r0
    2d56:	0f 90       	pop	r0
    2d58:	cf 91       	pop	r28
    2d5a:	df 91       	pop	r29
    2d5c:	08 95       	ret

00002d5e <UART_UDRE_setCallBack>:
/*
 * Description:
 * Function to set the Call Back function address DRE ISR.
 */
void UART_UDRE_setCallBack(void(*a_ptr)(void))
{
    2d5e:	df 93       	push	r29
    2d60:	cf 93       	push	r28
    2d62:	00 d0       	rcall	.+0      	; 0x2d64 <UART_UDRE_setCallBack+0x6>
    2d64:	cd b7       	in	r28, 0x3d	; 61
    2d66:	de b7       	in	r29, 0x3e	; 62
    2d68:	9a 83       	std	Y+2, r25	; 0x02
    2d6a:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_UART_UDRE_callBack_ptr = a_ptr;
    2d6c:	89 81       	ldd	r24, Y+1	; 0x01
    2d6e:	9a 81       	ldd	r25, Y+2	; 0x02
    2d70:	90 93 2c 01 	sts	0x012C, r25
    2d74:	80 93 2b 01 	sts	0x012B, r24
}
    2d78:	0f 90       	pop	r0
    2d7a:	0f 90       	pop	r0
    2d7c:	cf 91       	pop	r28
    2d7e:	df 91       	pop	r29
    2d80:	08 95       	ret

00002d82 <__udivmodsi4>:
    2d82:	a1 e2       	ldi	r26, 0x21	; 33
    2d84:	1a 2e       	mov	r1, r26
    2d86:	aa 1b       	sub	r26, r26
    2d88:	bb 1b       	sub	r27, r27
    2d8a:	fd 01       	movw	r30, r26
    2d8c:	0d c0       	rjmp	.+26     	; 0x2da8 <__udivmodsi4_ep>

00002d8e <__udivmodsi4_loop>:
    2d8e:	aa 1f       	adc	r26, r26
    2d90:	bb 1f       	adc	r27, r27
    2d92:	ee 1f       	adc	r30, r30
    2d94:	ff 1f       	adc	r31, r31
    2d96:	a2 17       	cp	r26, r18
    2d98:	b3 07       	cpc	r27, r19
    2d9a:	e4 07       	cpc	r30, r20
    2d9c:	f5 07       	cpc	r31, r21
    2d9e:	20 f0       	brcs	.+8      	; 0x2da8 <__udivmodsi4_ep>
    2da0:	a2 1b       	sub	r26, r18
    2da2:	b3 0b       	sbc	r27, r19
    2da4:	e4 0b       	sbc	r30, r20
    2da6:	f5 0b       	sbc	r31, r21

00002da8 <__udivmodsi4_ep>:
    2da8:	66 1f       	adc	r22, r22
    2daa:	77 1f       	adc	r23, r23
    2dac:	88 1f       	adc	r24, r24
    2dae:	99 1f       	adc	r25, r25
    2db0:	1a 94       	dec	r1
    2db2:	69 f7       	brne	.-38     	; 0x2d8e <__udivmodsi4_loop>
    2db4:	60 95       	com	r22
    2db6:	70 95       	com	r23
    2db8:	80 95       	com	r24
    2dba:	90 95       	com	r25
    2dbc:	9b 01       	movw	r18, r22
    2dbe:	ac 01       	movw	r20, r24
    2dc0:	bd 01       	movw	r22, r26
    2dc2:	cf 01       	movw	r24, r30
    2dc4:	08 95       	ret

00002dc6 <__prologue_saves__>:
    2dc6:	2f 92       	push	r2
    2dc8:	3f 92       	push	r3
    2dca:	4f 92       	push	r4
    2dcc:	5f 92       	push	r5
    2dce:	6f 92       	push	r6
    2dd0:	7f 92       	push	r7
    2dd2:	8f 92       	push	r8
    2dd4:	9f 92       	push	r9
    2dd6:	af 92       	push	r10
    2dd8:	bf 92       	push	r11
    2dda:	cf 92       	push	r12
    2ddc:	df 92       	push	r13
    2dde:	ef 92       	push	r14
    2de0:	ff 92       	push	r15
    2de2:	0f 93       	push	r16
    2de4:	1f 93       	push	r17
    2de6:	cf 93       	push	r28
    2de8:	df 93       	push	r29
    2dea:	cd b7       	in	r28, 0x3d	; 61
    2dec:	de b7       	in	r29, 0x3e	; 62
    2dee:	ca 1b       	sub	r28, r26
    2df0:	db 0b       	sbc	r29, r27
    2df2:	0f b6       	in	r0, 0x3f	; 63
    2df4:	f8 94       	cli
    2df6:	de bf       	out	0x3e, r29	; 62
    2df8:	0f be       	out	0x3f, r0	; 63
    2dfa:	cd bf       	out	0x3d, r28	; 61
    2dfc:	09 94       	ijmp

00002dfe <__epilogue_restores__>:
    2dfe:	2a 88       	ldd	r2, Y+18	; 0x12
    2e00:	39 88       	ldd	r3, Y+17	; 0x11
    2e02:	48 88       	ldd	r4, Y+16	; 0x10
    2e04:	5f 84       	ldd	r5, Y+15	; 0x0f
    2e06:	6e 84       	ldd	r6, Y+14	; 0x0e
    2e08:	7d 84       	ldd	r7, Y+13	; 0x0d
    2e0a:	8c 84       	ldd	r8, Y+12	; 0x0c
    2e0c:	9b 84       	ldd	r9, Y+11	; 0x0b
    2e0e:	aa 84       	ldd	r10, Y+10	; 0x0a
    2e10:	b9 84       	ldd	r11, Y+9	; 0x09
    2e12:	c8 84       	ldd	r12, Y+8	; 0x08
    2e14:	df 80       	ldd	r13, Y+7	; 0x07
    2e16:	ee 80       	ldd	r14, Y+6	; 0x06
    2e18:	fd 80       	ldd	r15, Y+5	; 0x05
    2e1a:	0c 81       	ldd	r16, Y+4	; 0x04
    2e1c:	1b 81       	ldd	r17, Y+3	; 0x03
    2e1e:	aa 81       	ldd	r26, Y+2	; 0x02
    2e20:	b9 81       	ldd	r27, Y+1	; 0x01
    2e22:	ce 0f       	add	r28, r30
    2e24:	d1 1d       	adc	r29, r1
    2e26:	0f b6       	in	r0, 0x3f	; 63
    2e28:	f8 94       	cli
    2e2a:	de bf       	out	0x3e, r29	; 62
    2e2c:	0f be       	out	0x3f, r0	; 63
    2e2e:	cd bf       	out	0x3d, r28	; 61
    2e30:	ed 01       	movw	r28, r26
    2e32:	08 95       	ret

00002e34 <itoa>:
    2e34:	fb 01       	movw	r30, r22
    2e36:	9f 01       	movw	r18, r30
    2e38:	e8 94       	clt
    2e3a:	42 30       	cpi	r20, 0x02	; 2
    2e3c:	c4 f0       	brlt	.+48     	; 0x2e6e <itoa+0x3a>
    2e3e:	45 32       	cpi	r20, 0x25	; 37
    2e40:	b4 f4       	brge	.+44     	; 0x2e6e <itoa+0x3a>
    2e42:	4a 30       	cpi	r20, 0x0A	; 10
    2e44:	29 f4       	brne	.+10     	; 0x2e50 <itoa+0x1c>
    2e46:	97 fb       	bst	r25, 7
    2e48:	1e f4       	brtc	.+6      	; 0x2e50 <itoa+0x1c>
    2e4a:	90 95       	com	r25
    2e4c:	81 95       	neg	r24
    2e4e:	9f 4f       	sbci	r25, 0xFF	; 255
    2e50:	64 2f       	mov	r22, r20
    2e52:	77 27       	eor	r23, r23
    2e54:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <__udivmodhi4>
    2e58:	80 5d       	subi	r24, 0xD0	; 208
    2e5a:	8a 33       	cpi	r24, 0x3A	; 58
    2e5c:	0c f0       	brlt	.+2      	; 0x2e60 <itoa+0x2c>
    2e5e:	89 5d       	subi	r24, 0xD9	; 217
    2e60:	81 93       	st	Z+, r24
    2e62:	cb 01       	movw	r24, r22
    2e64:	00 97       	sbiw	r24, 0x00	; 0
    2e66:	a1 f7       	brne	.-24     	; 0x2e50 <itoa+0x1c>
    2e68:	16 f4       	brtc	.+4      	; 0x2e6e <itoa+0x3a>
    2e6a:	5d e2       	ldi	r21, 0x2D	; 45
    2e6c:	51 93       	st	Z+, r21
    2e6e:	10 82       	st	Z, r1
    2e70:	c9 01       	movw	r24, r18
    2e72:	0c 94 3b 17 	jmp	0x2e76	; 0x2e76 <strrev>

00002e76 <strrev>:
    2e76:	dc 01       	movw	r26, r24
    2e78:	fc 01       	movw	r30, r24
    2e7a:	67 2f       	mov	r22, r23
    2e7c:	71 91       	ld	r23, Z+
    2e7e:	77 23       	and	r23, r23
    2e80:	e1 f7       	brne	.-8      	; 0x2e7a <strrev+0x4>
    2e82:	32 97       	sbiw	r30, 0x02	; 2
    2e84:	04 c0       	rjmp	.+8      	; 0x2e8e <strrev+0x18>
    2e86:	7c 91       	ld	r23, X
    2e88:	6d 93       	st	X+, r22
    2e8a:	70 83       	st	Z, r23
    2e8c:	62 91       	ld	r22, -Z
    2e8e:	ae 17       	cp	r26, r30
    2e90:	bf 07       	cpc	r27, r31
    2e92:	c8 f3       	brcs	.-14     	; 0x2e86 <strrev+0x10>
    2e94:	08 95       	ret

00002e96 <__udivmodhi4>:
    2e96:	aa 1b       	sub	r26, r26
    2e98:	bb 1b       	sub	r27, r27
    2e9a:	51 e1       	ldi	r21, 0x11	; 17
    2e9c:	07 c0       	rjmp	.+14     	; 0x2eac <__udivmodhi4_ep>

00002e9e <__udivmodhi4_loop>:
    2e9e:	aa 1f       	adc	r26, r26
    2ea0:	bb 1f       	adc	r27, r27
    2ea2:	a6 17       	cp	r26, r22
    2ea4:	b7 07       	cpc	r27, r23
    2ea6:	10 f0       	brcs	.+4      	; 0x2eac <__udivmodhi4_ep>
    2ea8:	a6 1b       	sub	r26, r22
    2eaa:	b7 0b       	sbc	r27, r23

00002eac <__udivmodhi4_ep>:
    2eac:	88 1f       	adc	r24, r24
    2eae:	99 1f       	adc	r25, r25
    2eb0:	5a 95       	dec	r21
    2eb2:	a9 f7       	brne	.-22     	; 0x2e9e <__udivmodhi4_loop>
    2eb4:	80 95       	com	r24
    2eb6:	90 95       	com	r25
    2eb8:	bc 01       	movw	r22, r24
    2eba:	cd 01       	movw	r24, r26
    2ebc:	08 95       	ret

00002ebe <_exit>:
    2ebe:	f8 94       	cli

00002ec0 <__stop_program>:
    2ec0:	ff cf       	rjmp	.-2      	; 0x2ec0 <__stop_program>
