module PIPO(input [3:0] d, output reg [3:0] y, input clk);
  always@(posedge clk)begin
    y[3]<=d[3];
  y[2]<=d[2];
  y[1]<=d[1];
  y[0]<=d[0];
  end

endmodule
