<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_194374'>
<a name="inst_tag_194374"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194374" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194374_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194374_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194374_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194374_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194375'>
<a name="inst_tag_194375"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194375" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194375_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194375_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194375_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194375_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194376'>
<a name="inst_tag_194376"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194376" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194376_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194376_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194376_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194376_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194377'>
<a name="inst_tag_194377"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194377" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194377_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194377_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194377_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194377_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194378'>
<a name="inst_tag_194378"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194378" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194378_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194378_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194378_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194378_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194379'>
<a name="inst_tag_194379"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194379" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194379_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194379_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194379_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194379_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194380'>
<a name="inst_tag_194380"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194380" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194380_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194380_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194380_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194380_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194381'>
<a name="inst_tag_194381"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194381" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194381_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194381_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194381_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194381_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194382'>
<a name="inst_tag_194382"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194382" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194382_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194382_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194382_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194382_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194383'>
<a name="inst_tag_194383"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194383" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194383_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194383_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194383_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194383_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194384'>
<a name="inst_tag_194384"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194384" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194384_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194384_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194384_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194384_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194385'>
<a name="inst_tag_194385"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194385" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194385_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194385_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194385_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194385_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194386'>
<a name="inst_tag_194386"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194386" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194386_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194386_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194386_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194386_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194387'>
<a name="inst_tag_194387"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_194387" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194387_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194387_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194387_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194387_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2781.html#inst_tag_249982" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194388'>
<a name="inst_tag_194388"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194388" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194388_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194388_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194388_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194388_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1690.html#inst_tag_133012" >Xpc</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194389'>
<a name="inst_tag_194389"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194389" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194389_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194389_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194389_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194389_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1690.html#inst_tag_133012" >Xpc</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194390'>
<a name="inst_tag_194390"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194390" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194390_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194390_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194390_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194390_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1690.html#inst_tag_133012" >Xpc</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194391'>
<a name="inst_tag_194391"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194391" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194391_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194391_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194391_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194391_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2405.html#inst_tag_207266" >Xtff2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194392'>
<a name="inst_tag_194392"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194392" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194392_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194392_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194392_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194392_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2405.html#inst_tag_207267" >Xtff3</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194393'>
<a name="inst_tag_194393"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194393" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194393_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194393_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194393_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194393_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2405.html#inst_tag_207268" >Xtff4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194394'>
<a name="inst_tag_194394"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194394" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194394_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194394_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194394_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194394_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2405.html#inst_tag_207269" >Xtff5</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194395'>
<a name="inst_tag_194395"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194395" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194395_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194395_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194395_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194395_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2405.html#inst_tag_207270" >Xtff6</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194396'>
<a name="inst_tag_194396"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194396" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194396_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194396_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194396_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194396_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2405.html#inst_tag_207271" >Xtff7</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194397'>
<a name="inst_tag_194397"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194397" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194397_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194397_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194397_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194397_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2405.html#inst_tag_207272" >Xtff8</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194398'>
<a name="inst_tag_194398"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194398" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194398_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194398_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194398_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194398_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2405.html#inst_tag_207273" >Xtff9</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194399'>
<a name="inst_tag_194399"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_194399" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194399_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194399_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194399_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194399_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2336.html#inst_tag_206757" >Xtff1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194400'>
<a name="inst_tag_194400"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy16.html#tag_urg_inst_194400" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194400_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194400_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194400_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194400_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1289.html#inst_tag_80857" >Xstartup</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194401'>
<a name="inst_tag_194401"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy16.html#tag_urg_inst_194401" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194401_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194401_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194401_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194401_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1289.html#inst_tag_80857" >Xstartup</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194402'>
<a name="inst_tag_194402"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy16.html#tag_urg_inst_194402" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194402_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194402_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194402_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194402_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2149.html#inst_tag_183892" >Xdiv2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194403'>
<a name="inst_tag_194403"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy16.html#tag_urg_inst_194403" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194403_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194403_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194403_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194403_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod105.html#inst_tag_11527" >X6</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194404'>
<a name="inst_tag_194404"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy16.html#tag_urg_inst_194404" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194404_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194404_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194404_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194404_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod105.html#inst_tag_11527" >X6</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194405'>
<a name="inst_tag_194405"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy16.html#tag_urg_inst_194405" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194405_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194405_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194405_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194405_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2262.html#inst_tag_195585" >Xpfd_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194406'>
<a name="inst_tag_194406"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy16.html#tag_urg_inst_194406" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194406_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194406_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194406_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194406_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2262.html#inst_tag_195585" >Xpfd_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194407'>
<a name="inst_tag_194407"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_194407" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 19.77</td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194407_Line" > 45.45</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194407_Cond" > 13.64</a></td>
<td class="s0 cl rt"><a href="mod2211_4.html#inst_tag_194407_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2211_4.html#inst_tag_194407_Branch" > 20.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 19.77</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s1 cl rt"> 13.64</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod72.html#inst_tag_2476" >Xbbpfd_logic</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194408'>
<a name="inst_tag_194408"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy18.html#tag_urg_inst_194408" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194408_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194408_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194408_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194408_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2146.html#inst_tag_183889" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194409'>
<a name="inst_tag_194409"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy18.html#tag_urg_inst_194409" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194409_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194409_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194409_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194409_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2146.html#inst_tag_183889" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194410'>
<a name="inst_tag_194410"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy18.html#tag_urg_inst_194410" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194410_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194410_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod2211_4.html#inst_tag_194410_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194410_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2146.html#inst_tag_183889" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194411'>
<a name="inst_tag_194411"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy18.html#tag_urg_inst_194411" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194411_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194411_Cond" > 18.18</a></td>
<td class="s3 cl rt"><a href="mod2211_4.html#inst_tag_194411_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194411_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2146.html#inst_tag_183889" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194412'>
<a name="inst_tag_194412"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy18.html#tag_urg_inst_194412" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.70</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194412_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194412_Cond" > 18.18</a></td>
<td class="s2 cl rt"><a href="mod2211_4.html#inst_tag_194412_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194412_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.70</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2146.html#inst_tag_183889" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194413'>
<a name="inst_tag_194413"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy18.html#tag_urg_inst_194413" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194413_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194413_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194413_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194413_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2146.html#inst_tag_183889" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194414'>
<a name="inst_tag_194414"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy18.html#tag_urg_inst_194414" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194414_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194414_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194414_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194414_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2146.html#inst_tag_183889" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194415'>
<a name="inst_tag_194415"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy18.html#tag_urg_inst_194415" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod2211_4.html#inst_tag_194415_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194415_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod2211_4.html#inst_tag_194415_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2211_4.html#inst_tag_194415_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2146.html#inst_tag_183889" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod2211.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_194374"  onclick="showContent('inst_tag_194374')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a><br>
<a href="#inst_tag_194375"  onclick="showContent('inst_tag_194375')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a><br>
<a href="#inst_tag_194376"  onclick="showContent('inst_tag_194376')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a><br>
<a href="#inst_tag_194377"  onclick="showContent('inst_tag_194377')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a><br>
<a href="#inst_tag_194378"  onclick="showContent('inst_tag_194378')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a><br>
<a href="#inst_tag_194379"  onclick="showContent('inst_tag_194379')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a><br>
<a href="#inst_tag_194380"  onclick="showContent('inst_tag_194380')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a><br>
<a href="#inst_tag_194381"  onclick="showContent('inst_tag_194381')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a><br>
<a href="#inst_tag_194382"  onclick="showContent('inst_tag_194382')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a><br>
<a href="#inst_tag_194383"  onclick="showContent('inst_tag_194383')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a><br>
<a href="#inst_tag_194384"  onclick="showContent('inst_tag_194384')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a><br>
<a href="#inst_tag_194385"  onclick="showContent('inst_tag_194385')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a><br>
<a href="#inst_tag_194386"  onclick="showContent('inst_tag_194386')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a><br>
<a href="#inst_tag_194387"  onclick="showContent('inst_tag_194387')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a><br>
<a href="#inst_tag_194388"  onclick="showContent('inst_tag_194388')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a><br>
<a href="#inst_tag_194389"  onclick="showContent('inst_tag_194389')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a><br>
<a href="#inst_tag_194390"  onclick="showContent('inst_tag_194390')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a><br>
<a href="#inst_tag_194391"  onclick="showContent('inst_tag_194391')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a><br>
<a href="#inst_tag_194392"  onclick="showContent('inst_tag_194392')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a><br>
<a href="#inst_tag_194393"  onclick="showContent('inst_tag_194393')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a><br>
<a href="#inst_tag_194394"  onclick="showContent('inst_tag_194394')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a><br>
<a href="#inst_tag_194395"  onclick="showContent('inst_tag_194395')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a><br>
<a href="#inst_tag_194396"  onclick="showContent('inst_tag_194396')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a><br>
<a href="#inst_tag_194397"  onclick="showContent('inst_tag_194397')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a><br>
<a href="#inst_tag_194398"  onclick="showContent('inst_tag_194398')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a><br>
<a href="#inst_tag_194399"  onclick="showContent('inst_tag_194399')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a><br>
<a href="#inst_tag_194400"  onclick="showContent('inst_tag_194400')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a><br>
<a href="#inst_tag_194401"  onclick="showContent('inst_tag_194401')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a><br>
<a href="#inst_tag_194402"  onclick="showContent('inst_tag_194402')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a><br>
<a href="#inst_tag_194403"  onclick="showContent('inst_tag_194403')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a><br>
<a href="#inst_tag_194404"  onclick="showContent('inst_tag_194404')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a><br>
<a href="#inst_tag_194405"  onclick="showContent('inst_tag_194405')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a><br>
<a href="#inst_tag_194406"  onclick="showContent('inst_tag_194406')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a><br>
<a href="#inst_tag_194407"  onclick="showContent('inst_tag_194407')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a><br>
<a href="#inst_tag_194408"  onclick="showContent('inst_tag_194408')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a><br>
<a href="#inst_tag_194409"  onclick="showContent('inst_tag_194409')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a><br>
<a href="#inst_tag_194410"  onclick="showContent('inst_tag_194410')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a><br>
<a href="#inst_tag_194411"  onclick="showContent('inst_tag_194411')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a><br>
<a href="#inst_tag_194412"  onclick="showContent('inst_tag_194412')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a><br>
<a href="#inst_tag_194413"  onclick="showContent('inst_tag_194413')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a><br>
<a href="#inst_tag_194414"  onclick="showContent('inst_tag_194414')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a><br>
<a href="#inst_tag_194415"  onclick="showContent('inst_tag_194415')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_194374'>
<a name="inst_tag_194374_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194374" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194374_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194374" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194374_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194374" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194374_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194374" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194375'>
<a name="inst_tag_194375_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194375" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194375_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194375" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194375_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194375" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194375_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194375" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194376'>
<a name="inst_tag_194376_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194376" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194376_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194376" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194376_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194376" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194376_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194376" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194377'>
<a name="inst_tag_194377_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194377" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194377_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194377" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194377_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194377" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194377_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194377" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194378'>
<a name="inst_tag_194378_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194378" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194378_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194378" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194378_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194378" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194378_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194378" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194379'>
<a name="inst_tag_194379_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194379" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194379_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194379" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194379_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194379" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194379_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194379" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194380'>
<a name="inst_tag_194380_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194380" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194380_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194380" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194380_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194380" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194380_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194380" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194381'>
<a name="inst_tag_194381_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194381" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194381_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194381" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194381_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194381" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194381_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194381" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194382'>
<a name="inst_tag_194382_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194382" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194382_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194382" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194382_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194382" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194382_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194382" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194383'>
<a name="inst_tag_194383_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194383" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194383_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194383" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194383_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194383" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194383_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194383" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194384'>
<a name="inst_tag_194384_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194384" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194384_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194384" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194384_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194384" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194384_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194384" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194385'>
<a name="inst_tag_194385_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194385" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194385_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194385" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194385_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194385" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194385_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194385" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194386'>
<a name="inst_tag_194386_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194386" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194386_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194386" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194386_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194386" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194386_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194386" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194387'>
<a name="inst_tag_194387_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194387" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194387_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194387" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194387_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194387" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194387_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194387" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194388'>
<a name="inst_tag_194388_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194388" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194388_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194388" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194388_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194388" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194388_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194388" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194389'>
<a name="inst_tag_194389_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194389" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194389_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194389" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194389_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194389" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194389_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194389" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194390'>
<a name="inst_tag_194390_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194390" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194390_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194390" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194390_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194390" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194390_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194390" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194391'>
<a name="inst_tag_194391_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194391" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194391_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194391" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194391_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194391" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194391_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194391" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194392'>
<a name="inst_tag_194392_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194392" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194392_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194392" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194392_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194392" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194392_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194392" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194393'>
<a name="inst_tag_194393_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194393" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194393_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194393" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194393_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194393" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194393_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194393" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194394'>
<a name="inst_tag_194394_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194394" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194394_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194394" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194394_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194394" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194394_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194394" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194395'>
<a name="inst_tag_194395_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194395" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194395_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194395" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194395_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194395" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194395_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194395" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194396'>
<a name="inst_tag_194396_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194396" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194396_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194396" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194396_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194396" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194396_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194396" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194397'>
<a name="inst_tag_194397_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194397" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194397_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194397" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194397_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194397" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194397_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194397" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194398'>
<a name="inst_tag_194398_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194398" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194398_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194398" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194398_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194398" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194398_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194398" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194399'>
<a name="inst_tag_194399_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194399" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194399_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194399" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194399_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194399" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194399_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194399" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194400'>
<a name="inst_tag_194400_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194400" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194400_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194400" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194400_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194400" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194400_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194400" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194401'>
<a name="inst_tag_194401_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194401" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194401_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194401" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194401_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194401" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194401_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194401" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194402'>
<a name="inst_tag_194402_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194402" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194402_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194402" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194402_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194402" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194402_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194402" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194403'>
<a name="inst_tag_194403_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194403" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194403_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194403" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194403_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194403" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194403_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194403" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194404'>
<a name="inst_tag_194404_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194404" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194404_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194404" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194404_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194404" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194404_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194404" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194405'>
<a name="inst_tag_194405_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194405" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194405_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194405" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194405_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194405" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194405_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194405" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194406'>
<a name="inst_tag_194406_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194406" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194406_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194406" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194406_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194406" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194406_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194406" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194407'>
<a name="inst_tag_194407_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194407" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>11</td><td>5</td><td>45.45</td></tr>
<tr class="s4"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>5</td><td>45.45</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       <font color = "red">0/1     ==>          if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)</font>
5146       <font color = "red">0/1     ==>              q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;</font>
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194407_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194407" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>3</td><td>13.64</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>3</td><td>13.64</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194407_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194407" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194407_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194407" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "red">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194408'>
<a name="inst_tag_194408_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194408" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194408_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194408" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194408_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194408" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194408_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194408" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194409'>
<a name="inst_tag_194409_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194409" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194409_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194409" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194409_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194409" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194409_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194409" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194410'>
<a name="inst_tag_194410_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194410" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194410_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194410" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194410_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194410" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194410_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194410" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194411'>
<a name="inst_tag_194411_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194411" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194411_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194411" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194411_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194411" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194411_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194411" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194412'>
<a name="inst_tag_194412_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194412" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194412_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194412" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194412_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194412" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194412_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194412" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194413'>
<a name="inst_tag_194413_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194413" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194413_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194413" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194413_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194413" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194413_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194413" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194414'>
<a name="inst_tag_194414_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194414" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194414_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194414" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194414_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194414" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194414_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194414" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194415'>
<a name="inst_tag_194415_Line"></a>
<b>Line Coverage for Instance : <a href="mod2211_4.html#inst_tag_194415" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194415_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2211_4.html#inst_tag_194415" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194415_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2211_4.html#inst_tag_194415" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194415_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2211_4.html#inst_tag_194415" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_194374">
    <li>
      <a href="#inst_tag_194374_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194374_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194374_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194374_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194375">
    <li>
      <a href="#inst_tag_194375_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194375_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194375_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194375_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194376">
    <li>
      <a href="#inst_tag_194376_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194376_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194376_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194376_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194377">
    <li>
      <a href="#inst_tag_194377_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194377_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194377_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194377_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194378">
    <li>
      <a href="#inst_tag_194378_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194378_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194378_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194378_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194379">
    <li>
      <a href="#inst_tag_194379_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194379_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194379_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194379_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194380">
    <li>
      <a href="#inst_tag_194380_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194380_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194380_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194380_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194381">
    <li>
      <a href="#inst_tag_194381_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194381_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194381_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194381_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194382">
    <li>
      <a href="#inst_tag_194382_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194382_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194382_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194382_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194383">
    <li>
      <a href="#inst_tag_194383_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194383_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194383_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194383_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194384">
    <li>
      <a href="#inst_tag_194384_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194384_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194384_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194384_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194385">
    <li>
      <a href="#inst_tag_194385_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194385_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194385_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194385_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194386">
    <li>
      <a href="#inst_tag_194386_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194386_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194386_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194386_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194387">
    <li>
      <a href="#inst_tag_194387_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194387_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194387_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194387_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194388">
    <li>
      <a href="#inst_tag_194388_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194388_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194388_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194388_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194389">
    <li>
      <a href="#inst_tag_194389_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194389_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194389_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194389_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194390">
    <li>
      <a href="#inst_tag_194390_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194390_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194390_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194390_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194391">
    <li>
      <a href="#inst_tag_194391_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194391_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194391_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194391_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194392">
    <li>
      <a href="#inst_tag_194392_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194392_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194392_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194392_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194393">
    <li>
      <a href="#inst_tag_194393_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194393_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194393_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194393_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194394">
    <li>
      <a href="#inst_tag_194394_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194394_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194394_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194394_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194395">
    <li>
      <a href="#inst_tag_194395_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194395_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194395_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194395_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194396">
    <li>
      <a href="#inst_tag_194396_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194396_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194396_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194396_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194397">
    <li>
      <a href="#inst_tag_194397_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194397_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194397_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194397_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194398">
    <li>
      <a href="#inst_tag_194398_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194398_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194398_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194398_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194399">
    <li>
      <a href="#inst_tag_194399_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194399_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194399_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194399_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194400">
    <li>
      <a href="#inst_tag_194400_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194400_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194400_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194400_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194401">
    <li>
      <a href="#inst_tag_194401_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194401_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194401_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194401_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194402">
    <li>
      <a href="#inst_tag_194402_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194402_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194402_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194402_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194403">
    <li>
      <a href="#inst_tag_194403_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194403_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194403_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194403_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194404">
    <li>
      <a href="#inst_tag_194404_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194404_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194404_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194404_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194405">
    <li>
      <a href="#inst_tag_194405_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194405_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194405_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194405_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194406">
    <li>
      <a href="#inst_tag_194406_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194406_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194406_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194406_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194407">
    <li>
      <a href="#inst_tag_194407_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194407_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194407_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194407_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194408">
    <li>
      <a href="#inst_tag_194408_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194408_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194408_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194408_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194409">
    <li>
      <a href="#inst_tag_194409_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194409_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194409_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194409_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194410">
    <li>
      <a href="#inst_tag_194410_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194410_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194410_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194410_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194411">
    <li>
      <a href="#inst_tag_194411_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194411_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194411_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194411_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194412">
    <li>
      <a href="#inst_tag_194412_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194412_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194412_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194412_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194413">
    <li>
      <a href="#inst_tag_194413_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194413_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194413_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194413_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194414">
    <li>
      <a href="#inst_tag_194414_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194414_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194414_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194414_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194415">
    <li>
      <a href="#inst_tag_194415_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194415_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194415_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194415_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
