#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Sep 10 19:09:31 2023
# Process ID: 40516
# Current directory: c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12004 C:\MicroZed_projects\board_demo\board_demo_MicroZed_7010_hw\board_demo_MicroZed_7010_hw.xpr
# Log file: c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/vivado.log
# Journal file: c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw\vivado.jou
# Running On: VIKTOR-PC, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 24, Host memory: 34109 MB
#-----------------------------------------------------------
start_gui
open_project C:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.625 ; gain = 441.996
open_bd_design {C:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_NOT_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_AND_1
Adding component instance block -- xilinx.com:module_ref:write_to_uart:1.0 - write_to_uart
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_HIGH_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_NOT_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_AND_2
Adding component instance block -- xilinx.com:module_ref:clock_generator:1.0 - clock_generator_0
Adding component instance block -- xilinx.com:module_ref:write_generator:1.0 - write_generator
Successfully read diagram <system> from block design file <C:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.srcs/sources_1/bd/system/system.bd>
update_compile_order -fileset sources_1
set_property location {505 -10} [get_bd_ports J3_01]
set_property location {543 -4} [get_bd_ports J3_01]
set_property location {568 23} [get_bd_ports J3_01]
startgroup
set_property location {2 715 344} [get_bd_cells util_vector_logic_AND_2]
set_property location {2 715 224} [get_bd_cells util_vector_logic_AND_1]
endgroup
set_property location {603 -45} [get_bd_ports LED1]
set_property location {710 -41} [get_bd_ports LED2]
set_property location {733 -48} [get_bd_ports LED2]
set_property location {607 -54} [get_bd_ports LED1]
set_property location {657 -52} [get_bd_ports LED1]
set_property location {641 -48} [get_bd_ports LED1]
set_property location {650 -51} [get_bd_ports LED1]
set_property location {654 -48} [get_bd_ports LED1]
set_property location {711 -50} [get_bd_ports LED2]
set_property location {606 -52} [get_bd_ports J3_01]
set_property location {643 -52} [get_bd_ports LED1]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {767 95} [get_bd_intf_ports DDR]
set_property location {794 73} [get_bd_intf_ports FIXED_IO]
set_property location {887 87} [get_bd_ports LED2]
set_property location {848 91} [get_bd_ports LED1]
set_property location {746 80} [get_bd_intf_ports FIXED_IO]
set_property location {829 79} [get_bd_ports LED2]
set_property location {891 86} [get_bd_ports J3_33_UART_TX]
set_property location {907 79} [get_bd_ports J3_33_UART_TX]
regenerate_bd_layout -routing
set_property location {3 812 1062} [get_bd_cells xlconstant_HIGH_0]
set_property location {904 123} [get_bd_ports J3_33_UART_TX]
set_property location {1158 666} [get_bd_ports J3_02]
regenerate_bd_layout -routing
set_property location {3 876 269} [get_bd_cells util_vector_logic_AND_1]
set_property location {2 417 258} [get_bd_cells util_vector_logic_AND_2]
set_property location {2.5 660 274} [get_bd_cells util_vector_logic_AND_1]
set_property location {271 64} [get_bd_ports J3_01]
set_property location {412 84} [get_bd_ports LED2]
set_property location {2.5 552 282} [get_bd_cells util_vector_logic_AND_1]
set_property location {552 56} [get_bd_ports LED1]
regenerate_bd_layout -routing
set_property location {4 953 329} [get_bd_cells util_vector_logic_AND_1]
set_property location {2.5 679 326} [get_bd_cells util_vector_logic_AND_2]
set_property location {2 406 340} [get_bd_cells util_vector_logic_AND_1]
set_property location {2.5 549 361} [get_bd_cells util_vector_logic_AND_2]
regenerate_bd_layout -routing
set_property location {762 144} [get_bd_ports LED2]
set_property location {516 130} [get_bd_ports LED1]
regenerate_bd_layout -routing
set_property location {508 141} [get_bd_ports LED1]
set_property location {781 136} [get_bd_ports LED2]
set_property location {772 137} [get_bd_ports LED2]
regenerate_bd_layout -routing
set_property location {603 136} [get_bd_intf_ports DDR]
set_property location {624 134} [get_bd_intf_ports FIXED_IO]
regenerate_bd_layout -routing
set_property location {2 532 342} [get_bd_cells util_vector_logic_AND_1]
set_property location {3 789 328} [get_bd_cells util_vector_logic_AND_2]
startgroup
set_property location {2 542 920} [get_bd_cells write_to_uart]
set_property location {4 1012 1070} [get_bd_cells xlconstant_HIGH_0]
set_property location {4 1012 690} [get_bd_cells xlslice_1]
set_property location {4 1012 890} [get_bd_cells xlslice_2]
set_property location {1 172 900} [get_bd_cells write_generator]
set_property location {2 542 820} [get_bd_cells rst_ps7_0_100M]
set_property location {4 1012 1020} [get_bd_cells axi_uartlite_1]
set_property location {4 1012 510} [get_bd_cells xlslice_0]
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {2 548 335} [get_bd_cells util_vector_logic_AND_1]
set_property location {2 555 453} [get_bd_cells util_vector_logic_AND_2]
regenerate_bd_layout -routing
startgroup
set_property location {1 178 907} [get_bd_cells processing_system7_0]
set_property location {1 178 617} [get_bd_cells util_vector_logic_NOT_0]
set_property location {1 178 717} [get_bd_cells util_vector_logic_NOT_1]
set_property location {1 178 517} [get_bd_cells clock_generator_0]
endgroup
regenerate_bd_layout -routing
startgroup
set_property location {2 555 860} [get_bd_cells write_to_uart]
set_property location {4 925 1010} [get_bd_cells xlconstant_HIGH_0]
set_property location {4 925 380} [get_bd_cells xlslice_0]
set_property location {4 925 480} [get_bd_cells xlslice_1]
set_property location {4 925 580} [get_bd_cells xlslice_2]
set_property location {1 185 840} [get_bd_cells write_generator]
set_property location {2 555 440} [get_bd_cells util_vector_logic_AND_2]
set_property location {2 555 770} [get_bd_cells rst_ps7_0_100M]
set_property location {4 925 880} [get_bd_cells axi_uartlite_1]
set_property location {2 555 320} [get_bd_cells util_vector_logic_AND_1]
endgroup
regenerate_bd_layout -routing
set_property location {2 545 272} [get_bd_cells util_vector_logic_AND_1]
set_property location {2 551 377} [get_bd_cells util_vector_logic_AND_2]
set_property location {901 130} [get_bd_intf_ports FIXED_IO]
set_property location {868 127} [get_bd_intf_ports DDR]
regenerate_bd_layout -routing
set_property location {659 137} [get_bd_ports LED1]
set_property location {809 137} [get_bd_intf_ports FIXED_IO]
set_property location {841 138} [get_bd_intf_ports DDR]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {842 135} [get_bd_intf_ports DDR]
set_property location {808 137} [get_bd_intf_ports FIXED_IO]
set_property location {2 497 688} [get_bd_cells rst_ps7_0_100M]
startgroup
set_property location {2 505 871} [get_bd_cells write_to_uart]
set_property location {4 885 1021} [get_bd_cells xlconstant_HIGH_0]
set_property location {1 145 851} [get_bd_cells write_generator]
set_property location {4 885 851} [get_bd_cells axi_uartlite_1]
endgroup
regenerate_bd_layout -routing
set_property location {300 144} [get_bd_ports J3_01]
set_property location {367 140} [get_bd_ports J3_01]
regenerate_bd_layout -routing
set_property location {872 140} [get_bd_intf_ports FIXED_IO]
regenerate_bd_layout -routing
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 19:23:42 2023...
