
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000635                       # Number of seconds simulated
sim_ticks                                   635069000                       # Number of ticks simulated
final_tick                                  635069000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144317                       # Simulator instruction rate (inst/s)
host_op_rate                                   280330                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53049988                       # Simulator tick rate (ticks/s)
host_mem_usage                                 447984                       # Number of bytes of host memory used
host_seconds                                    11.97                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          89088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         375360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             464448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        89088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       104064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          104064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1626                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         140280820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         591053885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             731334705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    140280820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140280820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163862509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163862509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163862509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        140280820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        591053885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            895197215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000236896500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15949                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2507                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 443648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  146304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  464512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               160448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    326                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   190                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     635067000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7258                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2507                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.845361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.459131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.749261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          431     27.77%     27.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          362     23.32%     51.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          167     10.76%     61.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          117      7.54%     69.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           88      5.67%     75.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      3.61%     78.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      3.22%     81.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      2.32%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          245     15.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1552                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.407143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.833293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.580904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             72     51.43%     51.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            41     29.29%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            17     12.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.43%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.71%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.311132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.781466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              118     84.29%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.71%     85.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     12.86%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           140                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       357504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       146304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 135645103.130525976419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 562937255.636789083481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230374967.129556000233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2507                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50776500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    200905750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15065950500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36451.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34255.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6009553.45                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    121707250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               251682250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34660000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17557.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36307.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       698.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    731.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    252.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5770                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1886                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      65035.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7804020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4125165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29566740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9208080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             70600770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1292640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       196265820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13353600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3911280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              384684675                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            605.736818                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            476665750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1009000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     11694750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     34779250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     136705750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    430340250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3348660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1764675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                19920600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2724840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             61326300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2376960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       149898030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        36499200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         20814180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              342927525                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            539.984671                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            494379000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3507500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     70619500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     95053750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     118462500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    328705750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  189681                       # Number of BP lookups
system.cpu.branchPred.condPredicted            189681                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8907                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               143013                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26225                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                533                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          143013                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77152                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            65861                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3840                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      691631                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121543                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1216                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           120                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      209352                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           274                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       635069000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1270139                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             253518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2001330                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      189681                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             103377                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        926370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18194                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           873                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           87                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    209188                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2606                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1190087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.252202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.652284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   602308     50.61%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12694      1.07%     51.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51439      4.32%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30607      2.57%     58.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    35733      3.00%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29512      2.48%     64.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13675      1.15%     65.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22484      1.89%     67.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   391635     32.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1190087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.149339                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.575678                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   241924                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                380399                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    539327                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 19340                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9097                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3784489                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   9097                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   252700                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  168060                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4953                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    545902                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                209375                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3747903                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2805                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  18787                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 110487                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78658                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4315940                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8344149                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3803669                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2569359                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   473237                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     94080                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               697140                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126591                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36189                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13245                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3678235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 223                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3575391                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7773                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          322584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       487160                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            159                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1190087                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.004311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.835559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              411255     34.56%     34.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               67710      5.69%     40.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              112547      9.46%     49.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               96718      8.13%     57.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              115555      9.71%     67.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               95126      7.99%     75.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               91033      7.65%     83.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               92759      7.79%     90.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              107384      9.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1190087                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13048      9.22%      9.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6315      4.46%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     13.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.01%     13.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1763      1.25%     14.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             57631     40.73%     55.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            34872     24.64%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1164      0.82%     81.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   733      0.52%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25875     18.29%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               66      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6446      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1547055     43.27%     43.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9065      0.25%     43.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1603      0.04%     43.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429802     12.02%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  65      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  656      0.02%     55.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19586      0.55%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1626      0.05%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296911      8.30%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                779      0.02%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236005      6.60%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8021      0.22%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208002      5.82%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               240850      6.74%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96719      2.71%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          446491     12.49%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25709      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3575391                       # Type of FU issued
system.cpu.iq.rate                           2.814960                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      141507                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039578                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4485724                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2030084                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1610196                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4004425                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1971046                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1923005                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1646981                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2063471                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           110004                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        55327                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9821                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1008                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3446                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9097                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  110667                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12752                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3678458                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               316                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                697140                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126591                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1069                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11080                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             90                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3544                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7606                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11150                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3554574                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                679450                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20817                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       800985                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   146681                       # Number of branches executed
system.cpu.iew.exec_stores                     121535                       # Number of stores executed
system.cpu.iew.exec_rate                     2.798571                       # Inst execution rate
system.cpu.iew.wb_sent                        3537727                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3533201                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2237376                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3566775                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.781744                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627283                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          322608                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9028                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1141514                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.939844                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.207285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       457280     40.06%     40.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       122075     10.69%     50.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        64612      5.66%     56.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        66171      5.80%     62.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        68753      6.02%     68.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        46884      4.11%     72.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        45928      4.02%     76.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        37427      3.28%     79.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       232384     20.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1141514                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                232384                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4587611                       # The number of ROB reads
system.cpu.rob.rob_writes                     7406010                       # The number of ROB writes
system.cpu.timesIdled                             802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.735191                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.735191                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.360190                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.360190                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3478003                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1378899                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2538815                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1896861                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    620920                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   774161                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1104136                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.706937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              440277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.248646                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.706937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.960365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1391607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1391607                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       553757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          553757                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115558                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115558                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       669315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           669315                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       669315                       # number of overall hits
system.cpu.dcache.overall_hits::total          669315                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        22341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22341                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1215                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        23556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23556                       # number of overall misses
system.cpu.dcache.overall_misses::total         23556                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1262580500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1262580500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     77204992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77204992                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1339785492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1339785492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1339785492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1339785492                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       576098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       576098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       692871                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       692871                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       692871                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       692871                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038780                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010405                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033998                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033998                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033998                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033998                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56514.054877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56514.054877                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63543.203292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63543.203292                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56876.612837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56876.612837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56876.612837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56876.612837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32251                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.237255                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.875000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1626                       # number of writebacks
system.cpu.dcache.writebacks::total              1626                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17607                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17607                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        17691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17691                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4734                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4734                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1131                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5865                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    311243500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    311243500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     73849993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73849993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    385093493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    385093493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    385093493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    385093493                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008465                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008465                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008465                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008465                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65746.408956                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65746.408956                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65296.191866                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65296.191866                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65659.589599                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65659.589599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65659.589599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65659.589599                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5353                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.596419                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               73496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             83.328798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.596419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954290                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954290                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            419769                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           419769                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       207338                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          207338                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       207338                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           207338                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       207338                       # number of overall hits
system.cpu.icache.overall_hits::total          207338                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1850                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1850                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1850                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1850                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1850                       # number of overall misses
system.cpu.icache.overall_misses::total          1850                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118493500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118493500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    118493500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118493500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118493500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118493500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       209188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       209188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       209188                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       209188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       209188                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       209188                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008844                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008844                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008844                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008844                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008844                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64050.540541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64050.540541                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64050.540541                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64050.540541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64050.540541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64050.540541                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          434                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          882                       # number of writebacks
system.cpu.icache.writebacks::total               882                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          456                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          456                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          456                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          456                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1394                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1394                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95391500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95391500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95391500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95391500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95391500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95391500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006664                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006664                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006664                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006664                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006664                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006664                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68430.057389                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68430.057389                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68430.057389                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68430.057389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68430.057389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68430.057389                       # average overall mshr miss latency
system.cpu.icache.replacements                    882                       # number of replacements
system.membus.snoop_filter.tot_requests         13494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         6237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    635069000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6119                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1626                       # Transaction distribution
system.membus.trans_dist::WritebackClean          882                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3727                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1139                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4726                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        17083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       145536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       145536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       479424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       479424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  624960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7259                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001515                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038901                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7248     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7259                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24956000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7399495                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           30803750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
