Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Oct  4 23:37:06 2018
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_interconnect_timing_summary_routed.rpt -rpx main_interconnect_timing_summary_routed.rpx -warn_on_violation
| Design       : main_interconnect
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[15]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[16]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[18]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Freq_Divider_0/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.716        0.000                      0                   89        0.168        0.000                      0                   89        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.716        0.000                      0                   89        0.168        0.000                      0                   89        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 mult_inst/I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 2.581ns (31.265%)  route 5.674ns (68.735%))
  Logic Levels:           10  (LUT2=5 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.478     5.803 r  mult_inst/I_reg[1]/Q
                         net (fo=5, routed)           0.980     6.782    mult_inst/add/RC[0].add/I[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.295     7.077 r  mult_inst/add/RC[0].add/XLXI_3_i_2/O
                         net (fo=4, routed)           0.475     7.552    mult_inst/add/RC[0].add/S_i_reg[4]
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.676 r  mult_inst/add/RC[0].add/XLXI_3_i_1__2/O
                         net (fo=2, routed)           0.303     7.979    mult_inst/add/RC[0].add/XLXI_3_i_1__2_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.103 r  mult_inst/add/RC[0].add/XLXI_3/O
                         net (fo=3, routed)           0.826     8.929    mult_inst/add/RC[1].add/Ci
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     9.081 r  mult_inst/add/RC[1].add/XLXI_5/O
                         net (fo=1, routed)           0.647     9.728    mult_inst/add/RC[1].add/XLXN_3
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.326    10.054 r  mult_inst/add/RC[1].add/XLXI_6/O
                         net (fo=3, routed)           0.741    10.795    mult_inst/add/RC[2].add/Ci
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.153    10.948 r  mult_inst/add/RC[2].add/XLXI_5/O
                         net (fo=1, routed)           0.311    11.259    mult_inst/add/RC[2].add/XLXN_3
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.331    11.590 r  mult_inst/add/RC[2].add/XLXI_6/O
                         net (fo=3, routed)           0.453    12.043    mult_inst/add/RC[3].add/Ci
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.119    12.162 r  mult_inst/add/RC[3].add/XLXI_4/O
                         net (fo=1, routed)           0.644    12.805    mult_inst/add/RC[3].add/XLXN_2
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.355    13.160 r  mult_inst/add/RC[3].add/XLXI_6/O
                         net (fo=1, routed)           0.295    13.456    mult_inst/Cf
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124    13.580 r  mult_inst/S_i[8]_i_1/O
                         net (fo=1, routed)           0.000    13.580    mult_inst/S_i[8]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  mult_inst/S_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.602    15.025    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  mult_inst/S_i_reg[8]/C
                         clock pessimism              0.278    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.029    15.296    mult_inst/S_i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 mult_inst/I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 2.231ns (30.418%)  route 5.104ns (69.582%))
  Logic Levels:           9  (LUT2=4 LUT3=4 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.478     5.803 r  mult_inst/I_reg[1]/Q
                         net (fo=5, routed)           0.980     6.782    mult_inst/add/RC[0].add/I[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.295     7.077 r  mult_inst/add/RC[0].add/XLXI_3_i_2/O
                         net (fo=4, routed)           0.475     7.552    mult_inst/add/RC[0].add/S_i_reg[4]
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.676 r  mult_inst/add/RC[0].add/XLXI_3_i_1__2/O
                         net (fo=2, routed)           0.303     7.979    mult_inst/add/RC[0].add/XLXI_3_i_1__2_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.103 r  mult_inst/add/RC[0].add/XLXI_3/O
                         net (fo=3, routed)           0.826     8.929    mult_inst/add/RC[1].add/Ci
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     9.081 r  mult_inst/add/RC[1].add/XLXI_5/O
                         net (fo=1, routed)           0.647     9.728    mult_inst/add/RC[1].add/XLXN_3
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.326    10.054 r  mult_inst/add/RC[1].add/XLXI_6/O
                         net (fo=3, routed)           0.741    10.795    mult_inst/add/RC[2].add/Ci
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.153    10.948 r  mult_inst/add/RC[2].add/XLXI_5/O
                         net (fo=1, routed)           0.311    11.259    mult_inst/add/RC[2].add/XLXN_3
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.331    11.590 r  mult_inst/add/RC[2].add/XLXI_6/O
                         net (fo=3, routed)           0.311    11.901    mult_inst/add/RC[3].add/Ci
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.124    12.025 r  mult_inst/add/RC[3].add/XLXI_7/O
                         net (fo=1, routed)           0.510    12.535    mult_inst/add/RC[3].add/XLXI_7_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.124    12.659 r  mult_inst/add/RC[3].add/S_i[7]_i_3/O
                         net (fo=1, routed)           0.000    12.659    mult_inst/add_n_3
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.599    15.022    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[7]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.032    15.277    mult_inst/S_i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 mult_inst/I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.747ns (29.516%)  route 4.172ns (70.484%))
  Logic Levels:           7  (LUT2=3 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.478     5.803 r  mult_inst/I_reg[1]/Q
                         net (fo=5, routed)           0.980     6.782    mult_inst/add/RC[0].add/I[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.295     7.077 r  mult_inst/add/RC[0].add/XLXI_3_i_2/O
                         net (fo=4, routed)           0.475     7.552    mult_inst/add/RC[0].add/S_i_reg[4]
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.676 r  mult_inst/add/RC[0].add/XLXI_3_i_1__2/O
                         net (fo=2, routed)           0.303     7.979    mult_inst/add/RC[0].add/XLXI_3_i_1__2_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.103 r  mult_inst/add/RC[0].add/XLXI_3/O
                         net (fo=3, routed)           0.826     8.929    mult_inst/add/RC[1].add/Ci
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.152     9.081 r  mult_inst/add/RC[1].add/XLXI_5/O
                         net (fo=1, routed)           0.647     9.728    mult_inst/add/RC[1].add/XLXN_3
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.326    10.054 r  mult_inst/add/RC[1].add/XLXI_6/O
                         net (fo=3, routed)           0.427    10.481    mult_inst/add/RC[2].add/Ci
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124    10.605 r  mult_inst/add/RC[2].add/XLXI_7/O
                         net (fo=1, routed)           0.515    11.120    mult_inst/add/RC[2].add/XLXI_7_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.124    11.244 r  mult_inst/add/RC[2].add/S_i[6]_i_1/O
                         net (fo=1, routed)           0.000    11.244    mult_inst/add_n_2
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.599    15.022    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[6]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.031    15.276    mult_inst/S_i_reg[6]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 Freq_Divider_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.890ns (24.611%)  route 2.726ns (75.389%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.632     5.235    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Freq_Divider_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  Freq_Divider_0/count_reg[12]/Q
                         net (fo=2, routed)           0.677     6.430    Freq_Divider_0/count[12]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.554 f  Freq_Divider_0/BUFG_inst_i_5/O
                         net (fo=1, routed)           0.806     7.360    Freq_Divider_0/BUFG_inst_i_5_n_0
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.484 f  Freq_Divider_0/BUFG_inst_i_4/O
                         net (fo=1, routed)           0.151     7.636    Freq_Divider_0/BUFG_inst_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.760 r  Freq_Divider_0/BUFG_inst_i_1/O
                         net (fo=19, routed)          1.091     8.851    Freq_Divider_0/BUFG_inst_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  Freq_Divider_0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.511    14.934    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  Freq_Divider_0/count_reg[5]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDRE (Setup_fdre_C_R)       -0.524    14.650    Freq_Divider_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 Freq_Divider_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.890ns (24.611%)  route 2.726ns (75.389%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.632     5.235    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Freq_Divider_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  Freq_Divider_0/count_reg[12]/Q
                         net (fo=2, routed)           0.677     6.430    Freq_Divider_0/count[12]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.554 f  Freq_Divider_0/BUFG_inst_i_5/O
                         net (fo=1, routed)           0.806     7.360    Freq_Divider_0/BUFG_inst_i_5_n_0
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.484 f  Freq_Divider_0/BUFG_inst_i_4/O
                         net (fo=1, routed)           0.151     7.636    Freq_Divider_0/BUFG_inst_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.760 r  Freq_Divider_0/BUFG_inst_i_1/O
                         net (fo=19, routed)          1.091     8.851    Freq_Divider_0/BUFG_inst_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  Freq_Divider_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.511    14.934    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  Freq_Divider_0/count_reg[6]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDRE (Setup_fdre_C_R)       -0.524    14.650    Freq_Divider_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 Freq_Divider_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.890ns (24.611%)  route 2.726ns (75.389%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.632     5.235    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Freq_Divider_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  Freq_Divider_0/count_reg[12]/Q
                         net (fo=2, routed)           0.677     6.430    Freq_Divider_0/count[12]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.554 f  Freq_Divider_0/BUFG_inst_i_5/O
                         net (fo=1, routed)           0.806     7.360    Freq_Divider_0/BUFG_inst_i_5_n_0
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.484 f  Freq_Divider_0/BUFG_inst_i_4/O
                         net (fo=1, routed)           0.151     7.636    Freq_Divider_0/BUFG_inst_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.760 r  Freq_Divider_0/BUFG_inst_i_1/O
                         net (fo=19, routed)          1.091     8.851    Freq_Divider_0/BUFG_inst_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  Freq_Divider_0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.511    14.934    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  Freq_Divider_0/count_reg[7]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDRE (Setup_fdre_C_R)       -0.524    14.650    Freq_Divider_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 Freq_Divider_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.890ns (24.611%)  route 2.726ns (75.389%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.632     5.235    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Freq_Divider_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  Freq_Divider_0/count_reg[12]/Q
                         net (fo=2, routed)           0.677     6.430    Freq_Divider_0/count[12]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.554 f  Freq_Divider_0/BUFG_inst_i_5/O
                         net (fo=1, routed)           0.806     7.360    Freq_Divider_0/BUFG_inst_i_5_n_0
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.484 f  Freq_Divider_0/BUFG_inst_i_4/O
                         net (fo=1, routed)           0.151     7.636    Freq_Divider_0/BUFG_inst_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.760 r  Freq_Divider_0/BUFG_inst_i_1/O
                         net (fo=19, routed)          1.091     8.851    Freq_Divider_0/BUFG_inst_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  Freq_Divider_0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.511    14.934    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  Freq_Divider_0/count_reg[8]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDRE (Setup_fdre_C_R)       -0.524    14.650    Freq_Divider_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 mult_inst/I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.145ns (28.375%)  route 2.890ns (71.624%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.478     5.803 r  mult_inst/I_reg[1]/Q
                         net (fo=5, routed)           0.980     6.782    mult_inst/add/RC[0].add/I[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.295     7.077 r  mult_inst/add/RC[0].add/XLXI_3_i_2/O
                         net (fo=4, routed)           0.693     7.770    mult_inst/add/RC[1].add/B_i_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.894 r  mult_inst/add/RC[1].add/XLXI_3_i_1__1/O
                         net (fo=3, routed)           0.911     8.805    mult_inst/add/RC[1].add/XLXI_3_i_1__1_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     8.929 r  mult_inst/add/RC[1].add/XLXI_7/O
                         net (fo=1, routed)           0.306     9.236    mult_inst/add/RC[1].add/XLXI_7_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.124     9.360 r  mult_inst/add/RC[1].add/S_i[5]_i_1/O
                         net (fo=1, routed)           0.000     9.360    mult_inst/add_n_1
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.599    15.022    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[5]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.031    15.276    mult_inst/S_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 mult_inst/I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.373ns (34.297%)  route 2.630ns (65.703%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.478     5.803 r  mult_inst/I_reg[1]/Q
                         net (fo=5, routed)           0.980     6.782    mult_inst/add/RC[0].add/I[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.295     7.077 r  mult_inst/add/RC[0].add/XLXI_3_i_2/O
                         net (fo=4, routed)           0.475     7.552    mult_inst/add/RC[0].add/S_i_reg[4]
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.676 r  mult_inst/add/RC[0].add/XLXI_3_i_1__2/O
                         net (fo=2, routed)           0.582     8.258    mult_inst/add/RC[0].add/XLXI_3_i_1__2_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.150     8.408 r  mult_inst/add/RC[0].add/XLXI_7/O
                         net (fo=1, routed)           0.594     9.002    mult_inst/add/RC[0].add/XLXI_7_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.326     9.328 r  mult_inst/add/RC[0].add/S_i[4]_i_1/O
                         net (fo=1, routed)           0.000     9.328    mult_inst/add_n_0
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.599    15.022    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[4]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.029    15.274    mult_inst/S_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 Freq_Divider_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.890ns (25.786%)  route 2.561ns (74.214%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.632     5.235    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Freq_Divider_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  Freq_Divider_0/count_reg[12]/Q
                         net (fo=2, routed)           0.677     6.430    Freq_Divider_0/count[12]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.554 f  Freq_Divider_0/BUFG_inst_i_5/O
                         net (fo=1, routed)           0.806     7.360    Freq_Divider_0/BUFG_inst_i_5_n_0
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.484 f  Freq_Divider_0/BUFG_inst_i_4/O
                         net (fo=1, routed)           0.151     7.636    Freq_Divider_0/BUFG_inst_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.760 r  Freq_Divider_0/BUFG_inst_i_1/O
                         net (fo=19, routed)          0.927     8.686    Freq_Divider_0/BUFG_inst_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  Freq_Divider_0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000    10.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512    14.935    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  Freq_Divider_0/count_reg[17]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    Freq_Divider_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  5.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult_inst/S_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.306%)  route 0.129ns (47.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.600     1.519    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  mult_inst/S_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mult_inst/S_i_reg[3]/Q
                         net (fo=2, routed)           0.129     1.789    mult_inst/p_0_in1_in[2]
    SLICE_X2Y87          FDRE                                         r  mult_inst/S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.873     2.038    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  mult_inst/S_reg[2]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.063     1.621    mult_inst/S_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mult_inst/S_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.747%)  route 0.142ns (50.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.600     1.519    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mult_inst/S_i_reg[7]/Q
                         net (fo=5, routed)           0.142     1.803    mult_inst/p_0_in[6]
    SLICE_X3Y87          FDRE                                         r  mult_inst/S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.873     2.038    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  mult_inst/S_reg[6]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.072     1.630    mult_inst/S_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mult_inst/S_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.856%)  route 0.154ns (52.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.600     1.519    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mult_inst/S_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mult_inst/S_i_reg[5]/Q
                         net (fo=4, routed)           0.154     1.814    mult_inst/p_0_in[4]
    SLICE_X3Y87          FDRE                                         r  mult_inst/S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.873     2.038    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  mult_inst/S_reg[4]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.066     1.624    mult_inst/S_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mult_inst/S_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.378%)  route 0.163ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  mult_inst/S_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mult_inst/S_i_reg[8]/Q
                         net (fo=6, routed)           0.163     1.825    mult_inst/p_0_in[7]
    SLICE_X2Y87          FDRE                                         r  mult_inst/S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.873     2.038    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  mult_inst/S_reg[7]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.063     1.598    mult_inst/S_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mult_inst/S_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.851%)  route 0.204ns (59.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.600     1.519    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  mult_inst/S_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mult_inst/S_i_reg[1]/Q
                         net (fo=1, routed)           0.204     1.864    mult_inst/p_0_in1_in[0]
    SLICE_X2Y87          FDRE                                         r  mult_inst/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.873     2.038    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  mult_inst/S_reg[0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.059     1.617    mult_inst/S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mult_inst/I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mult_inst/I_reg[0]/Q
                         net (fo=5, routed)           0.175     1.861    mult_inst/I[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.043     1.904 r  mult_inst/I[1]_i_1/O
                         net (fo=1, routed)           0.000     1.904    mult_inst/I[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.131     1.652    mult_inst/I_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mult_inst/I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/I_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mult_inst/I_reg[0]/Q
                         net (fo=5, routed)           0.175     1.861    mult_inst/I[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.045     1.906 r  mult_inst/I[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    mult_inst/I[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    mult_inst/EXT_OSC_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  mult_inst/I_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120     1.641    mult_inst/I_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Freq_Divider_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.484    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Freq_Divider_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Freq_Divider_0/count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.774    Freq_Divider_0/count[11]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  Freq_Divider_0/next_count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.884    Freq_Divider_0/data0[11]
    SLICE_X50Y96         FDRE                                         r  Freq_Divider_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.835     2.000    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Freq_Divider_0/count_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.134     1.618    Freq_Divider_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Freq_Divider_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.566     1.485    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  Freq_Divider_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Freq_Divider_0/count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.775    Freq_Divider_0/count[15]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  Freq_Divider_0/next_count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.885    Freq_Divider_0/data0[15]
    SLICE_X50Y97         FDRE                                         r  Freq_Divider_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.836     2.001    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  Freq_Divider_0/count_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.134     1.619    Freq_Divider_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Freq_Divider_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.484    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  Freq_Divider_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Freq_Divider_0/count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.774    Freq_Divider_0/count[3]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  Freq_Divider_0/next_count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.884    Freq_Divider_0/data0[3]
    SLICE_X50Y94         FDRE                                         r  Freq_Divider_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  EXT_OSC (IN)
                         net (fo=0)                   0.000     0.000    EXT_OSC
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EXT_OSC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    EXT_OSC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  EXT_OSC_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.835     2.000    Freq_Divider_0/EXT_OSC_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  Freq_Divider_0/count_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.618    Freq_Divider_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXT_OSC }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  EXT_OSC_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    Freq_Divider_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    Freq_Divider_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    Freq_Divider_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    Freq_Divider_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    Freq_Divider_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    Freq_Divider_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    Freq_Divider_0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    Freq_Divider_0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    Freq_Divider_0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    Freq_Divider_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Freq_Divider_0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Freq_Divider_0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Freq_Divider_0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    Freq_Divider_0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    Freq_Divider_0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    Freq_Divider_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    Freq_Divider_0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98    Freq_Divider_0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98    Freq_Divider_0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    Freq_Divider_0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    Freq_Divider_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Freq_Divider_0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Freq_Divider_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Freq_Divider_0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Freq_Divider_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Freq_Divider_0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Freq_Divider_0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    Freq_Divider_0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    Freq_Divider_0/count_reg[13]/C



