Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 05e7eb624244473499a814d600c6f3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot network_tb_behav xil_defaultlib.network_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 15 into d1 is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:209]
WARNING: [VRFC 10-1783] select index 4 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:237]
WARNING: [VRFC 10-1783] select index 5 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:238]
WARNING: [VRFC 10-1783] select index 6 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:239]
WARNING: [VRFC 10-1783] select index 7 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:240]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
