# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ex9_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/add3_ge5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:58 on Dec 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/add3_ge5.v 
# -- Compiling module add3_ge5
# 
# Top level modules:
# 	add3_ge5
# End time: 21:47:58 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/tick_5000.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:58 on Dec 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/tick_5000.v 
# -- Compiling module tick_50000
# -- Compiling module tick_5000
# -- Compiling module tick_500
# 
# Top level modules:
# 	tick_50000
# 	tick_5000
# 	tick_500
# End time: 21:47:58 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/hex_to_7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:58 on Dec 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/hex_to_7seg.v 
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# End time: 21:47:58 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/bin2bcd_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:58 on Dec 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/bin2bcd_16.v 
# -- Compiling module bin2bcd_16
# 
# Top level modules:
# 	bin2bcd_16
# End time: 21:47:58 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex9 {H:/VERI/part_2/ex9/lfsr_14.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:58 on Dec 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/part_2/ex9" H:/VERI/part_2/ex9/lfsr_14.v 
# -- Compiling module LFSR_14
# 
# Top level modules:
# 	LFSR_14
# End time: 21:47:59 on Dec 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex9 {H:/VERI/part_2/ex9/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:59 on Dec 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/part_2/ex9" H:/VERI/part_2/ex9/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 21:47:59 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex9 {H:/VERI/part_2/ex9/ex9_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:59 on Dec 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/part_2/ex9" H:/VERI/part_2/ex9/ex9_top.v 
# -- Compiling module ex9_top
# 
# Top level modules:
# 	ex9_top
# End time: 21:47:59 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex9 {H:/VERI/part_2/ex9/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:59 on Dec 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/part_2/ex9" H:/VERI/part_2/ex9/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 21:47:59 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex9 {H:/VERI/part_2/ex9/reaction_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:59 on Dec 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/part_2/ex9" H:/VERI/part_2/ex9/reaction_counter.v 
# -- Compiling module reaction_counter
# 
# Top level modules:
# 	reaction_counter
# End time: 21:47:59 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.reaction_counter
# vsim work.reaction_counter 
# Start time: 21:48:54 on Dec 06,2019
# Loading work.reaction_counter
do ./tb_reaction_counter.do
restart
do ./tb_reaction_counter.do
# End time: 23:07:03 on Dec 06,2019, Elapsed time: 1:18:09
# Errors: 0, Warnings: 0
