read -sv run_verilog_mid/adder_32b_8_94_ca8ecd7a4b173dfc61142182d9484749.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_94_ca8ecd7a4b173dfc61142182d9484749_yosys.v
