HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Toplevel
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit i2c_repeat_start to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/51||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/52||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/53||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/54||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/62||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/63||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 2 of num_bytes(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/64||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register i2c_repeat_start. Make sure that there are no unused intermediate registers.||Toplevel.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/65||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of data_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/94||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/95||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/96||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 4 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/122||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/123||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CD638 ||@W:Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/140||ADC_READ.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/65
Implementation;Synthesis|| CD638 ||@W:Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/141||ADC_READ.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/65
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ACC_chan5_5(21 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/143||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ACC_chan1_5(21 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/144||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 5 of cnt1up_7(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/145||ADC_READ.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/218
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 5 of cnt2up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/146||ADC_READ.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/218
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/151||GS_Readout.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\GS_Readout.vhd'/linenumber/237
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_points_per_step is floating; a simulation mismatch is possible.||Toplevel.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/159||General_Controller.vhd(106);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/106
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_skiped_samples is floating; a simulation mismatch is possible.||Toplevel.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/160||General_Controller.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_samples_per_point is floating; a simulation mismatch is possible.||Toplevel.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/161||General_Controller.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/104
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_samples_per_step is floating; a simulation mismatch is possible.||Toplevel.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/162||General_Controller.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/103
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_no_steps is floating; a simulation mismatch is possible.||Toplevel.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/163||General_Controller.vhd(102);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/102
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_enabled is floating; a simulation mismatch is possible.||Toplevel.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/164||General_Controller.vhd(101);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/101
Implementation;Synthesis|| CL240 ||@W:Signal C_bias_V1 is floating; a simulation mismatch is possible.||Toplevel.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/165||General_Controller.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal C_bias_V0 is floating; a simulation mismatch is possible.||Toplevel.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/166||General_Controller.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/98
Implementation;Synthesis|| CL240 ||@W:Signal Bias_enabled is floating; a simulation mismatch is possible.||Toplevel.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/167||General_Controller.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_flight_state_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/168||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_telemetry_request_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/169||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led4_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/170||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led3_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/171||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_console_enable_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/172||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sweep_table_activate_sweep_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/173||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register constant_bias_mode_6. Make sure that there are no unused intermediate registers.||Toplevel.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/174||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/181||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/182||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/183||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/184||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/185||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/186||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/187||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/188||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/189||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/190||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/191||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/192||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/193||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/194||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/195||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/196||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/197||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/198||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/199||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/200||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/201||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/202||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/203||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/204||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/205||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/206||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/207||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/208||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/209||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/210||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/211||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/212||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/213||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register state_2. Make sure that there are no unused intermediate registers.||Toplevel.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/224||Interrupt_Generator.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Interrupt_Generator.vhd'/linenumber/44
Implementation;Synthesis|| CD275 ||@W:Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations||Toplevel.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/227||FPGA_Buffer.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/48
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/273||FPGA_Buffer.vhd(2131);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2131
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_74 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/274||FPGA_Buffer.vhd(2109);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2109
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/275||FPGA_Buffer.vhd(2077);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2077
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/276||FPGA_Buffer.vhd(2074);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2074
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/277||FPGA_Buffer.vhd(2026);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2026
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/278||FPGA_Buffer.vhd(1947);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1947
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/279||FPGA_Buffer.vhd(1941);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1941
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/280||FPGA_Buffer.vhd(1923);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1923
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/281||FPGA_Buffer.vhd(1880);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1880
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/282||FPGA_Buffer.vhd(1847);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1847
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/283||FPGA_Buffer.vhd(1840);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1840
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/284||FPGA_Buffer.vhd(1836);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1836
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/285||FPGA_Buffer.vhd(1759);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1759
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/286||FPGA_Buffer.vhd(1725);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1725
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/287||FPGA_Buffer.vhd(1694);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1694
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/288||FPGA_Buffer.vhd(1691);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1691
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/289||FPGA_Buffer.vhd(1662);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1662
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/290||FPGA_Buffer.vhd(1659);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1659
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/291||FPGA_Buffer.vhd(1623);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1623
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/292||FPGA_Buffer.vhd(1601);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1601
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/293||FPGA_Buffer.vhd(1593);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1593
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/294||FPGA_Buffer.vhd(1567);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1567
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/295||FPGA_Buffer.vhd(1560);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1560
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/296||FPGA_Buffer.vhd(1541);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1541
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/297||FPGA_Buffer.vhd(1473);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1473
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/298||FPGA_Buffer.vhd(1469);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1469
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/299||FPGA_Buffer.vhd(1396);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1396
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/300||FPGA_Buffer.vhd(1385);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1385
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/301||FPGA_Buffer.vhd(1346);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1346
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/302||FPGA_Buffer.vhd(1334);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1334
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/303||FPGA_Buffer.vhd(1330);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1330
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/304||FPGA_Buffer.vhd(1317);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1317
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/305||FPGA_Buffer.vhd(1273);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1273
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/306||FPGA_Buffer.vhd(1108);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1108
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/307||FPGA_Buffer.vhd(1058);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1058
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/308||FPGA_Buffer.vhd(1032);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1032
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/309||FPGA_Buffer.vhd(982);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/982
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/310||FPGA_Buffer.vhd(978);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/978
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/311||FPGA_Buffer.vhd(971);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/971
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/312||FPGA_Buffer.vhd(961);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/961
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/313||FPGA_Buffer.vhd(958);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/958
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/314||FPGA_Buffer.vhd(938);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/938
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/315||FPGA_Buffer.vhd(926);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/926
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/316||FPGA_Buffer.vhd(891);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/891
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/317||FPGA_Buffer.vhd(824);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/824
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/318||FPGA_Buffer.vhd(813);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/813
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/319||FPGA_Buffer.vhd(799);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/799
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/320||FPGA_Buffer.vhd(732);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/732
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/321||FPGA_Buffer.vhd(729);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/729
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/322||FPGA_Buffer.vhd(726);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/726
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/323||FPGA_Buffer.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/673
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/324||FPGA_Buffer.vhd(650);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/650
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/325||FPGA_Buffer.vhd(614);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/614
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/326||FPGA_Buffer.vhd(610);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/610
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/327||FPGA_Buffer.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/584
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/328||FPGA_Buffer.vhd(565);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/565
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/329||FPGA_Buffer.vhd(451);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/451
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/330||FPGA_Buffer.vhd(440);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/440
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/331||FPGA_Buffer.vhd(436);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/436
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/332||FPGA_Buffer.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/422
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/346||UART.vhd(132);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\UART.vhd'/linenumber/132
Implementation;Synthesis|| CL169 ||@W:Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/349||FFU_Command_Checker.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\FFU_Command_Checker.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of acc_packet(87 downto 0) is unused ||Toplevel.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/379||Packet_Saver.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/29
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of mag_packet(87 downto 0) is unused ||Toplevel.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/380||Packet_Saver.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/32
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of gyro_packet(87 downto 0) is unused ||Toplevel.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/381||Packet_Saver.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/35
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pressure_packet(87 downto 0) is unused ||Toplevel.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/382||Packet_Saver.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/38
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of status_packet(87 downto 0) is unused ||Toplevel.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/383||Packet_Saver.vhd(41);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/41
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal1_packet(87 downto 0) is unused ||Toplevel.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/384||Packet_Saver.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/44
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal2_packet(87 downto 0) is unused ||Toplevel.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/385||Packet_Saver.vhd(45);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/45
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_1_packet(87 downto 0) is unused ||Toplevel.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/386||Packet_Saver.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_2_packet(87 downto 0) is unused ||Toplevel.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/387||Packet_Saver.vhd(50);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/50
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_3_packet(87 downto 0) is unused ||Toplevel.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/388||Packet_Saver.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/51
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_4_packet(87 downto 0) is unused ||Toplevel.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/389||Packet_Saver.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/52
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_5_packet(87 downto 0) is unused ||Toplevel.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/390||Packet_Saver.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/53
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 14 of uc_tx_nextstate(0 to 15). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/441||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/442||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/443||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register uc_tx_nextstate(uc_tx_idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/444||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit chan(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/484||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of chan(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/485||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/533||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 7 of next_state(0 to 8). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/570||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/571||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL169 ||@W:Pruning unused register next_state(idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/572||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit calibration_new_data to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/594||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/595||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/596||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register calibration_new_data. Make sure that there are no unused intermediate registers.||Toplevel.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/597||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/598||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C2(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/599||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/600||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/601||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/602||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/603||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/604||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of data_out(6 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/605||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL158 ||@W:Inout FRAM_SDA is unused||Toplevel.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/609||Toplevel.vhd(64);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd'/linenumber/64
Implementation;Synthesis|| CL158 ||@W:Inout UC_I2C4_SDA is unused||Toplevel.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/610||Toplevel.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd'/linenumber/67
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|CLOCK which controls 1479 sequential elements including ClockDivs_0.cnt_800kHz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(706);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/706||clockdivs.vhd(57);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\clockdivs.vhd'/linenumber/57
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock which controls 126 sequential elements including ClockDivs_0.cnt_1kHz[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(707);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/707||clockdivs.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\clockdivs.vhd'/linenumber/76
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DAC_SET|ADR_inferred_clock[1] which controls 39 sequential elements including Science_0.DAC_SET_0.state[0:4]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(708);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/708||dac_set.vhd(56);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/56
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(709);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/709||adc_reset.vhd(37);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\adc_reset.vhd'/linenumber/37
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|FMC_CLK which controls 54 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(710);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/710||fpga_buffer.vhd(2135);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\smartgen\fpga_buffer\fpga_buffer.vhd'/linenumber/2135
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_1kHz_inferred_clock which controls 7 sequential elements including ClockDivs_0.cnt_50Hz[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(711);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/711||clockdivs.vhd(100);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\clockdivs.vhd'/linenumber/100
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_50Hz_inferred_clock which controls 6 sequential elements including ClockDivs_0.cnt_1Hz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(712);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/712||clockdivs.vhd(115);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\clockdivs.vhd'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(976);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/976||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(977);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/977||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(978);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/978||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(979);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/979||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(980);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/980||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(981);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/981||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_0_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(982);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/982||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(983);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/983||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.ADC_READ_0.cnt2up[4:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt1up[4:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1004);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1004||adc_read.vhd(218);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\adc_read.vhd'/linenumber/218
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.ADC_READ_0.cnt1dn[7:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt2dn[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1005);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1005||adc_read.vhd(218);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\adc_read.vhd'/linenumber/218
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SWEEP_SPIDER2_0.dac2_int[15:0] because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.dac1_int[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1011);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1011||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[0] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1062);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1062||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[1] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1063);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1063||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[2] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1064);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1064||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[3] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1065);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1065||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[4] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1066);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1066||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[5] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1067);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1067||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[6] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1068);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1068||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[7] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1069);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1069||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[8] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1119);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1119||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[9] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1120||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[10] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1121||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[11] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1122||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[13] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1123);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1123||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit status_bits_1[35] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1124||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit status_bits_1[34] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1125);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1125||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1137);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1137||gs_readout.vhd(133);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\gs_readout.vhd'/linenumber/133
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[0] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1138);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1138||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[1] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1139);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1139||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[2] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1140);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1140||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[3] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1141);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1141||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[4] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1142);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1142||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[5] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1143);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1143||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1144);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1144||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[7] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1145);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1145||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[8] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1146);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1146||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[9] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1147);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1147||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[10] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1148);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1148||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[11] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1149);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1149||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[12] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1150||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[13] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1151);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1151||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[14] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1152||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[15] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1153||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[1] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1206||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[0] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1207||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Accelerometer_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1220);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1220||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Gyro_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1244);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1244||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1279||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[2] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1300);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1300||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[1] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1301||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO161 ||@W:Register bit C_cnt[0] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1302);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1302||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[14] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1310);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1310||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[13] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1311);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1311||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[10] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1312);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1312||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[7] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1313);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1313||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[6] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1314);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1314||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[5] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1315);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1315||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[15] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1316);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1316||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[12] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1317);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1317||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[11] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1318);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1318||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[9] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1319);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1319||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[8] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1320);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1320||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[4] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1321);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1321||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[3] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1322);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1322||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[2] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1323);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1323||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[1] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1324);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1324||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[0] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1325);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1325||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1348);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1348||dac_set.vhd(56);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\dac_set.vhd'/linenumber/56
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SET_LP_GAIN_0.L4WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L3WR. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1349);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1349||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO160 ||@W:Register bit General_Controller_0.flight_state[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1353||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\20250312_lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"||Toplevel.srr(1492);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1492||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"||Toplevel.srr(1493);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1493||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"||Toplevel.srr(1494);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1494||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DAC_SET|ADR_inferred_clock[1] with period 31.25ns. Please declare a user-defined clock on object "n:Science_0.DAC_SET_0.ADR[1]"||Toplevel.srr(1495);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1495||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock with period 31.25ns. Please declare a user-defined clock on object "n:ClockDivs_0.clk_800kHz"||Toplevel.srr(1496);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1496||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Toplevel.srr(1512);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1512||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Toplevel.srr(1514);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1514||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Toplevel.srr(1533);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1533||null;null
Implementation;Compile;RootName:Toplevel
Implementation;Compile||(null)||Please refer to the log file for details about 77 Warning(s) , 1 Info(s)||Toplevel_compile_log.rpt;liberoaction://open_report/file/Toplevel_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:Toplevel
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||Toplevel_placeroute_log.rpt;liberoaction://open_report/file/Toplevel_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Toplevel
