module test;
  reg clk, wren;
  reg [15:0]data;
  reg [21:0]address;
  wire[63:0] sel_core;
  wire[7:0] sel_reg;
  wire[15:0] core_data;
  wire[15:0] core_address;
  integer i;
  mm memmory_manager(.data(data),
                     .address(address),
                     .clk(clk),
                     .core_data(core_data),
                     .core_address(core_address),
                     .core_en(sel_core),
                     .reg_en(sel_reg));
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1, test);
    clk = 1'b0;
    #5
    data = 16'b1111;
    address = 22'b1000;
    #5
    data = 16'b11;
    address = 22'b111;
    #5
    for(i = ((2<<22) - 8); i < (2<<22); i=i+1) begin  
      address = i;
      #2;
    end
    data = 16'b11;
    address = 22'b110;
    #5
    #10
    $finish;
  end
  always #1 clk = ~clk;
endmodule