<img src="/assets/img/MarineGEO_logo.png" alt="Banner" style="height: 100px; width:100px;"/>

# 100 Days Of RTL Challenge
I recently started learning Verilog and SystemVerilog. So, whats a better was to improve designing of circuits using these languages. This is a personal challenge where for next 100 days, Ill be practicing and posting 100 different circuits. This is challenge will enhance my concepts of _Digital Electronic Circuits & Hardware Descriptivre Languages_.

# Content Table
|Day No.|Code Name|Link to Library|
|----|-----|-------| 
|1|Half Adder|Link| 
