#-----------------------------------------------------------
# xsim v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Sun Jan 18 16:12:22 2026
# Process ID         : 134533
# Current directory  : /home/manuelrivera/git_repositories/uart_project_dd2/verif/work
# Command line       : xsim -mode tcl -source {xsim.dir/work.uart_top_tb/xsim_script.tcl}
# Log file           : /home/manuelrivera/git_repositories/uart_project_dd2/verif/work/xsim.log
# Journal file       : /home/manuelrivera/git_repositories/uart_project_dd2/verif/work/xsim.jou
# Running On         : lap
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8300H CPU @ 2.30GHz
# CPU Frequency      : 3928.545 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8125 MB
# Swap memory        : 8000 MB
# Total Virtual      : 16125 MB
# Available Virtual  : 10858 MB
#-----------------------------------------------------------
source xsim.dir/work.uart_top_tb/xsim_script.tcl
# xsim {work.uart_top_tb} -autoloadwcfg -runall
Time resolution is 1 ps
open_wave_config /home/manuelrivera/git_repositories/uart_project_dd2/verif/work/work.uart_top_tb.wcfg
WARNING: Simulation object /uart_top_tb/baud_sel was not found in the design.
WARNING: Simulation object /uart_top_tb/BAUD_SEL_WIDTH was not found in the design.
run -all
ERROR: Assertion failed. 
Time: 1000025 ns Started: 1000015 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
ERROR: Assertion failed. 
Time: 3000045 ns Started: 3000035 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
ERROR: Assertion failed. 
Time: 5000065 ns Started: 5000055 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
ERROR: Assertion failed. 
Time: 7000085 ns Started: 7000075 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
ERROR: Assertion failed. 
Time: 9000105 ns Started: 9000095 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
ERROR: Assertion failed. 
Time: 11000125 ns Started: 11000115 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
ERROR: Assertion failed. 
Time: 13000145 ns Started: 13000135 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
ERROR: Assertion failed. 
Time: 15000165 ns Started: 15000155 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
ERROR: Assertion failed. 
Time: 17000185 ns Started: 17000175 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
ERROR: Assertion failed. 
Time: 19000205 ns Started: 19000195 ns Scope: /uart_top_tb File: /home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv Line:66
$finish called at time : 20 ms : File "/home/manuelrivera/git_repositories/uart_project_dd2/verif/uart_top_tb.sv" Line 31
exit
INFO: xsimkernel Simulation Memory Usage: 292356 KB (Peak: 340656 KB), Simulation CPU Usage: 4720 ms
INFO: [Common 17-206] Exiting xsim at Sun Jan 18 16:12:29 2026...
