{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_up.v@456:502@HdlStmProcess", "\n  assign up_rparam_s[15: 9] = 7'd0;\n  assign up_rparam_s[ 8: 8] = (TX_OR_RX_N == 0) ? 1'b0 : 1'b1;\n  assign up_rparam_s[ 7: 0] = NUM_OF_LANES;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rreq_d <= 'd0;\n      up_rdata_d <= 'd0;\n    end else begin\n      up_rreq_d <= up_rreq;\n      if (up_rreq == 1'b1) begin\n        case (up_raddr)\n          10'h000: up_rdata_d <= VERSION;\n          10'h001: up_rdata_d <= ID;\n          10'h002: up_rdata_d <= up_scratch;\n          10'h004: up_rdata_d <= {31'd0, up_resetn};\n          10'h005: up_rdata_d <= {31'd0, up_status_int};\n          10'h006: up_rdata_d <= {17'd0, up_user_ready_cnt, up_rst_cnt, up_pll_rst_cnt};\n          10'h008: up_rdata_d <= {19'd0, up_lpm_dfe_n, 1'd0, up_rate, 2'd0, up_sys_clk_sel, 1'd0, up_out_clk_sel};\n          10'h009: up_rdata_d <= up_rparam_s;\n          10'h010: up_rdata_d <= {24'd0, up_icm_sel};\n          10'h011: up_rdata_d <= {3'd0, up_icm_data};\n          10'h012: up_rdata_d <= {15'd0, up_icm_busy, up_icm_rdata};\n          10'h018: up_rdata_d <= {24'd0, up_ich_sel};\n          10'h019: up_rdata_d <= {3'd0, up_ich_data};\n          10'h01a: up_rdata_d <= {15'd0, up_ich_busy, up_ich_rdata};\n          10'h020: up_rdata_d <= {24'd0, up_ies_sel};\n          10'h028: up_rdata_d <= {31'd0, up_ies_req};\n          10'h029: up_rdata_d <= {27'd0, up_ies_prescale};\n          10'h02a: up_rdata_d <= {6'd0, up_ies_voffset_range, up_ies_voffset_step, up_ies_voffset_max, up_ies_voffset_min};\n          10'h02b: up_rdata_d <= {4'd0, up_ies_hoffset_max, 4'd0, up_ies_hoffset_min};\n          10'h02c: up_rdata_d <= {20'd0, up_ies_hoffset_step};\n          10'h02d: up_rdata_d <= up_ies_start_addr;\n          10'h02e: up_rdata_d <= {31'd0, up_es_status};\n          default: up_rdata_d <= 32'd0;\n        endcase\n      end else begin\n        up_rdata_d <= 32'd0;\n      end\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[490, "          10'h030: up_rdata_d <= up_tx_diffctrl;\n"], [490, "          10'h031: up_rdata_d <= up_tx_postcursor;\n"], [490, "          10'h032: up_rdata_d <= up_tx_precursor;\n"]]}}