--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/diego/eda/closedsource/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o hwcosim_top.twr -v 30 -l 30 hwcosim_top_routed.ncd
hwcosim_top.pcf

Design file:              hwcosim_top_routed.ncd
Physical constraint file: hwcosim_top.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "cosim_core_inst/drck" PERIOD = 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 859 paths analyzed, 527 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.538ns.
--------------------------------------------------------------------------------
Slack:                  24.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_next[13] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_next[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y87.CE      net (fanout=17)       2.147   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y87.CLK     Tceck                 0.335   cosim_core_inst/serial_iface/din_fifo/write_addr[13]
                                                       cosim_core_inst/serial_iface/din_fifo/write_next[13]
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (1.041ns logic, 4.462ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  24.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[13] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y87.CE      net (fanout=17)       2.147   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y87.CLK     Tceck                 0.315   cosim_core_inst/serial_iface/din_fifo/write_addr[13]
                                                       cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[13]
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (1.021ns logic, 4.462ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  24.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_addr[12] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_addr[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y87.CE      net (fanout=17)       2.147   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y87.CLK     Tceck                 0.314   cosim_core_inst/serial_iface/din_fifo/write_addr[13]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr[12]
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (1.020ns logic, 4.462ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  24.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_next[9] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_next[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y86.CE      net (fanout=17)       1.859   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y86.CLK     Tceck                 0.335   cosim_core_inst/serial_iface/din_fifo/write_next[12]
                                                       cosim_core_inst/serial_iface/din_fifo/write_next[9]
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (1.041ns logic, 4.174ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  24.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_next[12] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_next[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y86.CE      net (fanout=17)       1.859   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y86.CLK     Tceck                 0.315   cosim_core_inst/serial_iface/din_fifo/write_next[12]
                                                       cosim_core_inst/serial_iface/din_fifo/write_next[12]
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.021ns logic, 4.174ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  24.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_next[11] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_next[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y86.CE      net (fanout=17)       1.859   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y86.CLK     Tceck                 0.314   cosim_core_inst/serial_iface/din_fifo/write_next[12]
                                                       cosim_core_inst/serial_iface/din_fifo/write_next[11]
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (1.020ns logic, 4.174ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  24.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_next[10] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_next[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y86.CE      net (fanout=17)       1.859   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y86.CLK     Tceck                 0.296   cosim_core_inst/serial_iface/din_fifo/write_next[12]
                                                       cosim_core_inst/serial_iface/din_fifo/write_next[10]
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (1.002ns logic, 4.174ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  24.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_addrgray[7] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_addrgray[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y86.CE      net (fanout=17)       1.754   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y86.CLK     Tceck                 0.340   cosim_core_inst/serial_iface/din_fifo/write_addrgray[8]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addrgray[7]
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (1.046ns logic, 4.069ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  24.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_next[5] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_next[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y85.CE      net (fanout=17)       1.744   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y85.CLK     Tceck                 0.335   cosim_core_inst/serial_iface/din_fifo/write_next[8]
                                                       cosim_core_inst/serial_iface/din_fifo/write_next[5]
    -------------------------------------------------  ---------------------------
    Total                                      5.100ns (1.041ns logic, 4.059ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  24.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_addrgray[6] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.099ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_addrgray[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y86.CE      net (fanout=17)       1.754   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y86.CLK     Tceck                 0.324   cosim_core_inst/serial_iface/din_fifo/write_addrgray[8]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addrgray[6]
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (1.030ns logic, 4.069ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  24.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_addrgray[8] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_addrgray[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y86.CE      net (fanout=17)       1.754   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y86.CLK     Tceck                 0.316   cosim_core_inst/serial_iface/din_fifo/write_addrgray[8]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addrgray[8]
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (1.022ns logic, 4.069ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  24.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_next[8] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_next[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y85.CE      net (fanout=17)       1.744   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y85.CLK     Tceck                 0.315   cosim_core_inst/serial_iface/din_fifo/write_next[8]
                                                       cosim_core_inst/serial_iface/din_fifo/write_next[8]
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (1.021ns logic, 4.059ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  24.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_next[7] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.079ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_next[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y85.CE      net (fanout=17)       1.744   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y85.CLK     Tceck                 0.314   cosim_core_inst/serial_iface/din_fifo/write_next[8]
                                                       cosim_core_inst/serial_iface/din_fifo/write_next[7]
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (1.020ns logic, 4.059ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  24.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_addrgray[5] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.070ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_addrgray[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y86.CE      net (fanout=17)       1.754   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y86.CLK     Tceck                 0.295   cosim_core_inst/serial_iface/din_fifo/write_addrgray[8]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addrgray[5]
    -------------------------------------------------  ---------------------------
    Total                                      5.070ns (1.001ns logic, 4.069ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  24.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_next[6] (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_next[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y85.CE      net (fanout=17)       1.744   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X40Y85.CLK     Tceck                 0.296   cosim_core_inst/serial_iface/din_fifo/write_next[8]
                                                       cosim_core_inst/serial_iface/din_fifo/write_next[6]
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (1.002ns logic, 4.059ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  25.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_addr[7] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_addr[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CE      net (fanout=17)       1.577   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CLK     Tceck                 0.363   cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr[7]
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.069ns logic, 3.892ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  25.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_addr[5] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_addr[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CE      net (fanout=17)       1.577   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CLK     Tceck                 0.362   cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.960ns (1.068ns logic, 3.892ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  25.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_addr[6] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.959ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_addr[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CE      net (fanout=17)       1.577   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CLK     Tceck                 0.361   cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr[6]
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (1.067ns logic, 3.892ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  25.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_addr[4] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_addr[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CE      net (fanout=17)       1.577   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CLK     Tceck                 0.360   cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr[4]
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (1.066ns logic, 3.892ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  25.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[13] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.945ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B2      net (fanout=9)        1.762   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X50Y94.C4      net (fanout=9)        0.361   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X50Y94.C       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.AX      net (fanout=6)        1.292   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X48Y89.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X48Y89.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X48Y90.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X48Y90.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11/O
    SLICE_X48Y91.CLK     Tcinck                0.304   cosim_core_inst/serial_iface/dout_fifo/read_next[13]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_s_13
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[13]
    -------------------------------------------------  ---------------------------
    Total                                      4.945ns (1.521ns logic, 3.424ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  25.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_nextgray[6] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_nextgray[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CE      net (fanout=17)       1.577   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CLK     Tceck                 0.340   cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
                                                       cosim_core_inst/serial_iface/din_fifo/write_nextgray[6]
    -------------------------------------------------  ---------------------------
    Total                                      4.938ns (1.046ns logic, 3.892ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  25.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_nextgray[5] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_nextgray[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CE      net (fanout=17)       1.577   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CLK     Tceck                 0.324   cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
                                                       cosim_core_inst/serial_iface/din_fifo/write_nextgray[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.030ns logic, 3.892ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  25.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_nextgray[7] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CE      net (fanout=17)       1.577   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CLK     Tceck                 0.316   cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
                                                       cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (1.022ns logic, 3.892ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  25.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo/write_nextgray[4] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.893ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/din_fifo/write_nextgray[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B3      net (fanout=9)        2.315   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X49Y84.B       Tilo                  0.259   hwcif/mm_o_g[3]
                                                       cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CE      net (fanout=17)       1.577   cosim_core_inst/serial_iface/din_fifo/write_addr_0_sqmuxa
    SLICE_X41Y85.CLK     Tceck                 0.295   cosim_core_inst/serial_iface/din_fifo/write_nextgray[7]
                                                       cosim_core_inst/serial_iface/din_fifo/write_nextgray[4]
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (1.001ns logic, 3.892ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  25.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[11] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.876ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B2      net (fanout=9)        1.762   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X50Y94.C4      net (fanout=9)        0.361   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X50Y94.C       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.AX      net (fanout=6)        1.292   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X48Y89.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X48Y89.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X48Y90.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X48Y90.CLK     Tcinck                0.314   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[11]
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (1.455ns logic, 3.421ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  25.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[9] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B2      net (fanout=9)        1.762   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X50Y94.C4      net (fanout=9)        0.361   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X50Y94.C       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.AX      net (fanout=6)        1.292   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X48Y89.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X48Y89.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X48Y90.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X48Y90.CLK     Tcinck                0.304   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[9]
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.445ns logic, 3.421ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  25.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[12] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B2      net (fanout=9)        1.762   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X50Y94.C4      net (fanout=9)        0.361   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X50Y94.C       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.AX      net (fanout=6)        1.292   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X48Y89.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X48Y89.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X48Y90.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X48Y90.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11/O
    SLICE_X48Y91.CLK     Tcinck                0.214   cosim_core_inst/serial_iface/dout_fifo/read_next[13]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_s_13
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[12]
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (1.431ns logic, 3.424ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  25.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[10] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B2      net (fanout=9)        1.762   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X50Y94.C4      net (fanout=9)        0.361   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X50Y94.C       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.AX      net (fanout=6)        1.292   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X48Y89.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X48Y89.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X48Y90.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X48Y90.CLK     Tcinck                0.273   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[10]
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.414ns logic, 3.421ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  25.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[7] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B2      net (fanout=9)        1.762   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X50Y94.C4      net (fanout=9)        0.361   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X50Y94.C       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.AX      net (fanout=6)        1.292   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X48Y89.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X48Y89.CLK     Tcinck                0.314   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[7]
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (1.379ns logic, 3.418ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  25.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[5] (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B2      net (fanout=9)        1.762   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X50Y94.B       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X50Y94.C4      net (fanout=9)        0.361   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X50Y94.C       Tilo                  0.205   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.AX      net (fanout=6)        1.292   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X48Y88.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X48Y89.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X48Y89.CLK     Tcinck                0.304   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.369ns logic, 3.418ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "cosim_core_inst/drck" PERIOD = 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKB
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKB
  Location pin: RAMB16_X3Y46.CLKB
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cosim_core_inst/serial_iface/din_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKA
  Logical resource: cosim_core_inst/serial_iface/din_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKA
  Location pin: RAMB16_X3Y44.CLKA
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[0]/CK
  Location pin: SLICE_X46Y94.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[1]/CK
  Location pin: SLICE_X46Y94.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[2]/CK
  Location pin: SLICE_X46Y94.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CK
  Location pin: SLICE_X46Y94.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[4]/CK
  Location pin: SLICE_X46Y95.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[1]/CK
  Location pin: SLICE_X40Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[2]/CK
  Location pin: SLICE_X40Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[3]/CK
  Location pin: SLICE_X40Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CK
  Location pin: SLICE_X40Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[5]/CK
  Location pin: SLICE_X40Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[6]/CK
  Location pin: SLICE_X40Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[7]/CK
  Location pin: SLICE_X40Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CK
  Location pin: SLICE_X40Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[9]/CK
  Location pin: SLICE_X40Y86.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[10]/CK
  Location pin: SLICE_X40Y86.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[11]/CK
  Location pin: SLICE_X40Y86.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CK
  Location pin: SLICE_X40Y86.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[9]/CK
  Location pin: SLICE_X36Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[10]/CK
  Location pin: SLICE_X36Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[11]/CK
  Location pin: SLICE_X36Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[12]/CK
  Location pin: SLICE_X36Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/wr_reset/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/wr_reset_resync/CK
  Location pin: SLICE_X40Y83.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/wr_reset/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/wr_reset/CK
  Location pin: SLICE_X40Y83.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_addr[13]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[13]/CK
  Location pin: SLICE_X40Y87.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_addr[13]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_addr[12]/CK
  Location pin: SLICE_X40Y87.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_addr[13]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_nxtnxtgray[13]/CK
  Location pin: SLICE_X40Y87.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/read_nextgray[13]/CK
  Location pin: SLICE_X50Y94.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/read_addrgray[9]/CK
  Location pin: SLICE_X50Y94.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_TO_U = MAXDELAY FROM TIMEGRP "J_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 63 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.818ns.
--------------------------------------------------------------------------------
Slack:                  12.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_1 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.783ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_1 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.BQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/sync_word_sr_1
    SLICE_X56Y110.A1     net (fanout=2)        1.080   cosim_core_inst/serial_iface/sync_word_sr[1]
    SLICE_X56Y110.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/n007685
    SLICE_X52Y110.CX     net (fanout=1)        0.933   cosim_core_inst/serial_iface/n007685
    SLICE_X52Y110.CLK    Tdick                 0.176   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.770ns logic, 2.013ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  12.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_4 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.710ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_4 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_4
    SLICE_X52Y110.B4     net (fanout=2)        1.420   cosim_core_inst/serial_iface/sync_word_sr[4]
    SLICE_X52Y110.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (1.023ns logic, 1.687ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  12.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_28 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.691ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_28 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_28
    SLICE_X55Y110.C2     net (fanout=2)        0.966   cosim_core_inst/serial_iface/sync_word_sr[28]
    SLICE_X55Y110.C      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.C2     net (fanout=1)        0.605   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.691ns (1.120ns logic, 1.571ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  12.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_0 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_0 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/sync_word_sr_0
    SLICE_X57Y110.B5     net (fanout=2)        0.753   cosim_core_inst/serial_iface/sync_word_sr[0]
    SLICE_X57Y110.B      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.C3     net (fanout=1)        0.851   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (1.023ns logic, 1.604ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  12.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_9 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.478ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_9 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.BQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/sync_word_sr_9
    SLICE_X52Y110.B2     net (fanout=2)        1.244   cosim_core_inst/serial_iface/sync_word_sr[9]
    SLICE_X52Y110.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (0.967ns logic, 1.511ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  12.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_29 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.469ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_29 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.BMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_29
    SLICE_X55Y110.C6     net (fanout=2)        0.744   cosim_core_inst/serial_iface/sync_word_sr[29]
    SLICE_X55Y110.C      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.C2     net (fanout=1)        0.605   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.120ns logic, 1.349ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  12.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_2 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.461ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_2 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.CQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/sync_word_sr_2
    SLICE_X57Y110.B1     net (fanout=2)        0.587   cosim_core_inst/serial_iface/sync_word_sr[2]
    SLICE_X57Y110.B      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.C3     net (fanout=1)        0.851   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (1.023ns logic, 1.438ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  12.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_12 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_12 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_12
    SLICE_X52Y110.A3     net (fanout=2)        1.029   cosim_core_inst/serial_iface/sync_word_sr[12]
    SLICE_X52Y110.A      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.C1     net (fanout=1)        0.456   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.967ns logic, 1.485ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  12.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_30 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.415ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_30 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.CMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_30
    SLICE_X55Y110.C4     net (fanout=1)        0.690   cosim_core_inst/serial_iface/sync_word_sr[30]
    SLICE_X55Y110.C      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.C2     net (fanout=1)        0.605   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.415ns (1.120ns logic, 1.295ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  12.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_5 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.399ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_5 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.BQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_5
    SLICE_X57Y110.B3     net (fanout=2)        0.469   cosim_core_inst/serial_iface/sync_word_sr[5]
    SLICE_X57Y110.B      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.C3     net (fanout=1)        0.851   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (1.079ns logic, 1.320ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  12.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_8 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.368ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_8 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/sync_word_sr_8
    SLICE_X57Y110.B6     net (fanout=2)        0.494   cosim_core_inst/serial_iface/sync_word_sr[8]
    SLICE_X57Y110.B      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.C3     net (fanout=1)        0.851   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (1.023ns logic, 1.345ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  12.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_10 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.346ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_10 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.CQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/sync_word_sr_10
    SLICE_X52Y110.B3     net (fanout=2)        1.112   cosim_core_inst/serial_iface/sync_word_sr[10]
    SLICE_X52Y110.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.346ns (0.967ns logic, 1.379ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  12.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_13 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.321ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_13 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.BQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_13
    SLICE_X52Y110.A6     net (fanout=2)        0.898   cosim_core_inst/serial_iface/sync_word_sr[13]
    SLICE_X52Y110.A      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.C1     net (fanout=1)        0.456   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (0.967ns logic, 1.354ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  12.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_27 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_27 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.DMUX   Tshcko                0.455   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_27
    SLICE_X55Y110.C1     net (fanout=2)        0.612   cosim_core_inst/serial_iface/sync_word_sr[27]
    SLICE_X55Y110.C      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.C2     net (fanout=1)        0.605   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (1.087ns logic, 1.217ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  12.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_6 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_6 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_6
    SLICE_X57Y110.B4     net (fanout=2)        0.334   cosim_core_inst/serial_iface/sync_word_sr[6]
    SLICE_X57Y110.B      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.C3     net (fanout=1)        0.851   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (1.079ns logic, 1.185ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  12.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_18 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_18 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.CMUX   Tshcko                0.461   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_18
    SLICE_X55Y110.D2     net (fanout=2)        0.621   cosim_core_inst/serial_iface/sync_word_sr[18]
    SLICE_X55Y110.D      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.C6     net (fanout=1)        0.532   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (1.093ns logic, 1.153ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  12.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_19 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_19 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.DMUX   Tshcko                0.461   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_19
    SLICE_X55Y110.D4     net (fanout=2)        0.588   cosim_core_inst/serial_iface/sync_word_sr[19]
    SLICE_X55Y110.D      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.C6     net (fanout=1)        0.532   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (1.093ns logic, 1.120ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  12.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_23 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_23 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.DQ     Tcko                  0.408   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_23
    SLICE_X55Y110.D1     net (fanout=2)        0.630   cosim_core_inst/serial_iface/sync_word_sr[23]
    SLICE_X55Y110.D      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.C6     net (fanout=1)        0.532   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (1.040ns logic, 1.162ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  12.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_7 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_7 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.DQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_7
    SLICE_X52Y110.B5     net (fanout=2)        0.883   cosim_core_inst/serial_iface/sync_word_sr[7]
    SLICE_X52Y110.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (1.023ns logic, 1.150ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  12.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_21 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_21 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.BQ     Tcko                  0.408   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_21
    SLICE_X52Y110.A1     net (fanout=2)        0.669   cosim_core_inst/serial_iface/sync_word_sr[21]
    SLICE_X52Y110.A      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.C1     net (fanout=1)        0.456   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (0.984ns logic, 1.125ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  12.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_14 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_14 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.CQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_14
    SLICE_X52Y110.A2     net (fanout=2)        0.618   cosim_core_inst/serial_iface/sync_word_sr[14]
    SLICE_X52Y110.A      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.C1     net (fanout=1)        0.456   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (0.967ns logic, 1.074ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  12.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_17 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.029ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_17 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.BMUX   Tshcko                0.461   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_17
    SLICE_X55Y110.D5     net (fanout=2)        0.404   cosim_core_inst/serial_iface/sync_word_sr[17]
    SLICE_X55Y110.D      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.C6     net (fanout=1)        0.532   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (1.093ns logic, 0.936ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  12.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_3 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_3 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.DQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/sync_word_sr_3
    SLICE_X56Y110.A3     net (fanout=2)        0.315   cosim_core_inst/serial_iface/sync_word_sr[3]
    SLICE_X56Y110.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/n007685
    SLICE_X52Y110.CX     net (fanout=1)        0.933   cosim_core_inst/serial_iface/n007685
    SLICE_X52Y110.CLK    Tdick                 0.176   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.770ns logic, 1.248ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  12.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_26 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_26 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.CMUX   Tshcko                0.455   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_26
    SLICE_X55Y110.C3     net (fanout=2)        0.324   cosim_core_inst/serial_iface/sync_word_sr[26]
    SLICE_X55Y110.C      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.C2     net (fanout=1)        0.605   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (1.087ns logic, 0.929ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  13.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_20 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.898ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_20 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AQ     Tcko                  0.408   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_20
    SLICE_X55Y110.D3     net (fanout=2)        0.326   cosim_core_inst/serial_iface/sync_word_sr[20]
    SLICE_X55Y110.D      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.C6     net (fanout=1)        0.532   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (1.040ns logic, 0.858ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack:                  13.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_24 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.890ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_24 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AMUX   Tshcko                0.455   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_24
    SLICE_X55Y110.C5     net (fanout=2)        0.198   cosim_core_inst/serial_iface/sync_word_sr[24]
    SLICE_X55Y110.C      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.C2     net (fanout=1)        0.605   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (1.087ns logic, 0.803ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  13.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_22 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.857ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_22 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.CQ     Tcko                  0.408   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_22
    SLICE_X52Y110.A5     net (fanout=2)        0.417   cosim_core_inst/serial_iface/sync_word_sr[22]
    SLICE_X52Y110.A      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.C1     net (fanout=1)        0.456   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (0.984ns logic, 0.873ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  13.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_16 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.777ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_16 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AMUX   Tshcko                0.461   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_16
    SLICE_X52Y110.A4     net (fanout=2)        0.284   cosim_core_inst/serial_iface/sync_word_sr[16]
    SLICE_X52Y110.A      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.C1     net (fanout=1)        0.456   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (1.037ns logic, 0.740ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  13.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_25 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.771ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_25 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.BMUX   Tshcko                0.455   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_25
    SLICE_X55Y110.D6     net (fanout=2)        0.152   cosim_core_inst/serial_iface/sync_word_sr[25]
    SLICE_X55Y110.D      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.C6     net (fanout=1)        0.532   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (1.087ns logic, 0.684ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  13.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_15 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.706ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_15 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.DQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_15
    SLICE_X52Y110.B1     net (fanout=2)        0.472   cosim_core_inst/serial_iface/sync_word_sr[15]
    SLICE_X52Y110.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y110.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (0.967ns logic, 0.739ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hwcosim_sys_clk = PERIOD TIMEGRP "T_hwcosim_sys_clk" 5 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hwcosim_sys_clk = PERIOD TIMEGRP "T_hwcosim_sys_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: hwcosim_clkgen_dcm/CLKIN
  Logical resource: hwcosim_clkgen_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: hwcosim_clkgen_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: hwcosim_clkgen_dcm/CLK0
  Logical resource: hwcosim_clkgen_dcm/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: hwcosim_clkgen_dcm_clk0
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: hwcosim_clkgen_dcm/CLKIN
  Logical resource: hwcosim_clkgen_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: hwcosim_clkgen_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: hwcosim_clkgen_dcm/CLKIN
  Logical resource: hwcosim_clkgen_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: hwcosim_clkgen_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.330ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: hwcosim_clkgen_dcm/CLKFX
  Logical resource: hwcosim_clkgen_dcm/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: hwcosim_clkgen_dcm_clkfx
--------------------------------------------------------------------------------
Slack: 185.000ns (max period limit - period)
  Period: 15.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: hwcosim_clkgen_dcm/CLKFX
  Logical resource: hwcosim_clkgen_dcm/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: hwcosim_clkgen_dcm_clkfx
--------------------------------------------------------------------------------
Slack: 195.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: hwcosim_clkgen_dcm/CLKIN
  Logical resource: hwcosim_clkgen_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: hwcosim_clkgen_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 195.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: hwcosim_clkgen_dcm/CLK0
  Logical resource: hwcosim_clkgen_dcm/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: hwcosim_clkgen_dcm_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hwcosim_clkgen_dcm_clkfx = PERIOD TIMEGRP 
"hwcosim_clkgen_dcm_clkfx"         TS_hwcosim_sys_clk / 0.333333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33866766 paths analyzed, 4934 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.131ns.
--------------------------------------------------------------------------------
Slack:                  4.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.835ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.B4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Topcyb                0.380   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.835ns (3.992ns logic, 5.843ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  4.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.744ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.CMUX    Tcinc                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.C4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]
    SLICE_X48Y85.COUT    Topcyc                0.277   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.744ns (3.901ns logic, 5.843ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  4.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.726ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.BX      net (fanout=2)        0.795   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Tbxcy                 0.125   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.726ns (3.737ns logic, 5.989ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  5.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.655ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.BX      net (fanout=2)        0.878   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tito_logic            0.750   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.B4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Topcyb                0.380   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.655ns (3.762ns logic, 5.893ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  5.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.641ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.CMUX    Tcinc                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.CX      net (fanout=2)        0.730   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]
    SLICE_X48Y85.COUT    Tcxcy                 0.093   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.641ns (3.717ns logic, 5.924ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  5.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.621ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.AMUX    Tcina                 0.177   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.A4      net (fanout=2)        0.519   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[28]
    SLICE_X48Y85.COUT    Topcya                0.379   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[28]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.621ns (3.908ns logic, 5.713ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  5.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.587ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.AMUX    Tcina                 0.177   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.AX      net (fanout=2)        0.665   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[28]
    SLICE_X48Y85.COUT    Taxcy                 0.199   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.587ns (3.728ns logic, 5.859ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  5.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.DMUX    Tcind                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.D6      net (fanout=2)        0.498   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[31]
    SLICE_X48Y85.COUT    Topcyd                0.261   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[31]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (3.885ns logic, 5.692ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  5.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000011 (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.574ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.B4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.DMUX    Topbd                 0.571   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X53Y85.CX      net (fanout=1)        0.724   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s<31>_0
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      9.574ns (3.891ns logic, 5.683ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  5.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000010 (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.573ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000010
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.B4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Topcyb                0.380   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.AMUX    Tcina                 0.202   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.BX      net (fanout=1)        0.709   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s<32>_0
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000010
    -------------------------------------------------  ---------------------------
    Total                                      9.573ns (3.902ns logic, 5.671ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  5.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.564ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.BX      net (fanout=2)        0.878   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tito_logic            0.750   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.CMUX    Tcinc                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.C4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]
    SLICE_X48Y85.COUT    Topcyc                0.277   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.564ns (3.671ns logic, 5.893ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  5.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.546ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.BX      net (fanout=2)        0.878   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tito_logic            0.750   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.BX      net (fanout=2)        0.795   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Tbxcy                 0.125   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.546ns (3.507ns logic, 6.039ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  5.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.543ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
    SLICE_X52Y82.D4      net (fanout=2)        0.957   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000042
    SLICE_X52Y82.COUT    Topcyd                0.261   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000049
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000048
    SLICE_X52Y83.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
    SLICE_X52Y83.DQ      Tito_logic            0.711   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.B4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Topcyb                0.380   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.543ns (3.568ns logic, 5.975ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  5.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.530ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.BMUX    Topbb                 0.368   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X52Y81.D2      net (fanout=2)        1.135   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000003e
    SLICE_X52Y81.COUT    Topcyd                0.261   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000095
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000055
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000054
    SLICE_X52Y82.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000095
    SLICE_X52Y82.COUT    Tbyp                  0.076   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000048
    SLICE_X52Y83.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
    SLICE_X52Y83.DQ      Tito_logic            0.711   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.B4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Topcyb                0.380   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.530ns (3.377ns logic, 6.153ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  5.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.526ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.DMUX    Tcind                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.DX      net (fanout=2)        0.621   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[31]
    SLICE_X48Y85.COUT    Tdxcy                 0.087   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.526ns (3.711ns logic, 5.815ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  5.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.495ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.DMUX    Topdd                 0.374   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X48Y84.D6      net (fanout=2)        0.498   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[27]
    SLICE_X48Y84.COUT    Topcyd                0.261   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000096
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[27]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk0000002a
    SLICE_X48Y85.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008f
    SLICE_X48Y85.COUT    Tbyp                  0.076   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.495ns (3.803ns logic, 5.692ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000011 (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.490ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.BX      net (fanout=2)        0.795   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.DMUX    Tbxd                  0.341   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X53Y85.CX      net (fanout=1)        0.724   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s<31>_0
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      9.490ns (3.661ns logic, 5.829ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  5.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000012 (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.482ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000012
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.B4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.CMUX    Topbc                 0.526   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X53Y85.DX      net (fanout=1)        0.677   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s<30>_0
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000012
    -------------------------------------------------  ---------------------------
    Total                                      9.482ns (3.846ns logic, 5.636ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  5.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000010 (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.482ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000010
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.CMUX    Tcinc                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.C4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]
    SLICE_X48Y85.COUT    Topcyc                0.277   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.AMUX    Tcina                 0.202   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.BX      net (fanout=1)        0.709   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s<32>_0
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000010
    -------------------------------------------------  ---------------------------
    Total                                      9.482ns (3.811ns logic, 5.671ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  5.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.465ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.COUT    Tbyp                  0.076   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
    SLICE_X50Y87.AMUX    Tcina                 0.177   cosim_core_inst/serial_iface/cmd_proc/n_clk_pulses[0]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000004
    SLICE_X48Y86.A4      net (fanout=2)        0.519   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[32]
    SLICE_X48Y86.BMUX    Topab                 0.439   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[32]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.465ns (3.752ns logic, 5.713ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  5.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000010 (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.464ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000010
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.BX      net (fanout=2)        0.795   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Tbxcy                 0.125   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.AMUX    Tcina                 0.202   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.BX      net (fanout=1)        0.709   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s<32>_0
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000010
    -------------------------------------------------  ---------------------------
    Total                                      9.464ns (3.647ns logic, 5.817ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  5.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.461ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.BX      net (fanout=2)        0.878   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tito_logic            0.750   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.CMUX    Tcinc                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.CX      net (fanout=2)        0.730   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]
    SLICE_X48Y85.COUT    Tcxcy                 0.093   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.461ns (3.487ns logic, 5.974ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  5.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
    SLICE_X52Y82.D4      net (fanout=2)        0.957   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000042
    SLICE_X52Y82.COUT    Topcyd                0.261   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000049
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000048
    SLICE_X52Y83.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
    SLICE_X52Y83.DQ      Tito_logic            0.711   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.CMUX    Tcinc                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.C4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]
    SLICE_X48Y85.COUT    Topcyc                0.277   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (3.477ns logic, 5.975ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000011 (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.450ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.CMUX    Tcinc                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.C4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]
    SLICE_X48Y85.DMUX    Topcd                 0.435   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X53Y85.CX      net (fanout=1)        0.724   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s<31>_0
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      9.450ns (3.767ns logic, 5.683ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  5.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.444ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.DMUX    Topdd                 0.374   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X48Y84.DX      net (fanout=2)        0.621   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[27]
    SLICE_X48Y84.COUT    Tdxcy                 0.087   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000096
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk0000002a
    SLICE_X48Y85.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008f
    SLICE_X48Y85.COUT    Tbyp                  0.076   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.444ns (3.629ns logic, 5.815ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  5.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.441ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.BX      net (fanout=2)        0.878   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tito_logic            0.750   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.AMUX    Tcina                 0.177   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.A4      net (fanout=2)        0.519   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[28]
    SLICE_X48Y85.COUT    Topcya                0.379   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[28]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.441ns (3.678ns logic, 5.763ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  5.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.439ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.BMUX    Topbb                 0.368   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X52Y81.D2      net (fanout=2)        1.135   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000003e
    SLICE_X52Y81.COUT    Topcyd                0.261   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000095
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000055
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000054
    SLICE_X52Y82.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000095
    SLICE_X52Y82.COUT    Tbyp                  0.076   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000048
    SLICE_X52Y83.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
    SLICE_X52Y83.DQ      Tito_logic            0.711   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.CMUX    Tcinc                 0.272   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.C4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]
    SLICE_X48Y85.COUT    Topcyc                0.277   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[30]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.439ns (3.286ns logic, 6.153ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.434ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
    SLICE_X52Y82.D4      net (fanout=2)        0.957   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000042
    SLICE_X52Y82.COUT    Topcyd                0.261   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000049
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000048
    SLICE_X52Y83.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000008d
    SLICE_X52Y83.DQ      Tito_logic            0.711   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.BX      net (fanout=2)        0.795   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Tbxcy                 0.125   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.434ns (3.313ns logic, 6.121ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  5.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[5].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.429ns (Levels of Logic = 11)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[5].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.BQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[5].rst_comp.fdre_comp
    SLICE_X49Y80.B2      net (fanout=15)       1.252   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[5]
    SLICE_X49Y80.B       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000d9
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000007e
    SLICE_X46Y80.C4      net (fanout=2)        0.769   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000058
    SLICE_X46Y80.COUT    Topcyc                0.295   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig000000db
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000032
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000002e
    SLICE_X46Y81.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000007d
    SLICE_X46Y81.COUT    Tbyp                  0.076   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000075
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000022
    SLICE_X46Y82.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000075
    SLICE_X46Y82.COUT    Tbyp                  0.076   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000006d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000016
    SLICE_X46Y83.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000006d
    SLICE_X46Y83.COUT    Tbyp                  0.076   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.BMUX    Tcinb                 0.260   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X48Y85.B4      net (fanout=2)        0.649   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]
    SLICE_X48Y85.COUT    Topcyb                0.380   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000092
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[29]_rt
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000026
    SLICE_X48Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/sig0000008b
    SLICE_X48Y86.BMUX    Tcinb                 0.292   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.429ns (4.140ns logic, 5.289ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  5.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f (FF)
  Requirement:          15.000ns
  Data Path Delay:      9.427ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         hwcosim_dut_ss_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_ss_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp to hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.DQ      Tcko                  0.447   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp
    SLICE_X41Y82.A1      net (fanout=16)       1.635   hwcif/hwcosim_dut_inst/sobel_t_x0/register1_q_net[7]
    SLICE_X41Y82.A       Tilo                  0.259   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000089
    SLICE_X46Y83.B2      net (fanout=1)        0.949   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig0000004f
    SLICE_X46Y83.COUT    Topcyb                0.375   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig000000ce
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000011
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000000c
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000067
    SLICE_X46Y84.DQ      Tito_logic            0.676   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000004
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044_rt
    SLICE_X52Y83.B3      net (fanout=2)        0.828   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/sig00000044
    SLICE_X52Y83.DQ      Tad_logic             0.980   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk00000043
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1/comp1.core_instance1/blk00000001/blk0000003d
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]_rt
    SLICE_X50Y85.D2      net (fanout=1)        0.892   hwcif/hwcosim_dut_inst/sobel_t_x0/cmult1_p_net[27]
    SLICE_X50Y85.COUT    Topcyd                0.260   hwcif/mm_o_b[15]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk0000005f
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000028
    SLICE_X50Y86.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig0000008a
    SLICE_X50Y86.COUT    Tbyp                  0.076   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000024
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/sig00000086
    SLICE_X50Y87.AMUX    Tcina                 0.177   cosim_core_inst/serial_iface/cmd_proc/n_clk_pulses[0]
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub/comp1.core_instance1/blk00000001/blk00000004
    SLICE_X48Y86.AX      net (fanout=2)        0.665   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[32]
    SLICE_X48Y86.BMUX    Taxb                  0.255   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/sig00000090
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/addsub1/comp2.core_instance2/blk00000001/blk00000004
    SLICE_X53Y85.AX      net (fanout=1)        0.881   hwcif/hwcosim_dut_inst/sobel_t_x0/core_s[33]
    SLICE_X53Y85.CLK     Tdick                 0.063   hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/sig00000093
                                                       hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000000f
    -------------------------------------------------  ---------------------------
    Total                                      9.427ns (3.568ns logic, 5.859ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hwcosim_clkgen_dcm_clkfx = PERIOD TIMEGRP "hwcosim_clkgen_dcm_clkfx"
        TS_hwcosim_sys_clk / 0.333333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKA
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKA
  Location pin: RAMB16_X3Y46.CLKA
  Clock network: hwcosim_dut_fr_clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKB
  Logical resource: cosim_core_inst/serial_iface/din_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKB
  Location pin: RAMB16_X3Y44.CLKB
  Clock network: hwcosim_dut_fr_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000006/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000006/CLK
  Location pin: DSP48_X1Y27.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000006/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000006/CLK
  Location pin: DSP48_X1Y26.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000060/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000060/CLK
  Location pin: DSP48_X0Y13.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000060/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000060/CLK
  Location pin: DSP48_X0Y22.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000061/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000061/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000061/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000061/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000062/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000062/CLK
  Location pin: DSP48_X0Y11.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000062/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000062/CLK
  Location pin: DSP48_X0Y20.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000063/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000063/CLK
  Location pin: DSP48_X0Y10.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000063/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000063/CLK
  Location pin: DSP48_X0Y19.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000064/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000064/CLK
  Location pin: DSP48_X0Y9.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000064/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000064/CLK
  Location pin: DSP48_X0Y18.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000065/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000065/CLK
  Location pin: DSP48_X0Y8.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000065/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000065/CLK
  Location pin: DSP48_X0Y17.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000066/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000066/CLK
  Location pin: DSP48_X1Y16.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000066/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000066/CLK
  Location pin: DSP48_X1Y25.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000067/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000067/CLK
  Location pin: DSP48_X1Y15.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000067/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000067/CLK
  Location pin: DSP48_X1Y24.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000068/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000068/CLK
  Location pin: DSP48_X1Y14.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000068/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000068/CLK
  Location pin: DSP48_X1Y23.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000069/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk00000069/CLK
  Location pin: DSP48_X1Y13.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000069/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk00000069/CLK
  Location pin: DSP48_X1Y22.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000006a/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000006a/CLK
  Location pin: DSP48_X1Y12.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000005c/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000005c/CLK
  Location pin: DSP48_X0Y7.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk0000006a/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk0000006a/CLK
  Location pin: DSP48_X1Y21.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk0000005c/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_x/fr_cmplr_v5_0_3273d736a853206c_instance/blk00000003/blk0000005c/CLK
  Location pin: DSP48_X0Y16.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000006b/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000006b/CLK
  Location pin: DSP48_X1Y11.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 12.436ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000005d/CLK
  Logical resource: hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/sobel_y/fr_cmplr_v5_0_b6abdcad38a718af_instance/blk00000003/blk0000005d/CLK
  Location pin: DSP48_X1Y8.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_hwcosim_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hwcosim_sys_clk             |      5.000ns|      3.570ns|      3.377ns|            0|            0|            0|     33866766|
| TS_hwcosim_clkgen_dcm_clkfx   |     15.000ns|     10.131ns|          N/A|            0|            0|     33866766|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock hwcosim_sys_clk_n
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
hwcosim_sys_clk_n|   10.131|         |         |         |
hwcosim_sys_clk_p|   10.131|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock hwcosim_sys_clk_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
hwcosim_sys_clk_n|   10.131|         |         |         |
hwcosim_sys_clk_p|   10.131|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33867688 paths, 0 nets, and 5771 connections

Design statistics:
   Minimum period:  10.131ns{1}   (Maximum frequency:  98.707MHz)
   Maximum path delay from/to any node:   2.818ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb  2 18:38:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 479 MB



