
*** Running vivado
    with args -log cms_pix_28_fw_top_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cms_pix_28_fw_top_bd_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2986.293 ; gain = 2.023 ; free physical = 46030 ; free virtual = 401724
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3090.336 ; gain = 104.043 ; free physical = 45890 ; free virtual = 401585
Command: link_design -top cms_pix_28_fw_top_bd_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_fw_top_v_0_0/cms_pix_28_fw_top_bd_fw_top_v_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/fw_top_v_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_auto_pc_0/cms_pix_28_fw_top_bd_auto_pc_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3090.336 ; gain = 0.000 ; free physical = 45062 ; free virtual = 400757
INFO: [Netlist 29-17] Analyzing 3370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3126.207 ; gain = 25.781 ; free physical = 45051 ; free virtual = 400746
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.254 ; gain = 0.000 ; free physical = 45038 ; free virtual = 400740
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3230.254 ; gain = 139.918 ; free physical = 45038 ; free virtual = 400740
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3230.254 ; gain = 0.000 ; free physical = 45037 ; free virtual = 400734

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 217af5fd4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3478.086 ; gain = 247.832 ; free physical = 44859 ; free virtual = 400555

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8474 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14cec9e4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3726.164 ; gain = 0.004 ; free physical = 44517 ; free virtual = 400210
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d45d3420

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3726.164 ; gain = 0.004 ; free physical = 44518 ; free virtual = 400210
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19a699802

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.164 ; gain = 0.004 ; free physical = 44510 ; free virtual = 400203
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 221 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 19a699802

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3758.180 ; gain = 32.020 ; free physical = 44507 ; free virtual = 400201
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19a699802

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3758.180 ; gain = 32.020 ; free physical = 44505 ; free virtual = 400199
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19a699802

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3758.180 ; gain = 32.020 ; free physical = 44501 ; free virtual = 400195
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               0  |              19  |                                              0  |
|  Sweep                        |               0  |             221  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3758.180 ; gain = 0.000 ; free physical = 44497 ; free virtual = 400191
Ending Logic Optimization Task | Checksum: 199439b0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3758.180 ; gain = 32.020 ; free physical = 44497 ; free virtual = 400191

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 199439b0a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3758.180 ; gain = 0.000 ; free physical = 44485 ; free virtual = 400180

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 199439b0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3758.180 ; gain = 0.000 ; free physical = 44485 ; free virtual = 400180

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3758.180 ; gain = 0.000 ; free physical = 44485 ; free virtual = 400180
Ending Netlist Obfuscation Task | Checksum: 199439b0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3758.180 ; gain = 0.000 ; free physical = 44485 ; free virtual = 400180
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3758.180 ; gain = 527.926 ; free physical = 44496 ; free virtual = 400191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3806.203 ; gain = 40.023 ; free physical = 44475 ; free virtual = 400174
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 5104.523 ; gain = 1298.320 ; free physical = 43716 ; free virtual = 399419
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43717 ; free virtual = 399420
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1403efbdb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43717 ; free virtual = 399420
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43717 ; free virtual = 399421

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 47ed2ce3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43648 ; free virtual = 399351

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6339a4f2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43579 ; free virtual = 399282

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6339a4f2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43579 ; free virtual = 399281
Phase 1 Placer Initialization | Checksum: 6339a4f2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43575 ; free virtual = 399278

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1226acdbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43542 ; free virtual = 399241

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1226acdbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43518 ; free virtual = 399220

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1226acdbe

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 5104.523 ; gain = 0.000 ; free physical = 43450 ; free virtual = 399153

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: e5a8de9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5132.879 ; gain = 28.355 ; free physical = 43555 ; free virtual = 399258

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: e5a8de9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5132.879 ; gain = 28.355 ; free physical = 43555 ; free virtual = 399258
Phase 2.1.1 Partition Driven Placement | Checksum: e5a8de9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5132.879 ; gain = 28.355 ; free physical = 43563 ; free virtual = 399265
Phase 2.1 Floorplanning | Checksum: e5a8de9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5132.879 ; gain = 28.355 ; free physical = 43563 ; free virtual = 399265

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e5a8de9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5132.879 ; gain = 28.355 ; free physical = 43563 ; free virtual = 399265

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e5a8de9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5132.879 ; gain = 28.355 ; free physical = 43563 ; free virtual = 399265

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 63 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 30 nets or LUTs. Breaked 0 LUT, combined 30 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 22 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 109 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 109 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5148.887 ; gain = 0.000 ; free physical = 43425 ; free virtual = 399135
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5148.887 ; gain = 0.000 ; free physical = 43424 ; free virtual = 399134

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             30  |                    30  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    22  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             30  |                    52  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: cddfa7ef

Time (s): cpu = 00:01:19 ; elapsed = 00:00:37 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43425 ; free virtual = 399135
Phase 2.4 Global Placement Core | Checksum: ed01d0ea

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43532 ; free virtual = 399238
Phase 2 Global Placement | Checksum: ed01d0ea

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43544 ; free virtual = 399250

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14259dd70

Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43535 ; free virtual = 399240

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: adc6ef7d

Time (s): cpu = 00:01:38 ; elapsed = 00:00:44 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43531 ; free virtual = 399236

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 17b37373c

Time (s): cpu = 00:01:44 ; elapsed = 00:00:46 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43458 ; free virtual = 399156

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: c20ef3ca

Time (s): cpu = 00:01:44 ; elapsed = 00:00:47 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43451 ; free virtual = 399149

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: aa3eba74

Time (s): cpu = 00:01:46 ; elapsed = 00:00:48 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43386 ; free virtual = 399084
Phase 3.3.3 Slice Area Swap | Checksum: aa3eba74

Time (s): cpu = 00:01:46 ; elapsed = 00:00:48 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43386 ; free virtual = 399083
Phase 3.3 Small Shape DP | Checksum: e29ef399

Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43412 ; free virtual = 399109

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: ddf5e4b0

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43405 ; free virtual = 399102

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 191b14059

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43405 ; free virtual = 399102
Phase 3 Detail Placement | Checksum: 191b14059

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43406 ; free virtual = 399103

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20d3d9ec5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.196 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f6d24362

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5148.887 ; gain = 0.000 ; free physical = 43406 ; free virtual = 399103
INFO: [Place 46-35] Processed net cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 8458 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1778de949

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5148.887 ; gain = 0.000 ; free physical = 43396 ; free virtual = 399093
Phase 4.1.1.1 BUFG Insertion | Checksum: 1430c1729

Time (s): cpu = 00:02:11 ; elapsed = 00:00:58 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43399 ; free virtual = 399096

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.500. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 130dfe298

Time (s): cpu = 00:03:30 ; elapsed = 00:02:17 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43406 ; free virtual = 399104

Time (s): cpu = 00:03:30 ; elapsed = 00:02:17 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43406 ; free virtual = 399104
Phase 4.1 Post Commit Optimization | Checksum: 130dfe298

Time (s): cpu = 00:03:30 ; elapsed = 00:02:17 . Memory (MB): peak = 5148.887 ; gain = 44.363 ; free physical = 43406 ; free virtual = 399104
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5196.879 ; gain = 0.000 ; free physical = 43391 ; free virtual = 399089

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18e992ded

Time (s): cpu = 00:03:41 ; elapsed = 00:02:26 . Memory (MB): peak = 5196.879 ; gain = 92.355 ; free physical = 43404 ; free virtual = 399102

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18e992ded

Time (s): cpu = 00:03:41 ; elapsed = 00:02:26 . Memory (MB): peak = 5196.879 ; gain = 92.355 ; free physical = 43403 ; free virtual = 399101
Phase 4.3 Placer Reporting | Checksum: 18e992ded

Time (s): cpu = 00:03:41 ; elapsed = 00:02:26 . Memory (MB): peak = 5196.879 ; gain = 92.355 ; free physical = 43386 ; free virtual = 399084

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5196.879 ; gain = 0.000 ; free physical = 43386 ; free virtual = 399084

Time (s): cpu = 00:03:41 ; elapsed = 00:02:26 . Memory (MB): peak = 5196.879 ; gain = 92.355 ; free physical = 43386 ; free virtual = 399084
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169f41c39

Time (s): cpu = 00:03:41 ; elapsed = 00:02:26 . Memory (MB): peak = 5196.879 ; gain = 92.355 ; free physical = 43385 ; free virtual = 399083
Ending Placer Task | Checksum: 12ca71445

Time (s): cpu = 00:03:41 ; elapsed = 00:02:26 . Memory (MB): peak = 5196.879 ; gain = 92.355 ; free physical = 43385 ; free virtual = 399083
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:46 ; elapsed = 00:02:28 . Memory (MB): peak = 5196.879 ; gain = 92.355 ; free physical = 43564 ; free virtual = 399262
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5196.879 ; gain = 0.000 ; free physical = 43561 ; free virtual = 399285
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cms_pix_28_fw_top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.53 . Memory (MB): peak = 5196.879 ; gain = 0.000 ; free physical = 43551 ; free virtual = 399255
INFO: [runtcl-4] Executing : report_utilization -file cms_pix_28_fw_top_bd_wrapper_utilization_placed.rpt -pb cms_pix_28_fw_top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5196.879 ; gain = 0.000 ; free physical = 43583 ; free virtual = 399287
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5196.879 ; gain = 0.000 ; free physical = 43509 ; free virtual = 399239
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 929a00a ConstDB: 0 ShapeSum: c5c428e6 RouteDB: 5db94b55
Nodegraph reading from file.  Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.83 . Memory (MB): peak = 5196.887 ; gain = 0.000 ; free physical = 43502 ; free virtual = 399212
Post Restoration Checksum: NetGraph: db2efd02 NumContArr: 83ce319f Constraints: 1164620e Timing: 0
Phase 1 Build RT Design | Checksum: 1706190af

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5196.887 ; gain = 0.000 ; free physical = 43498 ; free virtual = 399209

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1706190af

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5196.887 ; gain = 0.000 ; free physical = 43436 ; free virtual = 399147

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1706190af

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5196.887 ; gain = 0.000 ; free physical = 43437 ; free virtual = 399147

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1501ab49f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5198.254 ; gain = 1.367 ; free physical = 43426 ; free virtual = 399136

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11ac6b68b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 5198.254 ; gain = 1.367 ; free physical = 43291 ; free virtual = 399002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.630  | TNS=0.000  | WHS=-0.236 | THS=-86.057|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12930
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12147
  Number of Partially Routed Nets     = 783
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 199959491

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 5213.953 ; gain = 17.066 ; free physical = 43292 ; free virtual = 399002

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 199959491

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 5213.953 ; gain = 17.066 ; free physical = 43292 ; free virtual = 399002
Phase 3 Initial Routing | Checksum: 239342b37

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 5213.953 ; gain = 17.066 ; free physical = 43262 ; free virtual = 398972

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5740
 Number of Nodes with overlaps = 629
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.305  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 23229855a

Time (s): cpu = 00:02:38 ; elapsed = 00:01:16 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43169 ; free virtual = 398923

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 29cd63e39

Time (s): cpu = 00:02:38 ; elapsed = 00:01:17 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43169 ; free virtual = 398923
Phase 4 Rip-up And Reroute | Checksum: 29cd63e39

Time (s): cpu = 00:02:38 ; elapsed = 00:01:17 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43169 ; free virtual = 398923

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 210c6db47

Time (s): cpu = 00:02:38 ; elapsed = 00:01:17 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43170 ; free virtual = 398924

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 210c6db47

Time (s): cpu = 00:02:38 ; elapsed = 00:01:17 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43175 ; free virtual = 398929
Phase 5 Delay and Skew Optimization | Checksum: 210c6db47

Time (s): cpu = 00:02:38 ; elapsed = 00:01:17 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43175 ; free virtual = 398929

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b7243a20

Time (s): cpu = 00:02:45 ; elapsed = 00:01:19 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43189 ; free virtual = 398928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.305  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cc1aec50

Time (s): cpu = 00:02:45 ; elapsed = 00:01:20 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43187 ; free virtual = 398927
Phase 6 Post Hold Fix | Checksum: 1cc1aec50

Time (s): cpu = 00:02:45 ; elapsed = 00:01:20 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43190 ; free virtual = 398929

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.61805 %
  Global Horizontal Routing Utilization  = 1.18737 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21ee02b12

Time (s): cpu = 00:02:47 ; elapsed = 00:01:20 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43183 ; free virtual = 398922

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21ee02b12

Time (s): cpu = 00:02:47 ; elapsed = 00:01:20 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43183 ; free virtual = 398922

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21ee02b12

Time (s): cpu = 00:02:49 ; elapsed = 00:01:22 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43184 ; free virtual = 398923

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 21ee02b12

Time (s): cpu = 00:02:49 ; elapsed = 00:01:22 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43186 ; free virtual = 398925

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.305  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 21ee02b12

Time (s): cpu = 00:02:51 ; elapsed = 00:01:22 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43188 ; free virtual = 398927
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:51 ; elapsed = 00:01:22 . Memory (MB): peak = 5229.957 ; gain = 33.070 ; free physical = 43277 ; free virtual = 399016

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:24 . Memory (MB): peak = 5229.957 ; gain = 33.078 ; free physical = 43277 ; free virtual = 399016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5229.961 ; gain = 0.004 ; free physical = 43348 ; free virtual = 399116
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
Command: report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5318.246 ; gain = 72.273 ; free physical = 43315 ; free virtual = 399065
INFO: [runtcl-4] Executing : report_route_status -file cms_pix_28_fw_top_bd_wrapper_route_status.rpt -pb cms_pix_28_fw_top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cms_pix_28_fw_top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cms_pix_28_fw_top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force cms_pix_28_fw_top_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cms_pix_28_fw_top_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 5536.305 ; gain = 218.059 ; free physical = 43148 ; free virtual = 398926
INFO: [Common 17-206] Exiting Vivado at Fri Jun 14 14:10:26 2024...
