/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module DFFWithReset(clk, reset, d, q);
  input clk;
  wire clk;
  input reset;
  wire reset;
  input [7:0] d;
  wire [7:0] d;
  output [7:0] q;
  reg [7:0] q;
  always @(posedge clk)
    if (reset) q[0] <= 1'h0;
    else q[0] <= d[0];
  always @(posedge clk)
    if (reset) q[1] <= 1'h0;
    else q[1] <= d[1];
  always @(posedge clk)
    if (reset) q[2] <= 1'h0;
    else q[2] <= d[2];
  always @(posedge clk)
    if (reset) q[3] <= 1'h0;
    else q[3] <= d[3];
  always @(posedge clk)
    if (reset) q[4] <= 1'h0;
    else q[4] <= d[4];
  always @(posedge clk)
    if (reset) q[5] <= 1'h0;
    else q[5] <= d[5];
  always @(posedge clk)
    if (reset) q[6] <= 1'h0;
    else q[6] <= d[6];
  always @(posedge clk)
    if (reset) q[7] <= 1'h0;
    else q[7] <= d[7];
endmodule
