TimeQuest Timing Analyzer report for pll_test
Tue Mar 19 19:56:00 2019
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'
 30. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; pll_test                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 193.09 MHz ; 193.09 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.821 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.762 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.700 ; 0.000         ;
; clk                                                  ; 9.856 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                  ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.821 ; count[0]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 5.102      ;
; 5.066 ; count[0]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.857      ;
; 5.190 ; count[31] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.733      ;
; 5.190 ; count[31] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.733      ;
; 5.190 ; count[31] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.733      ;
; 5.190 ; count[31] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.733      ;
; 5.190 ; count[31] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.733      ;
; 5.216 ; count[3]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.704      ;
; 5.216 ; count[3]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.704      ;
; 5.216 ; count[3]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.704      ;
; 5.216 ; count[3]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.704      ;
; 5.216 ; count[3]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.704      ;
; 5.224 ; count[5]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.696      ;
; 5.224 ; count[5]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.696      ;
; 5.224 ; count[5]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.696      ;
; 5.224 ; count[5]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.696      ;
; 5.224 ; count[5]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.696      ;
; 5.247 ; count[0]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.676      ;
; 5.286 ; count[0]  ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.637      ;
; 5.370 ; count[30] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.553      ;
; 5.370 ; count[30] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.553      ;
; 5.370 ; count[30] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.553      ;
; 5.370 ; count[30] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.553      ;
; 5.370 ; count[30] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.553      ;
; 5.372 ; count[0]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.551      ;
; 5.386 ; count[7]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.079     ; 4.536      ;
; 5.392 ; count[0]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.531      ;
; 5.394 ; count[4]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.526      ;
; 5.394 ; count[4]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.526      ;
; 5.394 ; count[4]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.526      ;
; 5.394 ; count[4]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.526      ;
; 5.394 ; count[4]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.526      ;
; 5.395 ; count[7]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.079     ; 4.527      ;
; 5.397 ; count[29] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.526      ;
; 5.397 ; count[29] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.526      ;
; 5.397 ; count[29] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.526      ;
; 5.397 ; count[29] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.526      ;
; 5.397 ; count[29] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.526      ;
; 5.432 ; count[0]  ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.491      ;
; 5.443 ; count[0]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.480      ;
; 5.462 ; count[0]  ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.461      ;
; 5.474 ; count[1]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.446      ;
; 5.496 ; count[6]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.424      ;
; 5.496 ; count[6]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.424      ;
; 5.496 ; count[6]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.424      ;
; 5.496 ; count[6]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.424      ;
; 5.496 ; count[6]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.424      ;
; 5.504 ; count[10] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.416      ;
; 5.504 ; count[10] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.416      ;
; 5.504 ; count[10] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.416      ;
; 5.504 ; count[10] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.416      ;
; 5.504 ; count[10] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.416      ;
; 5.507 ; count[31] ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.416      ;
; 5.507 ; count[31] ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.416      ;
; 5.524 ; count[1]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.396      ;
; 5.525 ; count[0]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.398      ;
; 5.531 ; count[2]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.389      ;
; 5.531 ; count[2]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.389      ;
; 5.531 ; count[2]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.389      ;
; 5.531 ; count[2]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.389      ;
; 5.531 ; count[2]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.389      ;
; 5.533 ; count[3]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.387      ;
; 5.533 ; count[3]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.387      ;
; 5.541 ; count[5]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.379      ;
; 5.541 ; count[5]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.379      ;
; 5.545 ; count[0]  ; count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.378      ;
; 5.559 ; count[2]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.361      ;
; 5.578 ; count[0]  ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.345      ;
; 5.608 ; count[0]  ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.315      ;
; 5.621 ; count[0]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.302      ;
; 5.622 ; count[3]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.298      ;
; 5.672 ; count[3]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.248      ;
; 5.681 ; count[0]  ; count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.242      ;
; 5.687 ; count[30] ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.236      ;
; 5.687 ; count[30] ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.236      ;
; 5.703 ; count[28] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.220      ;
; 5.703 ; count[28] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.220      ;
; 5.703 ; count[28] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.220      ;
; 5.703 ; count[28] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.220      ;
; 5.703 ; count[28] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.220      ;
; 5.705 ; count[4]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.215      ;
; 5.711 ; count[4]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.209      ;
; 5.711 ; count[4]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.209      ;
; 5.714 ; count[29] ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.209      ;
; 5.714 ; count[29] ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.209      ;
; 5.718 ; count[2]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.202      ;
; 5.736 ; count[8]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.184      ;
; 5.736 ; count[8]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.184      ;
; 5.736 ; count[8]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.184      ;
; 5.736 ; count[8]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.184      ;
; 5.736 ; count[8]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.184      ;
; 5.754 ; count[0]  ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 4.169      ;
; 5.763 ; count[7]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.079     ; 4.159      ;
; 5.767 ; count[12] ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.079     ; 4.155      ;
; 5.768 ; count[5]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.152      ;
; 5.774 ; count[11] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.146      ;
; 5.774 ; count[11] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.146      ;
; 5.774 ; count[11] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.146      ;
; 5.774 ; count[11] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.146      ;
; 5.774 ; count[11] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 4.146      ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                   ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.762 ; count[3]  ; count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.053      ;
; 0.763 ; count[11] ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; count[5]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; count[1]  ; count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; count[9]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; count[29] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; count[27] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; count[6]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; count[2]  ; count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; count[10] ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; count[31] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.056      ;
; 0.766 ; count[16] ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.056      ;
; 0.766 ; count[4]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; count[18] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; count[8]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; count[30] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.058      ;
; 0.769 ; count[28] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; count[26] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.059      ;
; 0.792 ; count[24] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.082      ;
; 0.802 ; count[25] ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.093      ;
; 1.117 ; count[1]  ; count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; count[3]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.408      ;
; 1.118 ; count[5]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; count[9]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.409      ;
; 1.120 ; count[29] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.410      ;
; 1.120 ; count[27] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.410      ;
; 1.126 ; count[2]  ; count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; count[10] ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; count[4]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; count[8]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; count[30] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.419      ;
; 1.130 ; count[28] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.420      ;
; 1.130 ; count[26] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.420      ;
; 1.135 ; count[6]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; count[2]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; count[16] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.426      ;
; 1.136 ; count[4]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; count[8]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.428      ;
; 1.139 ; count[28] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.429      ;
; 1.139 ; count[26] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.429      ;
; 1.162 ; count[24] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.452      ;
; 1.193 ; count[7]  ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.484      ;
; 1.248 ; count[1]  ; count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.539      ;
; 1.248 ; count[3]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.539      ;
; 1.249 ; count[9]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.540      ;
; 1.251 ; count[29] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.541      ;
; 1.251 ; count[27] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.541      ;
; 1.257 ; count[1]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.548      ;
; 1.257 ; count[3]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.548      ;
; 1.258 ; count[5]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.549      ;
; 1.260 ; count[27] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.550      ;
; 1.266 ; count[6]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; count[2]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.557      ;
; 1.268 ; count[8]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.559      ;
; 1.270 ; count[28] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.560      ;
; 1.270 ; count[26] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.560      ;
; 1.275 ; count[6]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; count[2]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.566      ;
; 1.276 ; count[4]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.567      ;
; 1.279 ; count[26] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.569      ;
; 1.293 ; count[24] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.583      ;
; 1.302 ; count[24] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.592      ;
; 1.343 ; count[22] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.633      ;
; 1.368 ; count[25] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.658      ;
; 1.374 ; count[17] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.664      ;
; 1.386 ; count[23] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.676      ;
; 1.388 ; count[1]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.679      ;
; 1.389 ; count[5]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.680      ;
; 1.391 ; count[27] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.681      ;
; 1.397 ; count[1]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.688      ;
; 1.397 ; count[3]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.688      ;
; 1.398 ; count[5]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.689      ;
; 1.401 ; count[11] ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.689      ;
; 1.406 ; count[6]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.697      ;
; 1.407 ; count[4]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.698      ;
; 1.410 ; count[26] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.700      ;
; 1.415 ; count[2]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.706      ;
; 1.416 ; count[4]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.707      ;
; 1.417 ; count[18] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.707      ;
; 1.419 ; count[10] ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.707      ;
; 1.427 ; count[25] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.717      ;
; 1.433 ; count[24] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.723      ;
; 1.442 ; count[24] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.732      ;
; 1.448 ; count[12] ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.739      ;
; 1.483 ; count[22] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.773      ;
; 1.508 ; count[25] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.798      ;
; 1.525 ; count[21] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.815      ;
; 1.526 ; count[23] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.816      ;
; 1.528 ; count[3]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.819      ;
; 1.529 ; count[5]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.820      ;
; 1.537 ; count[1]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.828      ;
; 1.537 ; count[3]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.828      ;
; 1.539 ; count[22] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.829      ;
; 1.541 ; count[11] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.829      ;
; 1.541 ; count[9]  ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.829      ;
; 1.542 ; count[20] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.832      ;
; 1.546 ; count[2]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.837      ;
; 1.547 ; count[4]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.838      ;
; 1.550 ; count[20] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.840      ;
; 1.550 ; count[23] ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.841      ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 210.35 MHz ; 210.35 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 5.246 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.706 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.699 ; 0.000         ;
; clk                                                  ; 9.846 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                   ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.246 ; count[0]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.685      ;
; 5.420 ; count[0]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.511      ;
; 5.488 ; count[31] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.443      ;
; 5.488 ; count[31] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.443      ;
; 5.488 ; count[31] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.443      ;
; 5.488 ; count[31] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.443      ;
; 5.488 ; count[31] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.443      ;
; 5.516 ; count[3]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.413      ;
; 5.516 ; count[3]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.413      ;
; 5.516 ; count[3]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.413      ;
; 5.516 ; count[3]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.413      ;
; 5.516 ; count[3]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.413      ;
; 5.521 ; count[5]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.408      ;
; 5.521 ; count[5]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.408      ;
; 5.521 ; count[5]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.408      ;
; 5.521 ; count[5]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.408      ;
; 5.521 ; count[5]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.408      ;
; 5.650 ; count[30] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.281      ;
; 5.650 ; count[30] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.281      ;
; 5.650 ; count[30] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.281      ;
; 5.650 ; count[30] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.281      ;
; 5.650 ; count[30] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.281      ;
; 5.660 ; count[29] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.271      ;
; 5.660 ; count[29] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.271      ;
; 5.660 ; count[29] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.271      ;
; 5.660 ; count[29] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.271      ;
; 5.660 ; count[29] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.271      ;
; 5.661 ; count[0]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.270      ;
; 5.665 ; count[4]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.264      ;
; 5.665 ; count[4]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.264      ;
; 5.665 ; count[4]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.264      ;
; 5.665 ; count[4]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.264      ;
; 5.665 ; count[4]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.264      ;
; 5.742 ; count[7]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.189      ;
; 5.762 ; count[0]  ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.169      ;
; 5.762 ; count[0]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.169      ;
; 5.770 ; count[6]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.159      ;
; 5.770 ; count[6]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.159      ;
; 5.770 ; count[6]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.159      ;
; 5.770 ; count[6]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.159      ;
; 5.770 ; count[6]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.159      ;
; 5.771 ; count[7]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.160      ;
; 5.776 ; count[10] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.153      ;
; 5.776 ; count[10] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.153      ;
; 5.776 ; count[10] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.153      ;
; 5.776 ; count[10] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.153      ;
; 5.776 ; count[10] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.153      ;
; 5.779 ; count[31] ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.152      ;
; 5.779 ; count[0]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.152      ;
; 5.779 ; count[31] ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.152      ;
; 5.793 ; count[2]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.136      ;
; 5.793 ; count[2]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.136      ;
; 5.793 ; count[2]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.136      ;
; 5.793 ; count[2]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.136      ;
; 5.793 ; count[2]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.136      ;
; 5.807 ; count[3]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.122      ;
; 5.807 ; count[3]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.122      ;
; 5.812 ; count[5]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.117      ;
; 5.812 ; count[5]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.117      ;
; 5.835 ; count[0]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.096      ;
; 5.856 ; count[1]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 4.073      ;
; 5.862 ; count[0]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.069      ;
; 5.869 ; count[0]  ; count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.062      ;
; 5.888 ; count[0]  ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.043      ;
; 5.927 ; count[0]  ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 4.004      ;
; 5.941 ; count[30] ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.990      ;
; 5.941 ; count[30] ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.990      ;
; 5.943 ; count[28] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.988      ;
; 5.943 ; count[28] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.988      ;
; 5.943 ; count[28] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.988      ;
; 5.943 ; count[28] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.988      ;
; 5.943 ; count[28] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.988      ;
; 5.951 ; count[29] ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.980      ;
; 5.951 ; count[29] ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.980      ;
; 5.954 ; count[1]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.975      ;
; 5.956 ; count[4]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.973      ;
; 5.956 ; count[4]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.973      ;
; 5.960 ; count[2]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.969      ;
; 5.970 ; count[8]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.959      ;
; 5.970 ; count[8]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.959      ;
; 5.970 ; count[8]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.959      ;
; 5.970 ; count[8]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.959      ;
; 5.970 ; count[8]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.959      ;
; 5.985 ; count[3]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.944      ;
; 5.994 ; count[0]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.937      ;
; 6.007 ; count[23] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.924      ;
; 6.007 ; count[23] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.924      ;
; 6.007 ; count[23] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.924      ;
; 6.007 ; count[23] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.924      ;
; 6.007 ; count[23] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.924      ;
; 6.014 ; count[0]  ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.917      ;
; 6.031 ; count[27] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.900      ;
; 6.031 ; count[27] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.900      ;
; 6.031 ; count[27] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.900      ;
; 6.031 ; count[27] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.900      ;
; 6.031 ; count[27] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.900      ;
; 6.034 ; count[0]  ; count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.897      ;
; 6.053 ; count[0]  ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.071     ; 3.878      ;
; 6.061 ; count[6]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.868      ;
; 6.061 ; count[6]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.073     ; 3.868      ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                    ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.706 ; count[11] ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; count[5]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; count[3]  ; count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; count[29] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; count[1]  ; count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; count[27] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; count[6]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; count[9]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; count[31] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.975      ;
; 0.711 ; count[16] ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; count[2]  ; count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; count[10] ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; count[18] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; count[8]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; count[4]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; count[28] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; count[30] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; count[26] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.979      ;
; 0.735 ; count[24] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.001      ;
; 0.747 ; count[25] ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.013      ;
; 1.028 ; count[5]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; count[3]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; count[4]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; count[2]  ; count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; count[29] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; count[10] ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; count[8]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; count[27] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; count[28] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; count[26] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; count[30] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; count[1]  ; count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.297      ;
; 1.033 ; count[9]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.299      ;
; 1.042 ; count[6]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.308      ;
; 1.045 ; count[16] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.311      ;
; 1.045 ; count[2]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; count[4]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.312      ;
; 1.046 ; count[8]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; count[28] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; count[26] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.313      ;
; 1.069 ; count[24] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.335      ;
; 1.093 ; count[7]  ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.359      ;
; 1.121 ; count[3]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.387      ;
; 1.123 ; count[27] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.389      ;
; 1.123 ; count[29] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.389      ;
; 1.126 ; count[1]  ; count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.392      ;
; 1.128 ; count[9]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.394      ;
; 1.149 ; count[6]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.415      ;
; 1.150 ; count[5]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.416      ;
; 1.150 ; count[3]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; count[2]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; count[27] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.418      ;
; 1.152 ; count[8]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.418      ;
; 1.153 ; count[1]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.419      ;
; 1.153 ; count[26] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.419      ;
; 1.153 ; count[28] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.419      ;
; 1.164 ; count[6]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.430      ;
; 1.167 ; count[2]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.433      ;
; 1.168 ; count[4]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.434      ;
; 1.169 ; count[26] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.435      ;
; 1.175 ; count[24] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.441      ;
; 1.191 ; count[24] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.457      ;
; 1.243 ; count[5]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.509      ;
; 1.245 ; count[27] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.511      ;
; 1.248 ; count[1]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.514      ;
; 1.251 ; count[22] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.517      ;
; 1.258 ; count[25] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.524      ;
; 1.265 ; count[17] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.531      ;
; 1.271 ; count[6]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.537      ;
; 1.272 ; count[5]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.538      ;
; 1.272 ; count[3]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.538      ;
; 1.273 ; count[25] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; count[4]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.539      ;
; 1.274 ; count[11] ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.538      ;
; 1.275 ; count[1]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.541      ;
; 1.275 ; count[26] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.541      ;
; 1.286 ; count[23] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.552      ;
; 1.289 ; count[2]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.555      ;
; 1.290 ; count[18] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.556      ;
; 1.290 ; count[4]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.556      ;
; 1.292 ; count[10] ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.556      ;
; 1.297 ; count[24] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.563      ;
; 1.313 ; count[24] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.579      ;
; 1.320 ; count[12] ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.586      ;
; 1.365 ; count[22] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.631      ;
; 1.365 ; count[3]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.631      ;
; 1.365 ; count[5]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.631      ;
; 1.373 ; count[22] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.639      ;
; 1.376 ; count[20] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.642      ;
; 1.379 ; count[23] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.645      ;
; 1.380 ; count[25] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.646      ;
; 1.389 ; count[17] ; count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.655      ;
; 1.394 ; count[23] ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.660      ;
; 1.394 ; count[3]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.660      ;
; 1.395 ; count[25] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.661      ;
; 1.395 ; count[2]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.661      ;
; 1.395 ; count[4]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.661      ;
; 1.396 ; count[11] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.660      ;
; 1.396 ; count[21] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.662      ;
; 1.397 ; count[21] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.663      ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 7.803 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.305 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.786 ; 0.000         ;
; clk                                                  ; 9.412 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                   ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.803 ; count[0]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 2.149      ;
; 7.811 ; count[0]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 2.141      ;
; 7.950 ; count[0]  ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 2.002      ;
; 7.957 ; count[7]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.994      ;
; 7.959 ; count[0]  ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.993      ;
; 7.960 ; count[7]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.991      ;
; 7.962 ; count[3]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.988      ;
; 7.962 ; count[3]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.988      ;
; 7.962 ; count[3]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.988      ;
; 7.962 ; count[5]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.988      ;
; 7.962 ; count[5]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.988      ;
; 7.962 ; count[5]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.988      ;
; 7.963 ; count[3]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.987      ;
; 7.963 ; count[3]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.987      ;
; 7.963 ; count[5]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.987      ;
; 7.963 ; count[5]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.987      ;
; 7.972 ; count[0]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.980      ;
; 7.975 ; count[0]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.977      ;
; 7.986 ; count[31] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.966      ;
; 7.986 ; count[31] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.966      ;
; 7.986 ; count[31] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.966      ;
; 7.987 ; count[31] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.965      ;
; 7.987 ; count[31] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.965      ;
; 8.013 ; count[1]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.937      ;
; 8.016 ; count[1]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.934      ;
; 8.018 ; count[0]  ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.934      ;
; 8.027 ; count[0]  ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.925      ;
; 8.032 ; count[0]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.920      ;
; 8.036 ; count[4]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.914      ;
; 8.036 ; count[4]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.914      ;
; 8.036 ; count[4]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.914      ;
; 8.037 ; count[4]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.913      ;
; 8.037 ; count[4]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.913      ;
; 8.040 ; count[0]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.912      ;
; 8.051 ; count[0]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.901      ;
; 8.067 ; count[30] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.885      ;
; 8.067 ; count[30] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.885      ;
; 8.067 ; count[30] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.885      ;
; 8.068 ; count[30] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.884      ;
; 8.068 ; count[30] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.884      ;
; 8.071 ; count[29] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.881      ;
; 8.071 ; count[29] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.881      ;
; 8.071 ; count[29] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.881      ;
; 8.072 ; count[29] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.880      ;
; 8.072 ; count[29] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.880      ;
; 8.084 ; count[3]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.866      ;
; 8.086 ; count[0]  ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.866      ;
; 8.087 ; count[3]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.863      ;
; 8.094 ; count[2]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.856      ;
; 8.095 ; count[0]  ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.857      ;
; 8.097 ; count[2]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.853      ;
; 8.097 ; count[2]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.853      ;
; 8.097 ; count[2]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.853      ;
; 8.098 ; count[2]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.852      ;
; 8.098 ; count[2]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.852      ;
; 8.103 ; count[3]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.847      ;
; 8.103 ; count[3]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.847      ;
; 8.103 ; count[5]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.847      ;
; 8.103 ; count[5]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.847      ;
; 8.104 ; count[7]  ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.847      ;
; 8.108 ; count[7]  ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.843      ;
; 8.111 ; count[0]  ; count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.841      ;
; 8.113 ; count[6]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.837      ;
; 8.113 ; count[6]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.837      ;
; 8.113 ; count[6]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.837      ;
; 8.113 ; count[10] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.837      ;
; 8.113 ; count[10] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.837      ;
; 8.113 ; count[10] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.837      ;
; 8.114 ; count[6]  ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.836      ;
; 8.114 ; count[6]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.836      ;
; 8.114 ; count[10] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.836      ;
; 8.114 ; count[10] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.836      ;
; 8.121 ; count[7]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.830      ;
; 8.122 ; count[0]  ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.830      ;
; 8.127 ; count[31] ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.825      ;
; 8.127 ; count[31] ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.825      ;
; 8.129 ; count[7]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.822      ;
; 8.131 ; count[2]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.819      ;
; 8.135 ; count[0]  ; count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.817      ;
; 8.152 ; count[5]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.798      ;
; 8.155 ; count[5]  ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.795      ;
; 8.160 ; count[1]  ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.790      ;
; 8.161 ; count[23] ; count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.791      ;
; 8.161 ; count[23] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.791      ;
; 8.161 ; count[23] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.791      ;
; 8.162 ; count[4]  ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.788      ;
; 8.162 ; count[23] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.790      ;
; 8.162 ; count[23] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.790      ;
; 8.163 ; count[0]  ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.789      ;
; 8.164 ; count[1]  ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.786      ;
; 8.171 ; count[0]  ; count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.035     ; 1.781      ;
; 8.172 ; count[7]  ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.779      ;
; 8.176 ; count[7]  ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.775      ;
; 8.177 ; count[1]  ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.773      ;
; 8.177 ; count[4]  ; count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.773      ;
; 8.177 ; count[4]  ; count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.773      ;
; 8.185 ; count[1]  ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 1.765      ;
; 8.186 ; count[7]  ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.765      ;
; 8.190 ; count[13] ; count[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.761      ;
; 8.193 ; count[13] ; count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 1.758      ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                    ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.305 ; count[31] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; count[11] ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; count[5]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; count[3]  ; count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; count[1]  ; count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; count[29] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; count[27] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; count[6]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; count[9]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; count[18] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; count[16] ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; count[8]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; count[2]  ; count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; count[10] ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; count[30] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; count[4]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; count[28] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; count[26] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.428      ;
; 0.320 ; count[24] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.439      ;
; 0.324 ; count[25] ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.444      ;
; 0.454 ; count[5]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; count[1]  ; count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; count[3]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; count[29] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; count[27] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; count[9]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.575      ;
; 0.465 ; count[2]  ; count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; count[8]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; count[30] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; count[10] ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; count[4]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; count[28] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; count[26] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; count[6]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; count[16] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; count[2]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; count[8]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; count[4]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; count[28] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; count[26] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.589      ;
; 0.481 ; count[24] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.600      ;
; 0.498 ; count[7]  ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.618      ;
; 0.517 ; count[1]  ; count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.636      ;
; 0.517 ; count[3]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.636      ;
; 0.518 ; count[29] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; count[27] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; count[9]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; count[5]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; count[1]  ; count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; count[3]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; count[27] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.640      ;
; 0.530 ; count[6]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; count[2]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; count[8]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.650      ;
; 0.533 ; count[6]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; count[28] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; count[26] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; count[2]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; count[4]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; count[26] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.655      ;
; 0.537 ; count[22] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.656      ;
; 0.537 ; count[25] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.656      ;
; 0.540 ; count[17] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.659      ;
; 0.544 ; count[24] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.663      ;
; 0.544 ; count[23] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.663      ;
; 0.547 ; count[24] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.666      ;
; 0.583 ; count[5]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.702      ;
; 0.583 ; count[1]  ; count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.702      ;
; 0.584 ; count[27] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.703      ;
; 0.586 ; count[5]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.705      ;
; 0.586 ; count[1]  ; count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.705      ;
; 0.586 ; count[3]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.705      ;
; 0.588 ; count[11] ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.705      ;
; 0.596 ; count[6]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.715      ;
; 0.598 ; count[4]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.717      ;
; 0.599 ; count[26] ; count[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.718      ;
; 0.600 ; count[18] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; count[25] ; count[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; count[2]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.719      ;
; 0.601 ; count[4]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.720      ;
; 0.602 ; count[22] ; count[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.721      ;
; 0.603 ; count[22] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.722      ;
; 0.603 ; count[25] ; count[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.722      ;
; 0.603 ; count[10] ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.720      ;
; 0.607 ; count[21] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.726      ;
; 0.610 ; count[24] ; count[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.729      ;
; 0.610 ; count[23] ; count[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.729      ;
; 0.611 ; count[17] ; count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.731      ;
; 0.613 ; count[20] ; count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.732      ;
; 0.613 ; count[24] ; count[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.732      ;
; 0.614 ; count[23] ; count[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.733      ;
; 0.614 ; count[12] ; r_led     ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.734      ;
; 0.617 ; count[21] ; count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.736      ;
; 0.622 ; count[20] ; count[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.741      ;
; 0.649 ; count[5]  ; count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.768      ;
; 0.649 ; count[3]  ; count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.768      ;
; 0.652 ; count[1]  ; count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.771      ;
; 0.652 ; count[3]  ; count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.771      ;
; 0.654 ; count[11] ; count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.771      ;
; 0.656 ; count[9]  ; count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.773      ;
+-------+-----------+-----------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.821 ; 0.305 ; N/A      ; N/A     ; 4.699               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 9.412               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.821 ; 0.305 ; N/A      ; N/A     ; 4.699               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 972      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 972      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led_1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led_1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Mar 19 19:55:57 2019
Info: Command: quartus_sta pll_test -c pll_test
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pll_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.821               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.762               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.700               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.856               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.246               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.706               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.699               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.846               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.803               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.786               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.412               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4983 megabytes
    Info: Processing ended: Tue Mar 19 19:56:00 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


