Running: E:\xilinxise\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/sajjad/course/electrical engineering/digital/project/code/maincode/crcENandDEC_isim_beh.exe -prj D:/sajjad/course/electrical engineering/digital/project/code/maincode/crcENandDEC_beh.prj work.crcENandDEC work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/sajjad/course/electrical engineering/digital/project/code/maincode/crcENandDEC.v" into library work
WARNING:HDLCompiler:568 - "D:/sajjad/course/electrical engineering/digital/project/code/maincode/crcENandDEC.v" Line 156: Constant value is truncated to fit in <29> bits.
Analyzing Verilog file "E:/xilinxise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 107828 KB
Fuse CPU Usage: 374 ms
Compiling module crcENandDEC
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable D:/sajjad/course/electrical engineering/digital/project/code/maincode/crcENandDEC_isim_beh.exe
Fuse Memory Usage: 112420 KB
Fuse CPU Usage: 436 ms
