Layer Pairs Export File for PCB: C:\Users\chipi\Documents\GitHub\Inverters-in-development\100kW_380V_Inverter\Standby_PS\PWM_Controller_Half_Bridge_IR2110\PWM_Controller_Half_Bridge_IR2110.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=pwm_controller_half_bridge_ir2110.txt|DrillLayers=gtl,gbl
