Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Apr  6 15:38:56 2021
| Host         : lfvelez-Latitude-7290 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   165 |
| Unused register locations in slices containing registers |   486 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             253 |           91 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             323 |          113 |
| Yes          | No                    | No                     |            1822 |          500 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             540 |          174 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                             Enable Signal                                                                                             |                                                                                Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                     |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl1_i_1__0_n_0                                                                       |                                                                                                                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1__0_n_0                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en_mod                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                         |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                          | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                        |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                        |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                      |                                                                                                                                                                                |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_0                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                          | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | system_i/rst_ps7_0_140M/U0/EXT_LPF/lpf_int                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                      |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                    |                                                                                                                                                                                |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_DUAL.aw_active_reg_0                                                               |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1__0_n_0                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                      | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                    | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                         |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                          | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                         |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__2_n_0                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__1_n_0                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/mesg_reg_0                                                     |                                                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/push_qual                                                                                      |                                                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                         |                                                                                                                                                                                |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_0[0] |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                     |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                                                   |                                                                                                                                                                                |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                              | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/push_qual                                                                   |                                                                                                                                                                                |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/fifo_node_payld_pop_early             | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                    |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[0][0]                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                   |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                   |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[1].srl_nx1/fifoaddr_reg[4]                                                                                        |                                                                                                                                                                                |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                               |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0                       | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                    |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0                       | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                    |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0                      | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                   |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0                      | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                   |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/rst_ps7_0_140M/U0/SEQ/seq_cnt_en                                                                                                                                                             | system_i/rst_ps7_0_140M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                               |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                   |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                               |                                                                                                                                                                                |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                   |                                                                                                                                                                                |                4 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                             |                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/push_qual                                                        |                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/mesg_reg                                                                              |                                                                                                                                                                                |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                    | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                                           |                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/push_qual                                     |                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                                      |                                                                                                                                                                                |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/push_qual                                                |                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                       |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_2_n_0                                                                             | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                      |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                              | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                         |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                        |                                                                                                                                                                                |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                        |                                                                                                                                                                                |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                        |                                                                                                                                                                                |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                  |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                 |                                                                                                                                                                                |                5 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                           |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]              |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_bid_i                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                   |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/load_mesg                                           |                                                                                                                                                                                |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/gen_pipelined.mesg_reg_reg[11] |                                                                                                                                                                                |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rid_i                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                   |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                             |                                                                                                                                                                                |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/load_mesg                                           |                                                                                                                                                                                |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]              |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]               |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[10].srl_nx1/fifoaddr_reg[4]                |                                                                                                                                                                                |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]               |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_0[0] |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                           |                                                                                                                                                                                |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                |                                                                                                                                                                                |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                               |                                                                                                                                                                                |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                         |                                                                                                                                                                                |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                                                                |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                         |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                     |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                                |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                 |                7 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                             | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                           |                7 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                |                5 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                              |                                                                                                                                                                                |                9 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                |                7 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                |                4 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                             |                                                                                                                                                                                |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld43_out                                                                                             |                                                                                                                                                                                |                8 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe[3]_i_1_n_0                                                        |                                                                                                                                                                                |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                      |                                                                                                                                                                                |                8 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                   |                                                                                                                                                                                |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                  |                                                                                                                                                                                |                7 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                     |                                                                                                                                                                                |               10 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                         |               17 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                     |                                                                                                                                                                                |               10 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                         |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                   |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                   |                                                                                                                                                                                |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                     |                                                                                                                                                                                |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                   |                                                                                                                                                                                |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                   |               11 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                |                                                                                                                                                                                |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/accum                                                                                        |                                                                                                                                                                                |                7 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                     |                                                                                                                                                                                |               10 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                |                                                                                                                                                                                |                7 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                               |                                                                                                                                                                                |               11 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/E[0]                                                           |                                                                                                                                                                                |               11 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                         |                                                                                                                                                                                |               11 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                |                6 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                          |                                                                                                                                                                                |               10 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                         |                                                                                                                                                                                |               11 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                                                                |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                         |                                                                                                                                                                                |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                               |                                                                                                                                                                                |               14 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                                |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                 |                                                                                                                                                                                |                8 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                 |                                                                                                                                                                                |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                           |                                                                                                                                                                                |                8 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                         |                                                                                                                                                                                |                8 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                            |                                                                                                                                                                                |                8 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                                |               14 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                            |                                                                                                                                                                                |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                                |               13 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                                |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                             |               14 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                          |               21 |             63 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_2_n_0                                                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                  |               14 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                         |               14 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_2_n_0                                                                             |                                                                                                                                                                                |               29 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                 |                                                                                                                                                                                |               16 |             65 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                |                                                                                                                                                                                |               22 |             65 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                 |                                                                                                                                                                                |               19 |             73 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                |                                                                                                                                                                                |               31 |             73 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                             |                                                                                                                                                                                |               13 |            104 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                              |                                                                                                                                                                                |               13 |            104 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                       |                                                                                                                                                                                |               48 |            110 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       |                                                                                                                                                                                |               46 |            146 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     2 |
| 4      |                    25 |
| 5      |                     8 |
| 6      |                    14 |
| 7      |                     2 |
| 8      |                    14 |
| 9      |                    10 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                    16 |
| 13     |                     2 |
| 14     |                     3 |
| 15     |                     2 |
| 16+    |                    61 |
+--------+-----------------------+


