# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -lib work -voptargs="+acc" shift_serializer_tb 
# Start time: 12:09:24 on Jan 19,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.shift_serializer_tb(fast)
# Loading work.shift_serializer(fast)
do restart_run.csh
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.shift_serializer_tb(fast)
# Loading work.shift_serializer(fast)
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                    3 Stimuli
# --------------------------------------------------
# --------------------------------------------------
# Applied stimuli: 01010011010100100100
# Check the signal data_o[          0] in cycle number           1
# 
# Bit number              19
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           2
# 
# Bit number              18
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           3
# 
# Bit number              17
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           4
# 
# Bit number              16
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           5
# 
# Bit number              15
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           6
# 
# Bit number              14
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           7
# 
# Bit number              13
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           8
# 
# Bit number              12
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           9
# 
# Bit number              11
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          10
# 
# Bit number              10
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          11
# 
# Bit number               9
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          12
# 
# Bit number               8
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          13
# 
# Bit number               7
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          14
# 
# Bit number               6
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          15
# 
# Bit number               5
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          16
# 
# Bit number               4
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          17
# 
# Bit number               3
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          18
# 
# Bit number               2
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          19
# 
# Bit number               1
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          20
# 
# Bit number               0
# Expected:   0
# Result:     0
# 
# --------------------------------------------------
# Applied stimuli: 10010101111010000001
# Check the signal data_o[          0] in cycle number           1
# 
# Bit number              19
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           2
# 
# Bit number              18
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           3
# 
# Bit number              17
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           4
# 
# Bit number              16
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           5
# 
# Bit number              15
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           6
# 
# Bit number              14
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           7
# 
# Bit number              13
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           8
# 
# Bit number              12
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           9
# 
# Bit number              11
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          10
# 
# Bit number              10
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          11
# 
# Bit number               9
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          12
# 
# Bit number               8
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          13
# 
# Bit number               7
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          14
# 
# Bit number               6
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          15
# 
# Bit number               5
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          16
# 
# Bit number               4
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          17
# 
# Bit number               3
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          18
# 
# Bit number               2
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          19
# 
# Bit number               1
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          20
# 
# Bit number               0
# Expected:   1
# Result:     1
# 
# --------------------------------------------------
# Applied stimuli: 01001101011000001001
# Check the signal data_o[          0] in cycle number           1
# 
# Bit number              19
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           2
# 
# Bit number              18
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           3
# 
# Bit number              17
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           4
# 
# Bit number              16
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           5
# 
# Bit number              15
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           6
# 
# Bit number              14
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           7
# 
# Bit number              13
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number           8
# 
# Bit number              12
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number           9
# 
# Bit number              11
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          10
# 
# Bit number              10
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          11
# 
# Bit number               9
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          12
# 
# Bit number               8
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          13
# 
# Bit number               7
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          14
# 
# Bit number               6
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          15
# 
# Bit number               5
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          16
# 
# Bit number               4
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          17
# 
# Bit number               3
# Expected:   1
# Result:     1
# 
# Check the signal data_o[          0] in cycle number          18
# 
# Bit number               2
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          19
# 
# Bit number               1
# Expected:   0
# Result:     0
# 
# Check the signal data_o[          0] in cycle number          20
# 
# Bit number               0
# Expected:   1
# Result:     1
# 
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                    60 Checks
#                          60 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/sourcecode/shift_serializer/shift_serializer_no_wait_tb.sv(116)
#    Time: 815 ns  Iteration: 3  Instance: /shift_serializer_tb/test_serializer
# End time: 12:09:36 on Jan 19,2019, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
