18:23:51 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
18:23:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
18:23:56 INFO  : Registering command handlers for Vitis TCF services
18:23:58 INFO  : Platform repository initialization has completed.
18:23:59 INFO  : XSCT server has started successfully.
18:23:59 INFO  : plnx-install-location is set to ''
18:24:00 INFO  : Successfully done setting XSCT server connection channel  
18:24:00 INFO  : Successfully done query RDI_DATADIR 
18:24:00 INFO  : Successfully done setting workspace for the tool. 
18:24:59 INFO  : Result from executing command 'getProjects': ModuleTop
18:24:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:25:00 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:25:01 INFO  : Platform 'ModuleTop' is added to custom repositories.
18:25:11 INFO  : Platform 'ModuleTop' is added to custom repositories.
18:26:12 INFO  : Result from executing command 'getProjects': ModuleTop
18:26:12 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:26:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:27:36 INFO  : 'jtag frequency' command is executed.
18:27:36 INFO  : Context for 'APU' is selected.
18:27:36 INFO  : System reset is completed.
18:27:39 INFO  : 'after 3000' command is executed.
18:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:27:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:27:41 INFO  : Context for 'APU' is selected.
18:27:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:27:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:41 INFO  : Context for 'APU' is selected.
18:27:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:27:42 INFO  : 'ps7_init' command is executed.
18:27:42 INFO  : 'ps7_post_config' command is executed.
18:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:42 INFO  : 'con' command is executed.
18:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:28:51 INFO  : Disconnected from the channel tcfchan#3.
18:38:17 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:38:40 INFO  : Result from executing command 'getProjects': ModuleTop
18:38:40 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:38:44 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:38:49 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:38:49 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:38:49 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:38:49 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:38:55 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:39:15 INFO  : XRT server has started successfully on port '4355'
18:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:39:16 INFO  : 'jtag frequency' command is executed.
18:39:16 INFO  : Context for 'APU' is selected.
18:39:16 INFO  : System reset is completed.
18:39:19 INFO  : 'after 3000' command is executed.
18:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:39:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:39:22 INFO  : Context for 'APU' is selected.
18:39:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:22 INFO  : Context for 'APU' is selected.
18:39:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:39:22 INFO  : 'ps7_init' command is executed.
18:39:22 INFO  : 'ps7_post_config' command is executed.
18:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:22 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:22 INFO  : 'con' command is executed.
18:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:22 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:40:50 INFO  : Disconnected from the channel tcfchan#6.
11:47:44 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
11:47:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
11:47:48 INFO  : XSCT server has started successfully.
11:47:48 INFO  : plnx-install-location is set to ''
11:47:48 INFO  : Successfully done setting XSCT server connection channel  
11:47:48 INFO  : Successfully done query RDI_DATADIR 
11:47:49 INFO  : Successfully done setting workspace for the tool. 
11:47:49 INFO  : Registering command handlers for Vitis TCF services
11:47:50 INFO  : Platform repository initialization has completed.
11:48:29 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
11:48:45 INFO  : Result from executing command 'getProjects': ModuleTop
11:48:45 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:48:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:48:53 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:48:53 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
11:48:53 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
11:48:53 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:48:59 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
11:49:23 INFO  : XRT server has started successfully on port '4352'
11:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:49:24 INFO  : 'jtag frequency' command is executed.
11:49:24 INFO  : Context for 'APU' is selected.
11:49:24 INFO  : System reset is completed.
11:49:27 INFO  : 'after 3000' command is executed.
11:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:49:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:49:30 INFO  : 'ps7_init' command is executed.
11:49:30 INFO  : 'ps7_post_config' command is executed.
11:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:30 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:30 INFO  : 'con' command is executed.
11:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:30 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:56:07 INFO  : Disconnected from the channel tcfchan#3.
11:56:24 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
11:56:51 INFO  : Result from executing command 'getProjects': ModuleTop
11:56:51 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:56:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:56:59 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:56:59 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
11:56:59 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
11:56:59 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:57:05 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
11:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:57:21 INFO  : 'jtag frequency' command is executed.
11:57:21 INFO  : Context for 'APU' is selected.
11:57:21 INFO  : System reset is completed.
11:57:24 INFO  : 'after 3000' command is executed.
11:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:57:26 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:57:26 INFO  : Context for 'APU' is selected.
11:57:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:27 INFO  : Context for 'APU' is selected.
11:57:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:57:27 INFO  : 'ps7_init' command is executed.
11:57:27 INFO  : 'ps7_post_config' command is executed.
11:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:27 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:27 INFO  : 'con' command is executed.
11:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:27 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:00:06 INFO  : Disconnected from the channel tcfchan#6.
12:25:39 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
12:25:51 INFO  : Result from executing command 'getProjects': ModuleTop
12:25:51 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:25:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:26:00 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:26:00 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
12:26:00 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
12:26:00 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:26:06 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
12:26:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:26:57 INFO  : 'jtag frequency' command is executed.
12:26:57 INFO  : Context for 'APU' is selected.
12:26:57 INFO  : System reset is completed.
12:27:00 INFO  : 'after 3000' command is executed.
12:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:27:02 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:27:02 INFO  : Context for 'APU' is selected.
12:27:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:02 INFO  : Context for 'APU' is selected.
12:27:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:27:03 INFO  : 'ps7_init' command is executed.
12:27:03 INFO  : 'ps7_post_config' command is executed.
12:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:03 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:03 INFO  : 'con' command is executed.
12:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:03 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:11:59 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
14:12:11 INFO  : Result from executing command 'getProjects': ModuleTop
14:12:11 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:12:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:12:20 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:12:20 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
14:12:20 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
14:12:20 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:12:27 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
14:13:40 INFO  : Disconnected from the channel tcfchan#10.
14:13:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:13:40 INFO  : 'jtag frequency' command is executed.
14:13:40 INFO  : Context for 'APU' is selected.
14:13:40 INFO  : System reset is completed.
14:13:43 INFO  : 'after 3000' command is executed.
14:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:13:45 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:13:46 INFO  : Context for 'APU' is selected.
14:13:46 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:46 INFO  : Context for 'APU' is selected.
14:13:46 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:13:46 INFO  : 'ps7_init' command is executed.
14:13:46 INFO  : 'ps7_post_config' command is executed.
14:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:46 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:46 INFO  : 'con' command is executed.
14:13:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:13:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:18:56 INFO  : Disconnected from the channel tcfchan#13.
14:30:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:07:48 INFO  : Result from executing command 'removePlatformRepo': 
15:08:09 INFO  : Result from executing command 'getProjects': ModuleTop
15:08:09 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:08:13 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:40:29 INFO  : 'jtag frequency' command is executed.
15:40:29 INFO  : Context for 'APU' is selected.
15:40:29 INFO  : System reset is completed.
15:40:32 INFO  : 'after 3000' command is executed.
15:40:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:40:34 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:40:34 INFO  : Context for 'APU' is selected.
15:40:34 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:34 INFO  : Context for 'APU' is selected.
15:40:34 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:40:35 INFO  : 'ps7_init' command is executed.
15:40:35 INFO  : 'ps7_post_config' command is executed.
15:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:35 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:35 INFO  : 'con' command is executed.
15:40:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:35 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:45:26 INFO  : Disconnected from the channel tcfchan#18.
13:45:59 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
13:46:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
13:46:03 INFO  : XSCT server has started successfully.
13:46:03 INFO  : Successfully done setting XSCT server connection channel  
13:46:03 INFO  : plnx-install-location is set to ''
13:46:03 INFO  : Successfully done setting workspace for the tool. 
13:47:25 INFO  : Registering command handlers for Vitis TCF services
13:47:25 INFO  : Successfully done query RDI_DATADIR 
13:47:26 INFO  : Platform repository initialization has completed.
14:19:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:20:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:20:32 INFO  : XRT server has started successfully on port '4355'
14:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:20:33 INFO  : 'jtag frequency' command is executed.
14:20:33 INFO  : Context for 'APU' is selected.
14:20:34 INFO  : System reset is completed.
14:20:37 INFO  : 'after 3000' command is executed.
14:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:20:39 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:20:39 INFO  : Context for 'APU' is selected.
14:20:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:39 INFO  : Context for 'APU' is selected.
14:20:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:20:39 INFO  : 'ps7_init' command is executed.
14:20:39 INFO  : 'ps7_post_config' command is executed.
14:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:40 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:40 INFO  : 'con' command is executed.
14:20:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:40 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:21:44 INFO  : Disconnected from the channel tcfchan#2.
14:26:11 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:26:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:26:36 INFO  : 'jtag frequency' command is executed.
14:26:36 INFO  : Context for 'APU' is selected.
14:26:36 INFO  : System reset is completed.
14:26:39 INFO  : 'after 3000' command is executed.
14:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:26:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:26:41 INFO  : Context for 'APU' is selected.
14:26:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:41 INFO  : Context for 'APU' is selected.
14:26:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:26:42 INFO  : 'ps7_init' command is executed.
14:26:42 INFO  : 'ps7_post_config' command is executed.
14:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:42 INFO  : 'con' command is executed.
14:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:42:09 INFO  : Disconnected from the channel tcfchan#4.
14:42:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:43:32 INFO  : 'jtag frequency' command is executed.
14:43:32 INFO  : Context for 'APU' is selected.
14:43:32 INFO  : System reset is completed.
14:43:35 INFO  : 'after 3000' command is executed.
14:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:43:37 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:43:37 INFO  : Context for 'APU' is selected.
14:43:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:38 INFO  : Context for 'APU' is selected.
14:43:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:43:38 INFO  : 'ps7_init' command is executed.
14:43:38 INFO  : 'ps7_post_config' command is executed.
14:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:38 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:38 INFO  : 'con' command is executed.
14:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:38 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:46:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:47:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:47:19 INFO  : Disconnected from the channel tcfchan#6.
14:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:47:19 INFO  : 'jtag frequency' command is executed.
14:47:20 INFO  : Context for 'APU' is selected.
14:47:20 INFO  : System reset is completed.
14:47:23 INFO  : 'after 3000' command is executed.
14:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:47:25 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:47:25 INFO  : Context for 'APU' is selected.
14:47:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:47:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:27 INFO  : Context for 'APU' is selected.
14:47:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:47:28 INFO  : 'ps7_init' command is executed.
14:47:28 INFO  : 'ps7_post_config' command is executed.
14:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:28 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:28 INFO  : 'con' command is executed.
14:47:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:28 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:33:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:33:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:37:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:37:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:38:37 INFO  : Disconnected from the channel tcfchan#8.
15:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:38:37 INFO  : 'jtag frequency' command is executed.
15:38:37 INFO  : Context for 'APU' is selected.
15:38:38 INFO  : System reset is completed.
15:38:41 INFO  : 'after 3000' command is executed.
15:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:38:43 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:38:43 INFO  : Context for 'APU' is selected.
15:38:46 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:46 INFO  : Context for 'APU' is selected.
15:38:46 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:38:46 INFO  : 'ps7_init' command is executed.
15:38:46 INFO  : 'ps7_post_config' command is executed.
15:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:46 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:46 INFO  : 'con' command is executed.
15:38:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:41:02 INFO  : Disconnected from the channel tcfchan#11.
15:41:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:41:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:41:51 INFO  : 'jtag frequency' command is executed.
15:41:51 INFO  : Context for 'APU' is selected.
15:41:51 INFO  : System reset is completed.
15:41:54 INFO  : 'after 3000' command is executed.
15:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:41:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:41:56 INFO  : Context for 'APU' is selected.
15:41:56 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:41:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:56 INFO  : Context for 'APU' is selected.
15:41:56 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:41:57 INFO  : 'ps7_init' command is executed.
15:41:57 INFO  : 'ps7_post_config' command is executed.
15:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:57 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:57 INFO  : 'con' command is executed.
15:41:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:57 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:47:59 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:48:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:48:17 INFO  : Disconnected from the channel tcfchan#13.
15:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:48:17 INFO  : 'jtag frequency' command is executed.
15:48:17 INFO  : Context for 'APU' is selected.
15:48:17 INFO  : System reset is completed.
15:48:20 INFO  : 'after 3000' command is executed.
15:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:48:23 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:48:23 INFO  : Context for 'APU' is selected.
15:48:25 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:25 INFO  : Context for 'APU' is selected.
15:48:25 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:48:25 INFO  : 'ps7_init' command is executed.
15:48:25 INFO  : 'ps7_post_config' command is executed.
15:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:26 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:26 INFO  : 'con' command is executed.
15:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:26 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:50:35 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:50:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:51:09 INFO  : Disconnected from the channel tcfchan#15.
15:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:51:09 INFO  : 'jtag frequency' command is executed.
15:51:09 INFO  : Context for 'APU' is selected.
15:51:09 INFO  : System reset is completed.
15:51:12 INFO  : 'after 3000' command is executed.
15:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:51:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:51:15 INFO  : Context for 'APU' is selected.
15:51:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:17 INFO  : Context for 'APU' is selected.
15:51:17 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:51:17 INFO  : 'ps7_init' command is executed.
15:51:17 INFO  : 'ps7_post_config' command is executed.
15:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:18 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:18 INFO  : 'con' command is executed.
15:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:18 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:12:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:12:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:13:04 INFO  : Disconnected from the channel tcfchan#17.
16:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:13:04 INFO  : 'jtag frequency' command is executed.
16:13:04 INFO  : Context for 'APU' is selected.
16:13:04 INFO  : System reset is completed.
16:13:07 INFO  : 'after 3000' command is executed.
16:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:13:10 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:13:10 INFO  : Context for 'APU' is selected.
16:13:12 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:13:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:12 INFO  : Context for 'APU' is selected.
16:13:12 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:13:13 INFO  : 'ps7_init' command is executed.
16:13:13 INFO  : 'ps7_post_config' command is executed.
16:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:13 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:13 INFO  : 'con' command is executed.
16:13:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:13 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:17:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:17:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:17:52 INFO  : Disconnected from the channel tcfchan#19.
16:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:17:52 INFO  : 'jtag frequency' command is executed.
16:17:52 INFO  : Context for 'APU' is selected.
16:17:52 INFO  : System reset is completed.
16:17:55 INFO  : 'after 3000' command is executed.
16:17:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:17:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:17:58 INFO  : Context for 'APU' is selected.
16:18:00 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:00 INFO  : Context for 'APU' is selected.
16:18:00 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:18:00 INFO  : 'ps7_init' command is executed.
16:18:00 INFO  : 'ps7_post_config' command is executed.
16:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:01 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:01 INFO  : 'con' command is executed.
16:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:01 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:22:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:22:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:22:20 INFO  : Disconnected from the channel tcfchan#21.
16:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:22:21 INFO  : 'jtag frequency' command is executed.
16:22:21 INFO  : Context for 'APU' is selected.
16:22:21 INFO  : System reset is completed.
16:22:24 INFO  : 'after 3000' command is executed.
16:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:22:26 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:22:26 INFO  : Context for 'APU' is selected.
16:22:29 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:29 INFO  : Context for 'APU' is selected.
16:22:29 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:22:29 INFO  : 'ps7_init' command is executed.
16:22:29 INFO  : 'ps7_post_config' command is executed.
16:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:29 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:29 INFO  : 'con' command is executed.
16:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:29 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:24:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:25:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:26:29 INFO  : Disconnected from the channel tcfchan#23.
16:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:26:29 INFO  : 'jtag frequency' command is executed.
16:26:29 INFO  : Context for 'APU' is selected.
16:26:29 INFO  : System reset is completed.
16:26:32 INFO  : 'after 3000' command is executed.
16:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:26:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:26:35 INFO  : Context for 'APU' is selected.
16:26:37 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:37 INFO  : Context for 'APU' is selected.
16:26:37 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:26:37 INFO  : 'ps7_init' command is executed.
16:26:37 INFO  : 'ps7_post_config' command is executed.
16:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:37 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:37 INFO  : 'con' command is executed.
16:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:37 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:29:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:29:42 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:29:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:29:56 INFO  : Disconnected from the channel tcfchan#25.
16:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:29:56 INFO  : 'jtag frequency' command is executed.
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : System reset is completed.
16:29:59 INFO  : 'after 3000' command is executed.
16:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:30:02 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:30:02 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:04 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:30:04 INFO  : 'ps7_init' command is executed.
16:30:04 INFO  : 'ps7_post_config' command is executed.
16:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : 'con' command is executed.
16:30:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:04 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:54:27 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:54:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:55:14 INFO  : Disconnected from the channel tcfchan#27.
16:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:55:14 INFO  : 'jtag frequency' command is executed.
16:55:14 INFO  : Context for 'APU' is selected.
16:55:14 INFO  : System reset is completed.
16:55:17 INFO  : 'after 3000' command is executed.
16:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:55:19 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:55:19 INFO  : Context for 'APU' is selected.
16:55:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:22 INFO  : Context for 'APU' is selected.
16:55:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:55:22 INFO  : 'ps7_init' command is executed.
16:55:22 INFO  : 'ps7_post_config' command is executed.
16:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:22 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:22 INFO  : 'con' command is executed.
16:55:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:22 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:04:23 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:04:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:05:05 INFO  : Disconnected from the channel tcfchan#29.
17:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:05:05 INFO  : 'jtag frequency' command is executed.
17:05:05 INFO  : Context for 'APU' is selected.
17:05:05 INFO  : System reset is completed.
17:05:08 INFO  : 'after 3000' command is executed.
17:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:05:11 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:05:11 INFO  : Context for 'APU' is selected.
17:05:13 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:05:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:13 INFO  : Context for 'APU' is selected.
17:05:13 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:05:13 INFO  : 'ps7_init' command is executed.
17:05:13 INFO  : 'ps7_post_config' command is executed.
17:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:13 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:13 INFO  : 'con' command is executed.
17:05:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:13 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:09:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:09:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:09:33 INFO  : Disconnected from the channel tcfchan#31.
17:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:09:33 INFO  : 'jtag frequency' command is executed.
17:09:33 INFO  : Context for 'APU' is selected.
17:09:34 INFO  : System reset is completed.
17:09:37 INFO  : 'after 3000' command is executed.
17:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:09:39 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:09:39 INFO  : Context for 'APU' is selected.
17:09:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:41 INFO  : Context for 'APU' is selected.
17:09:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:09:42 INFO  : 'ps7_init' command is executed.
17:09:42 INFO  : 'ps7_post_config' command is executed.
17:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:42 INFO  : 'con' command is executed.
17:09:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:23:42 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:24:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:26:05 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:26:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:27:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:27:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:29:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:30:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:30:58 INFO  : Disconnected from the channel tcfchan#33.
17:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:30:59 INFO  : 'jtag frequency' command is executed.
17:30:59 INFO  : Context for 'APU' is selected.
17:30:59 INFO  : System reset is completed.
17:31:02 INFO  : 'after 3000' command is executed.
17:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:31:05 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:31:05 INFO  : Context for 'APU' is selected.
17:31:09 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:31:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:09 INFO  : Context for 'APU' is selected.
17:31:09 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:31:10 INFO  : 'ps7_init' command is executed.
17:31:10 INFO  : 'ps7_post_config' command is executed.
17:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:10 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:10 INFO  : 'con' command is executed.
17:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:10 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:09:43 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:09:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:10:15 INFO  : Disconnected from the channel tcfchan#37.
18:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:10:16 INFO  : 'jtag frequency' command is executed.
18:10:16 INFO  : Context for 'APU' is selected.
18:10:16 INFO  : System reset is completed.
18:10:19 INFO  : 'after 3000' command is executed.
18:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:10:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:10:22 INFO  : Context for 'APU' is selected.
18:10:26 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:26 INFO  : Context for 'APU' is selected.
18:10:26 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:10:27 INFO  : 'ps7_init' command is executed.
18:10:27 INFO  : 'ps7_post_config' command is executed.
18:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:27 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:27 INFO  : 'con' command is executed.
18:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:27 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:32:51 INFO  : Disconnected from the channel tcfchan#39.
10:37:54 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
10:37:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
10:37:58 INFO  : XSCT server has started successfully.
10:37:58 INFO  : Registering command handlers for Vitis TCF services
10:37:59 INFO  : Successfully done setting XSCT server connection channel  
10:37:59 INFO  : plnx-install-location is set to ''
10:37:59 INFO  : Successfully done query RDI_DATADIR 
10:37:59 INFO  : Successfully done setting workspace for the tool. 
10:38:00 INFO  : Platform repository initialization has completed.
12:34:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:34:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:35:07 INFO  : XRT server has started successfully on port '4354'
12:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:35:08 INFO  : 'jtag frequency' command is executed.
12:35:08 INFO  : Context for 'APU' is selected.
12:35:08 INFO  : System reset is completed.
12:35:11 INFO  : 'after 3000' command is executed.
12:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:35:14 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:35:14 INFO  : Context for 'APU' is selected.
12:35:14 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:14 INFO  : Context for 'APU' is selected.
12:35:14 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:35:14 ERROR : Memory write error at 0xF8000790. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:35:14 ERROR : Memory write error at 0xF8000790. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:35:36 INFO  : 'jtag frequency' command is executed.
12:35:36 INFO  : Context for 'APU' is selected.
12:35:36 INFO  : System reset is completed.
12:35:39 INFO  : 'after 3000' command is executed.
12:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:35:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:35:41 INFO  : Context for 'APU' is selected.
12:35:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:41 INFO  : Context for 'APU' is selected.
12:35:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:35:42 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
12:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:35:42 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
12:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:36:28 INFO  : 'jtag frequency' command is executed.
12:36:28 INFO  : Context for 'APU' is selected.
12:36:28 INFO  : System reset is completed.
12:36:31 INFO  : 'after 3000' command is executed.
12:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:36:33 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:36:33 INFO  : Context for 'APU' is selected.
12:36:33 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:36:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:33 INFO  : Context for 'APU' is selected.
12:36:33 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:36:33 ERROR : Memory write error at 0xF8000774. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:36:33 ERROR : Memory write error at 0xF8000774. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:37:53 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
12:37:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
12:37:57 INFO  : XSCT server has started successfully.
12:37:57 INFO  : Successfully done setting XSCT server connection channel  
12:37:57 INFO  : plnx-install-location is set to ''
12:37:57 INFO  : Successfully done setting workspace for the tool. 
12:37:57 INFO  : Successfully done query RDI_DATADIR 
12:37:57 INFO  : Registering command handlers for Vitis TCF services
12:37:58 INFO  : Platform repository initialization has completed.
12:38:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:38:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:38:38 INFO  : XRT server has started successfully on port '4352'
12:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:38:39 INFO  : 'jtag frequency' command is executed.
12:38:39 INFO  : Context for 'APU' is selected.
12:38:39 INFO  : System reset is completed.
12:38:42 INFO  : 'after 3000' command is executed.
12:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:38:44 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:38:44 INFO  : Context for 'APU' is selected.
12:38:45 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:38:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:45 INFO  : Context for 'APU' is selected.
12:38:45 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:38:45 INFO  : 'ps7_init' command is executed.
12:38:45 INFO  : 'ps7_post_config' command is executed.
12:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:45 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:45 INFO  : 'con' command is executed.
12:38:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:45 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:56:22 INFO  : Disconnected from the channel tcfchan#2.
14:41:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:42:54 INFO  : 'jtag frequency' command is executed.
14:42:54 INFO  : Context for 'APU' is selected.
14:42:54 INFO  : System reset is completed.
14:42:57 INFO  : 'after 3000' command is executed.
14:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:43:00 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:43:00 INFO  : 'ps7_init' command is executed.
14:43:00 INFO  : 'ps7_post_config' command is executed.
14:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:00 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:00 INFO  : 'con' command is executed.
14:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:00 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:10:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:10:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:11:52 INFO  : Disconnected from the channel tcfchan#4.
15:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:11:53 INFO  : 'jtag frequency' command is executed.
15:11:53 INFO  : Context for 'APU' is selected.
15:11:53 INFO  : System reset is completed.
15:11:56 INFO  : 'after 3000' command is executed.
15:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:11:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:11:58 INFO  : Context for 'APU' is selected.
15:12:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:01 INFO  : Context for 'APU' is selected.
15:12:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:12:01 INFO  : 'ps7_init' command is executed.
15:12:01 INFO  : 'ps7_post_config' command is executed.
15:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:01 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:01 INFO  : 'con' command is executed.
15:12:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:01 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:14:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:14:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:15:09 INFO  : Disconnected from the channel tcfchan#6.
15:15:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:15:10 INFO  : 'jtag frequency' command is executed.
15:15:10 INFO  : Context for 'APU' is selected.
15:15:10 INFO  : System reset is completed.
15:15:13 INFO  : 'after 3000' command is executed.
15:15:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:15:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:15:15 INFO  : Context for 'APU' is selected.
15:15:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:17 INFO  : Context for 'APU' is selected.
15:15:17 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:15:17 INFO  : 'ps7_init' command is executed.
15:15:17 INFO  : 'ps7_post_config' command is executed.
15:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:17 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:17 INFO  : 'con' command is executed.
15:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:17 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:17:28 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:17:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:17:57 INFO  : Disconnected from the channel tcfchan#8.
15:17:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:17:58 INFO  : 'jtag frequency' command is executed.
15:17:58 INFO  : Context for 'APU' is selected.
15:17:58 INFO  : System reset is completed.
15:18:01 INFO  : 'after 3000' command is executed.
15:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:18:03 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:18:03 INFO  : Context for 'APU' is selected.
15:18:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:06 INFO  : Context for 'APU' is selected.
15:18:06 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:18:06 INFO  : 'ps7_init' command is executed.
15:18:06 INFO  : 'ps7_post_config' command is executed.
15:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:06 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:06 INFO  : 'con' command is executed.
15:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:06 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:32:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:32:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:34:09 INFO  : Disconnected from the channel tcfchan#10.
16:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:34:09 INFO  : 'jtag frequency' command is executed.
16:34:09 INFO  : Context for 'APU' is selected.
16:34:09 INFO  : System reset is completed.
16:34:12 INFO  : 'after 3000' command is executed.
16:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:34:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:34:15 INFO  : Context for 'APU' is selected.
16:34:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:17 INFO  : Context for 'APU' is selected.
16:34:17 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:34:17 INFO  : 'ps7_init' command is executed.
16:34:17 INFO  : 'ps7_post_config' command is executed.
16:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:17 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:18 INFO  : 'con' command is executed.
16:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:18 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:45:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:45:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:46:31 INFO  : Disconnected from the channel tcfchan#12.
16:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:46:31 INFO  : 'jtag frequency' command is executed.
16:46:31 INFO  : Context for 'APU' is selected.
16:46:31 INFO  : System reset is completed.
16:46:34 INFO  : 'after 3000' command is executed.
16:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:46:37 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:46:37 INFO  : Context for 'APU' is selected.
16:46:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:39 INFO  : Context for 'APU' is selected.
16:46:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:46:39 INFO  : 'ps7_init' command is executed.
16:46:39 INFO  : 'ps7_post_config' command is executed.
16:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:39 INFO  : 'con' command is executed.
16:46:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:16:12 INFO  : Disconnected from the channel tcfchan#14.
13:42:31 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
13:42:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
13:42:35 INFO  : XSCT server has started successfully.
13:42:35 INFO  : Successfully done setting XSCT server connection channel  
13:42:35 INFO  : plnx-install-location is set to ''
13:42:35 INFO  : Successfully done setting workspace for the tool. 
13:42:36 INFO  : Registering command handlers for Vitis TCF services
13:42:37 INFO  : Successfully done query RDI_DATADIR 
13:42:37 INFO  : Platform repository initialization has completed.
13:57:42 INFO  : XRT server has started successfully on port '4353'
13:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:58:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
13:58:43 INFO  : 'jtag frequency' command is executed.
13:58:43 INFO  : Context for 'APU' is selected.
13:58:43 INFO  : System reset is completed.
13:58:46 INFO  : 'after 3000' command is executed.
13:58:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
13:58:49 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
13:58:49 INFO  : Context for 'APU' is selected.
13:58:49 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
13:58:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:49 INFO  : Context for 'APU' is selected.
13:58:49 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
13:58:49 INFO  : 'ps7_init' command is executed.
13:58:49 INFO  : 'ps7_post_config' command is executed.
13:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:49 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:49 INFO  : 'con' command is executed.
13:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:49 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:07:44 INFO  : Disconnected from the channel tcfchan#1.
14:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:07:50 INFO  : 'jtag frequency' command is executed.
14:07:50 INFO  : Context for 'APU' is selected.
14:07:50 INFO  : System reset is completed.
14:07:53 INFO  : 'after 3000' command is executed.
14:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:07:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:07:56 INFO  : Context for 'APU' is selected.
14:07:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:58 INFO  : Context for 'APU' is selected.
14:07:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:07:58 INFO  : 'ps7_init' command is executed.
14:07:58 INFO  : 'ps7_post_config' command is executed.
14:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:58 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:59 INFO  : 'con' command is executed.
14:07:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:08:41 INFO  : Disconnected from the channel tcfchan#2.
14:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:08:47 INFO  : 'jtag frequency' command is executed.
14:08:47 INFO  : Context for 'APU' is selected.
14:08:47 INFO  : System reset is completed.
14:08:50 INFO  : 'after 3000' command is executed.
14:08:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:08:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:08:53 INFO  : Context for 'APU' is selected.
14:08:55 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:55 INFO  : Context for 'APU' is selected.
14:08:55 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:08:55 INFO  : 'ps7_init' command is executed.
14:08:55 INFO  : 'ps7_post_config' command is executed.
14:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:55 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:55 INFO  : 'con' command is executed.
14:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:55 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:36:53 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:37:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:38:00 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:38:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:38:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:39:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:40:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:40:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:41:25 INFO  : Disconnected from the channel tcfchan#3.
15:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:41:25 INFO  : 'jtag frequency' command is executed.
15:41:25 INFO  : Context for 'APU' is selected.
15:41:25 INFO  : System reset is completed.
15:41:28 INFO  : 'after 3000' command is executed.
15:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:41:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:41:30 INFO  : Context for 'APU' is selected.
15:41:33 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:33 INFO  : Context for 'APU' is selected.
15:41:33 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:41:33 INFO  : 'ps7_init' command is executed.
15:41:33 INFO  : 'ps7_post_config' command is executed.
15:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:33 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:33 INFO  : 'con' command is executed.
15:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:33 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:49:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:50:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:50:30 INFO  : Disconnected from the channel tcfchan#5.
15:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:50:30 INFO  : 'jtag frequency' command is executed.
15:50:30 INFO  : Context for 'APU' is selected.
15:50:31 INFO  : System reset is completed.
15:50:34 INFO  : 'after 3000' command is executed.
15:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:50:36 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:50:36 INFO  : Context for 'APU' is selected.
15:50:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:38 INFO  : Context for 'APU' is selected.
15:50:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:50:39 INFO  : 'ps7_init' command is executed.
15:50:39 INFO  : 'ps7_post_config' command is executed.
15:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:39 INFO  : 'con' command is executed.
15:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:52:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:52:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:53:31 INFO  : Disconnected from the channel tcfchan#7.
15:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:53:31 INFO  : 'jtag frequency' command is executed.
15:53:31 INFO  : Context for 'APU' is selected.
15:53:31 INFO  : System reset is completed.
15:53:34 INFO  : 'after 3000' command is executed.
15:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:53:37 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:53:37 INFO  : Context for 'APU' is selected.
15:53:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:53:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:39 INFO  : Context for 'APU' is selected.
15:53:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:53:39 INFO  : 'ps7_init' command is executed.
15:53:39 INFO  : 'ps7_post_config' command is executed.
15:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : 'con' command is executed.
15:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:19:02 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:19:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:20:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:20:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:21:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:21:32 INFO  : Disconnected from the channel tcfchan#9.
17:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:21:33 INFO  : 'jtag frequency' command is executed.
17:21:33 INFO  : Context for 'APU' is selected.
17:21:33 INFO  : System reset is completed.
17:21:36 INFO  : 'after 3000' command is executed.
17:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:21:38 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:21:38 INFO  : Context for 'APU' is selected.
17:21:40 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:40 INFO  : Context for 'APU' is selected.
17:21:40 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:21:40 INFO  : 'ps7_init' command is executed.
17:21:40 INFO  : 'ps7_post_config' command is executed.
17:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:41 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:41 INFO  : 'con' command is executed.
17:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:41 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:24:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:24:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:25:27 INFO  : Disconnected from the channel tcfchan#11.
17:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:25:28 INFO  : 'jtag frequency' command is executed.
17:25:28 INFO  : Context for 'APU' is selected.
17:25:28 INFO  : System reset is completed.
17:25:31 INFO  : 'after 3000' command is executed.
17:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:25:33 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:25:33 INFO  : Context for 'APU' is selected.
17:25:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:35 INFO  : Context for 'APU' is selected.
17:25:35 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:25:36 INFO  : 'ps7_init' command is executed.
17:25:36 INFO  : 'ps7_post_config' command is executed.
17:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:36 INFO  : 'con' command is executed.
17:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:29:14 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:30:00 INFO  : Disconnected from the channel tcfchan#13.
17:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:30:01 INFO  : 'jtag frequency' command is executed.
17:30:01 INFO  : Context for 'APU' is selected.
17:30:01 INFO  : System reset is completed.
17:30:04 INFO  : 'after 3000' command is executed.
17:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:30:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:30:06 INFO  : Context for 'APU' is selected.
17:30:09 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:09 INFO  : Context for 'APU' is selected.
17:30:09 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:30:09 INFO  : 'ps7_init' command is executed.
17:30:09 INFO  : 'ps7_post_config' command is executed.
17:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:09 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:09 INFO  : 'con' command is executed.
17:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:40:45 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:40:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:41:10 INFO  : Disconnected from the channel tcfchan#15.
17:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:41:10 INFO  : 'jtag frequency' command is executed.
17:41:10 INFO  : Context for 'APU' is selected.
17:41:10 INFO  : System reset is completed.
17:41:13 INFO  : 'after 3000' command is executed.
17:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:41:16 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:41:16 INFO  : Context for 'APU' is selected.
17:41:18 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:18 INFO  : Context for 'APU' is selected.
17:41:18 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:41:19 INFO  : 'ps7_init' command is executed.
17:41:19 INFO  : 'ps7_post_config' command is executed.
17:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:19 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:19 INFO  : 'con' command is executed.
17:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:19 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:47:37 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:50:45 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:52:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:52:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:53:00 INFO  : Disconnected from the channel tcfchan#17.
17:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:53:00 INFO  : 'jtag frequency' command is executed.
17:53:00 INFO  : Context for 'APU' is selected.
17:53:00 INFO  : System reset is completed.
17:53:03 INFO  : 'after 3000' command is executed.
17:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:53:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:53:06 INFO  : Context for 'APU' is selected.
17:53:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:08 INFO  : Context for 'APU' is selected.
17:53:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:53:08 INFO  : 'ps7_init' command is executed.
17:53:08 INFO  : 'ps7_post_config' command is executed.
17:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:09 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:09 INFO  : 'con' command is executed.
17:53:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:58:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:58:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:59:03 INFO  : Disconnected from the channel tcfchan#19.
17:59:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:59:03 INFO  : 'jtag frequency' command is executed.
17:59:03 INFO  : Context for 'APU' is selected.
17:59:03 INFO  : System reset is completed.
17:59:06 INFO  : 'after 3000' command is executed.
17:59:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:59:08 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:59:09 INFO  : Context for 'APU' is selected.
17:59:11 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:11 INFO  : Context for 'APU' is selected.
17:59:11 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:59:11 INFO  : 'ps7_init' command is executed.
17:59:11 INFO  : 'ps7_post_config' command is executed.
17:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:11 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:11 INFO  : 'con' command is executed.
17:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:11 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:46:18 INFO  : Disconnected from the channel tcfchan#21.
11:07:05 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
11:07:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
11:07:08 INFO  : XSCT server has started successfully.
11:07:08 INFO  : plnx-install-location is set to ''
11:07:08 INFO  : Successfully done setting XSCT server connection channel  
11:07:08 INFO  : Successfully done setting workspace for the tool. 
11:07:10 INFO  : Registering command handlers for Vitis TCF services
11:07:10 INFO  : Successfully done query RDI_DATADIR 
11:07:11 INFO  : Platform repository initialization has completed.
11:29:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:30:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:30:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:47:47 INFO  : XRT server has started successfully on port '4352'
11:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:48:04 INFO  : 'jtag frequency' command is executed.
11:48:04 INFO  : Context for 'APU' is selected.
11:48:04 INFO  : System reset is completed.
11:48:07 INFO  : 'after 3000' command is executed.
11:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:48:10 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:48:10 INFO  : Context for 'APU' is selected.
11:48:10 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:10 INFO  : Context for 'APU' is selected.
11:48:10 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:48:14 ERROR : Memory read error at 0xF80007B0. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
11:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:48:14 ERROR : Memory read error at 0xF80007B0. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
11:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:48:32 INFO  : 'jtag frequency' command is executed.
11:48:33 INFO  : Context for 'APU' is selected.
11:48:33 INFO  : System reset is completed.
11:48:36 INFO  : 'after 3000' command is executed.
11:48:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:48:38 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:48:38 INFO  : Context for 'APU' is selected.
11:48:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:48:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:38 INFO  : Context for 'APU' is selected.
11:48:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:48:38 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
11:48:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:48:38 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
11:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:49:02 INFO  : 'jtag frequency' command is executed.
11:49:02 INFO  : Context for 'APU' is selected.
11:49:02 INFO  : System reset is completed.
11:49:05 INFO  : 'after 3000' command is executed.
11:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:49:08 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:49:08 INFO  : Context for 'APU' is selected.
11:49:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:08 INFO  : Context for 'APU' is selected.
11:49:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:49:08 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
11:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:49:08 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
11:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:49:24 INFO  : 'jtag frequency' command is executed.
11:49:24 INFO  : Context for 'APU' is selected.
11:49:25 INFO  : System reset is completed.
11:49:28 INFO  : 'after 3000' command is executed.
11:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:49:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:49:30 INFO  : 'ps7_init' command is executed.
11:49:30 INFO  : 'ps7_post_config' command is executed.
11:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:30 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:31 INFO  : 'con' command is executed.
11:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:05:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:05:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:06:25 INFO  : Disconnected from the channel tcfchan#2.
12:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:06:25 INFO  : 'jtag frequency' command is executed.
12:06:25 INFO  : Context for 'APU' is selected.
12:06:25 INFO  : System reset is completed.
12:06:28 INFO  : 'after 3000' command is executed.
12:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:06:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:06:30 INFO  : Context for 'APU' is selected.
12:06:32 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:32 INFO  : Context for 'APU' is selected.
12:06:32 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:06:33 INFO  : 'ps7_init' command is executed.
12:06:33 INFO  : 'ps7_post_config' command is executed.
12:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:33 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:33 INFO  : 'con' command is executed.
12:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:33 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:18:14 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:18:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:22:42 INFO  : Disconnected from the channel tcfchan#4.
12:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:22:42 INFO  : 'jtag frequency' command is executed.
12:22:42 INFO  : Context for 'APU' is selected.
12:22:43 INFO  : System reset is completed.
12:22:46 INFO  : 'after 3000' command is executed.
12:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:22:48 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:22:48 INFO  : Context for 'APU' is selected.
12:22:50 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:22:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:50 INFO  : Context for 'APU' is selected.
12:22:50 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:22:50 INFO  : 'ps7_init' command is executed.
12:22:50 INFO  : 'ps7_post_config' command is executed.
12:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:51 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:51 INFO  : 'con' command is executed.
12:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:51 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:30:54 INFO  : Disconnected from the channel tcfchan#6.
12:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:30:54 INFO  : 'jtag frequency' command is executed.
12:30:54 INFO  : Context for 'APU' is selected.
12:30:54 INFO  : System reset is completed.
12:30:57 INFO  : 'after 3000' command is executed.
12:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:31:00 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:31:00 INFO  : Context for 'APU' is selected.
12:31:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:02 INFO  : Context for 'APU' is selected.
12:31:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:31:02 INFO  : 'ps7_init' command is executed.
12:31:02 INFO  : 'ps7_post_config' command is executed.
12:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:03 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:03 INFO  : 'con' command is executed.
12:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:03 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:34:40 INFO  : Disconnected from the channel tcfchan#7.
12:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:34:46 INFO  : 'jtag frequency' command is executed.
12:34:46 INFO  : Context for 'APU' is selected.
12:34:46 INFO  : System reset is completed.
12:34:49 INFO  : 'after 3000' command is executed.
12:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:34:51 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:34:51 INFO  : Context for 'APU' is selected.
12:34:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:34:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:54 INFO  : Context for 'APU' is selected.
12:34:54 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:34:54 INFO  : 'ps7_init' command is executed.
12:34:54 INFO  : 'ps7_post_config' command is executed.
12:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:54 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:54 INFO  : 'con' command is executed.
12:34:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:54 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
13:38:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
13:39:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
13:39:56 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
13:40:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:40:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:47:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:47:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:49:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:49:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:52:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:52:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:53:21 INFO  : Disconnected from the channel tcfchan#8.
14:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:53:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:54:01 INFO  : 'jtag frequency' command is executed.
14:54:01 INFO  : Context for 'APU' is selected.
14:54:01 INFO  : System reset is completed.
14:54:04 INFO  : 'after 3000' command is executed.
14:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:54:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:54:06 INFO  : Context for 'APU' is selected.
14:54:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:08 INFO  : Context for 'APU' is selected.
14:54:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:54:09 INFO  : 'ps7_init' command is executed.
14:54:09 INFO  : 'ps7_post_config' command is executed.
14:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:09 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:09 INFO  : 'con' command is executed.
14:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:26:04 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:26:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:26:33 INFO  : Disconnected from the channel tcfchan#13.
15:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:26:34 INFO  : 'jtag frequency' command is executed.
15:26:34 INFO  : Context for 'APU' is selected.
15:26:34 INFO  : System reset is completed.
15:26:37 INFO  : 'after 3000' command is executed.
15:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:26:39 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:26:39 INFO  : Context for 'APU' is selected.
15:26:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:41 INFO  : Context for 'APU' is selected.
15:26:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:26:41 INFO  : 'ps7_init' command is executed.
15:26:41 INFO  : 'ps7_post_config' command is executed.
15:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:42 INFO  : 'con' command is executed.
15:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:51:39 INFO  : Disconnected from the channel tcfchan#15.
14:53:02 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
14:53:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
14:53:05 INFO  : XSCT server has started successfully.
14:53:05 INFO  : Successfully done setting XSCT server connection channel  
14:53:05 INFO  : plnx-install-location is set to ''
14:53:05 INFO  : Successfully done setting workspace for the tool. 
14:53:06 INFO  : Successfully done query RDI_DATADIR 
14:53:06 INFO  : Registering command handlers for Vitis TCF services
14:53:07 INFO  : Platform repository initialization has completed.
14:56:07 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:56:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:57:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:58:25 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:58:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:07:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:07:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:09:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:15:09 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:15:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:15:12 INFO  : Registering command handlers for Vitis TCF services
15:15:12 INFO  : XSCT server has started successfully.
15:15:12 INFO  : Successfully done setting XSCT server connection channel  
15:15:12 INFO  : plnx-install-location is set to ''
15:15:12 INFO  : Successfully done setting workspace for the tool. 
15:15:12 INFO  : Successfully done query RDI_DATADIR 
15:15:13 INFO  : Platform repository initialization has completed.
15:16:01 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:16:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:16:05 INFO  : Registering command handlers for Vitis TCF services
15:16:05 INFO  : XSCT server has started successfully.
15:16:05 INFO  : Successfully done setting XSCT server connection channel  
15:16:05 INFO  : plnx-install-location is set to ''
15:16:05 INFO  : Successfully done setting workspace for the tool. 
15:16:05 INFO  : Successfully done query RDI_DATADIR 
15:16:06 INFO  : Platform repository initialization has completed.
15:17:31 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:17:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:17:34 INFO  : Registering command handlers for Vitis TCF services
15:17:35 INFO  : XSCT server has started successfully.
15:17:35 INFO  : plnx-install-location is set to ''
15:17:35 INFO  : Successfully done setting XSCT server connection channel  
15:17:35 INFO  : Successfully done setting workspace for the tool. 
15:17:35 INFO  : Successfully done query RDI_DATADIR 
15:17:35 INFO  : Platform repository initialization has completed.
15:18:55 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:18:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:18:59 INFO  : Registering command handlers for Vitis TCF services
15:18:59 INFO  : XSCT server has started successfully.
15:18:59 INFO  : Successfully done setting XSCT server connection channel  
15:18:59 INFO  : plnx-install-location is set to ''
15:18:59 INFO  : Successfully done setting workspace for the tool. 
15:18:59 INFO  : Successfully done query RDI_DATADIR 
15:19:00 INFO  : Platform repository initialization has completed.
15:19:25 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:19:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:19:28 INFO  : Registering command handlers for Vitis TCF services
15:19:28 INFO  : XSCT server has started successfully.
15:19:28 INFO  : Successfully done setting XSCT server connection channel  
15:19:28 INFO  : plnx-install-location is set to ''
15:19:28 INFO  : Successfully done setting workspace for the tool. 
15:19:28 INFO  : Successfully done query RDI_DATADIR 
15:19:29 INFO  : Platform repository initialization has completed.
15:20:01 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:20:01 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:20:04 INFO  : Registering command handlers for Vitis TCF services
15:20:04 INFO  : XSCT server has started successfully.
15:20:04 INFO  : plnx-install-location is set to ''
15:20:04 INFO  : Successfully done setting XSCT server connection channel  
15:20:04 INFO  : Successfully done query RDI_DATADIR 
15:20:04 INFO  : Successfully done setting workspace for the tool. 
15:20:05 INFO  : Platform repository initialization has completed.
15:21:17 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:21:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:21:21 INFO  : Registering command handlers for Vitis TCF services
15:21:21 INFO  : XSCT server has started successfully.
15:21:21 INFO  : Successfully done setting XSCT server connection channel  
15:21:21 INFO  : plnx-install-location is set to ''
15:21:21 INFO  : Successfully done setting workspace for the tool. 
15:21:21 INFO  : Successfully done query RDI_DATADIR 
15:21:21 INFO  : Platform repository initialization has completed.
15:22:17 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:22:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:22:22 INFO  : XSCT server has started successfully.
15:22:22 INFO  : plnx-install-location is set to ''
15:22:22 INFO  : Successfully done setting XSCT server connection channel  
15:22:22 INFO  : Successfully done setting workspace for the tool. 
15:22:22 INFO  : Successfully done query RDI_DATADIR 
15:22:23 INFO  : Registering command handlers for Vitis TCF services
15:22:24 INFO  : Platform repository initialization has completed.
15:24:04 INFO  : Result from executing command 'getProjects': ModuleTop
15:24:04 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:24:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:28:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:28:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:30:56 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:32:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:42:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:44:12 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:45:58 INFO  : 'jtag frequency' command is executed.
16:45:58 INFO  : Context for 'APU' is selected.
16:45:58 INFO  : System reset is completed.
16:46:01 INFO  : 'after 3000' command is executed.
16:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:46:04 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:46:04 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:04 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:46:04 ERROR : Memory read error at 0xF8000794. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
16:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:46:04 ERROR : Memory read error at 0xF8000794. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
16:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:46:48 INFO  : 'jtag frequency' command is executed.
16:46:48 INFO  : Context for 'APU' is selected.
16:46:48 INFO  : System reset is completed.
16:46:51 INFO  : 'after 3000' command is executed.
16:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:46:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:46:53 INFO  : Context for 'APU' is selected.
16:46:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:53 INFO  : Context for 'APU' is selected.
16:46:53 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:46:53 ERROR : Memory write error at 0xF8000790. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:46:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:46:53 ERROR : Memory write error at 0xF8000790. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:47:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:48:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:48:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:48:31 INFO  : XRT server has started successfully on port '4352'
16:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:48:31 INFO  : 'jtag frequency' command is executed.
16:48:31 INFO  : Context for 'APU' is selected.
16:48:31 INFO  : System reset is completed.
16:48:34 INFO  : 'after 3000' command is executed.
16:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:48:36 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:48:36 INFO  : Context for 'APU' is selected.
16:48:36 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:48:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:36 INFO  : Context for 'APU' is selected.
16:48:36 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:48:37 INFO  : 'ps7_init' command is executed.
16:48:37 INFO  : 'ps7_post_config' command is executed.
16:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:37 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:37 INFO  : 'con' command is executed.
16:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:37 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:51:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:52:31 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:53:24 INFO  : Disconnected from the channel tcfchan#4.
16:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:53:25 INFO  : 'jtag frequency' command is executed.
16:53:25 INFO  : Context for 'APU' is selected.
16:53:25 INFO  : System reset is completed.
16:53:28 INFO  : 'after 3000' command is executed.
16:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:53:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:53:30 INFO  : Context for 'APU' is selected.
16:53:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:53:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:30 INFO  : Context for 'APU' is selected.
16:53:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:53:30 INFO  : 'ps7_init' command is executed.
16:53:30 INFO  : 'ps7_post_config' command is executed.
16:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:31 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:31 INFO  : 'con' command is executed.
16:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:54:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:54:29 INFO  : Disconnected from the channel tcfchan#7.
16:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:54:30 INFO  : 'jtag frequency' command is executed.
16:54:30 INFO  : Context for 'APU' is selected.
16:54:30 INFO  : System reset is completed.
16:54:33 INFO  : 'after 3000' command is executed.
16:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:54:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:54:35 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:35 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:54:36 INFO  : 'ps7_init' command is executed.
16:54:36 INFO  : 'ps7_post_config' command is executed.
16:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:36 INFO  : 'con' command is executed.
16:54:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:13:03 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:17:56 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:18:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:20:44 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:21:28 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:23:47 INFO  : Disconnected from the channel tcfchan#9.
17:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:23:47 INFO  : 'jtag frequency' command is executed.
17:23:47 INFO  : Context for 'APU' is selected.
17:23:47 INFO  : System reset is completed.
17:23:50 INFO  : 'after 3000' command is executed.
17:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:23:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:23:53 INFO  : Context for 'APU' is selected.
17:23:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:23:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:53 INFO  : Context for 'APU' is selected.
17:23:53 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:23:53 INFO  : 'ps7_init' command is executed.
17:23:53 INFO  : 'ps7_post_config' command is executed.
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:54 INFO  : 'con' command is executed.
17:23:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:54 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:23:40 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:23:56 INFO  : Result from executing command 'getProjects': ModuleTop
18:23:57 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:24:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:24:04 INFO  : Updating application flags with new BSP settings...
18:24:04 INFO  : Successfully updated application flags for project GB_UNIT_MASTER_app.
18:24:06 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:24:06 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:24:06 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:24:06 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:24:12 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:24:27 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:24:50 INFO  : Disconnected from the channel tcfchan#12.
18:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:24:51 INFO  : 'jtag frequency' command is executed.
18:24:51 INFO  : Context for 'APU' is selected.
18:24:51 INFO  : System reset is completed.
18:24:54 INFO  : 'after 3000' command is executed.
18:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:24:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:24:56 INFO  : Context for 'APU' is selected.
18:24:56 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:56 INFO  : Context for 'APU' is selected.
18:24:56 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:24:56 INFO  : 'ps7_init' command is executed.
18:24:56 INFO  : 'ps7_post_config' command is executed.
18:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:57 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:57 INFO  : 'con' command is executed.
18:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:57 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:40:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:41:04 INFO  : Disconnected from the channel tcfchan#16.
18:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:41:04 INFO  : 'jtag frequency' command is executed.
18:41:04 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : System reset is completed.
18:41:07 INFO  : 'after 3000' command is executed.
18:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:41:10 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:41:10 INFO  : Context for 'APU' is selected.
18:41:10 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:10 INFO  : Context for 'APU' is selected.
18:41:10 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:41:10 INFO  : 'ps7_init' command is executed.
18:41:10 INFO  : 'ps7_post_config' command is executed.
18:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:10 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:10 INFO  : 'con' command is executed.
18:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:10 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:43:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:43:59 INFO  : Disconnected from the channel tcfchan#18.
18:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:43:59 INFO  : 'jtag frequency' command is executed.
18:43:59 INFO  : Context for 'APU' is selected.
18:43:59 INFO  : System reset is completed.
18:44:02 INFO  : 'after 3000' command is executed.
18:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:44:05 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:44:05 INFO  : Context for 'APU' is selected.
18:44:05 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:05 INFO  : Context for 'APU' is selected.
18:44:05 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:44:05 ERROR : Memory write error at 0xF8000778. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:44:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:44:05 ERROR : Memory write error at 0xF8000778. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:44:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:44:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:45:12 INFO  : 'jtag frequency' command is executed.
18:45:12 INFO  : Context for 'APU' is selected.
18:45:12 INFO  : System reset is completed.
18:45:15 INFO  : 'after 3000' command is executed.
18:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:45:18 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:45:18 INFO  : Context for 'APU' is selected.
18:45:18 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:45:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:18 INFO  : Context for 'APU' is selected.
18:45:18 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:45:18 ERROR : Memory write error at 0xF8000100. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
18:45:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:45:18 ERROR : Memory write error at 0xF8000100. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
18:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:45:54 INFO  : 'jtag frequency' command is executed.
18:45:54 INFO  : Context for 'APU' is selected.
18:45:54 INFO  : System reset is completed.
18:45:57 INFO  : 'after 3000' command is executed.
18:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:45:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:45:59 INFO  : Context for 'APU' is selected.
18:45:59 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:59 INFO  : Context for 'APU' is selected.
18:45:59 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:46:00 INFO  : 'ps7_init' command is executed.
18:46:00 INFO  : 'ps7_post_config' command is executed.
18:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:00 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:00 INFO  : 'con' command is executed.
18:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:00 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
19:00:22 INFO  : Disconnected from the channel tcfchan#20.
