
---------- Begin Simulation Statistics ----------
simSeconds                                   2.297880                       # Number of seconds simulated (Second)
simTicks                                 2297879891595                       # Number of ticks simulated (Tick)
finalTick                                28746675759790                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  52339.22                       # Real time elapsed on the host (Second)
hostTickRate                                 43903594                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   10181084                       # Number of bytes of host memory used (Byte)
simInsts                                  10962342275                       # Number of instructions simulated (Count)
simOps                                    15142812323                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   209448                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     289321                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          256                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         2559                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    811599992                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.522059                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.213967                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   811599463    100.00%    100.00% |         369      0.00%    100.00% |         101      0.00%    100.00% |          37      0.00%    100.00% |          16      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    811599992                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   2696416181                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     2.043792                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.713392                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.499829                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |  1200325089     44.52%     44.52% |  1205211964     44.70%     89.21% |   219718892      8.15%     97.36% |    40870233      1.52%     98.88% |    14168606      0.53%     99.40% |     6064306      0.22%     99.63% |     4139675      0.15%     99.78% |     3420007      0.13%     99.91% |     2497409      0.09%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   2696416181                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   2708776028                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    10.829337                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.284634                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    55.343848                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  2708766904    100.00%    100.00% |        8304      0.00%    100.00% |         550      0.00%    100.00% |         160      0.00%    100.00% |          71      0.00%    100.00% |          17      0.00%    100.00% |          14      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   2708776028                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   2564725136                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.039850                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.004901                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     3.295761                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  2564725118    100.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   2564725136                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples    144050892                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   185.124289                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   101.793563                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   159.116588                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |   144041786     99.99%     99.99% |        8288      0.01%    100.00% |         550      0.00%    100.00% |         159      0.00%    100.00% |          71      0.00%    100.00% |          17      0.00%    100.00% |          14      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total    144050892                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    254654946                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     1.110191                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     3.399229                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   254654417    100.00%    100.00% |         369      0.00%    100.00% |         101      0.00%    100.00% |          37      0.00%    100.00% |          16      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    254654946                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    471078752                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.299223                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.382821                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   470714146     99.92%     99.92% |      353600      0.08%    100.00% |       10109      0.00%    100.00% |         773      0.00%    100.00% |          99      0.00%    100.00% |          11      0.00%    100.00% |           7      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    471078752                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples     85866294                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000346                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.026405                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |    85851465     99.98%     99.98% |           0      0.00%     99.98% |       14782      0.02%    100.00% |           0      0.00%    100.00% |          47      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total     85866294                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch     98753683      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data     18930435      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data     99034491      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack     20564673      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       290678      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE      1634240      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     79819152      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch     98753683      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       280811      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE      1634238      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       280811      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack      1634238      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data     18920594      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ         9839      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     79819152      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data     98753680      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack     18920594      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.DMA_READ           28      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data         9839      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack         9839      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      290650    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       290650                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |     1634240    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total      1634240                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      290650    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       290650                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |     1634240    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total      1634240                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      290650    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       290650                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |     1634240    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total      1634240                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      290650    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       290650                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |     1634240    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total      1634240                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |   121739831     10.39%     10.39% |    89369527      7.62%     18.01% |   103558290      8.83%     26.84% |    88624889      7.56%     34.40% |   139842335     11.93%     46.33% |   335775692     28.64%     74.98% |   107964756      9.21%     84.19% |   185371094     15.81%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total   1172246414                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |    85142598     10.00%     10.00% |    64232037      7.54%     17.54% |    74841894      8.79%     26.33% |    66503016      7.81%     34.15% |    98254883     11.54%     45.69% |   271005214     31.83%     77.52% |    77513703      9.10%     86.62% |   113917734     13.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total    851411079                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |    74138520     10.79%     10.79% |    57341096      8.34%     19.13% |    60886612      8.86%     27.99% |    56466189      8.21%     36.20% |    82954311     12.07%     48.27% |   191584481     27.87%     76.14% |    65813321      9.57%     85.71% |    98204114     14.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total    687388644                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |    10423640     12.39%     12.39% |    10803372     12.84%     25.24% |    10556774     12.55%     37.79% |     9201716     10.94%     48.73% |    11196075     13.31%     62.04% |     8383377      9.97%     72.01% |    11942339     14.20%     86.21% |    11599681     13.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total     84106974                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |    15732189     12.43%     12.43% |    13226457     10.45%     22.89% |    13574838     10.73%     33.61% |    12124335      9.58%     43.20% |    16956638     13.40%     56.60% |    20554409     16.24%     72.84% |    15382479     12.16%     85.00% |    18980614     15.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total    126531959                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |       18617     14.91%     14.91% |       20416     16.35%     31.25% |       14239     11.40%     42.65% |       13119     10.50%     53.16% |       15786     12.64%     65.80% |        5049      4.04%     69.84% |       19204     15.38%     85.21% |       18467     14.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total       124897                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |      256407     15.69%     15.69% |      238092     14.57%     30.26% |      205710     12.59%     42.84% |      180194     11.03%     53.87% |      197899     12.11%     65.98% |       94119      5.76%     71.74% |      231548     14.17%     85.90% |      230370     14.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total      1634339                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR |          13     15.48%     15.48% |          17     20.24%     35.71% |          13     15.48%     51.19% |          10     11.90%     63.10% |           2      2.38%     65.48% |           3      3.57%     69.05% |          10     11.90%     80.95% |          16     19.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR::total           84                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |        3433     42.89%     42.89% |         679      8.48%     51.37% |         798      9.97%     61.34% |         482      6.02%     67.36% |         509      6.36%     73.72% |         448      5.60%     79.31% |         591      7.38%     86.70% |        1065     13.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total         8005                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |     5559844     10.88%     10.88% |     3838879      7.51%     18.39% |     4239596      8.29%     26.68% |     3925836      7.68%     34.36% |     6191792     12.11%     46.48% |    15468033     30.26%     76.74% |     4805845      9.40%     86.14% |     7083753     13.86%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total     51113578                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |      176933     10.83%     10.83% |      399128     24.42%     35.25% |      208062     12.73%     47.98% |      168326     10.30%     58.27% |      170059     10.40%     68.68% |       91514      5.60%     74.28% |      204087     12.49%     86.77% |      216314     13.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total      1634423                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |    11823712     12.98%     12.98% |    11480720     12.60%     25.58% |    10918605     11.99%     37.57% |     9770467     10.73%     48.29% |    12787207     14.04%     62.33% |     8247790      9.05%     71.38% |    12327106     13.53%     84.92% |    13740878     15.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total     91096485                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |       77225     21.83%     21.83% |       76704     21.68%     43.51% |       33809      9.56%     53.06% |       29018      8.20%     61.26% |       33420      9.45%     70.71% |       15275      4.32%     75.03% |       40420     11.42%     86.45% |       47945     13.55%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total       353816                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |       53884     17.57%     17.57% |       72311     23.58%     41.16% |       29233      9.53%     50.69% |       25246      8.23%     58.93% |       30088      9.81%     68.74% |       13313      4.34%     73.08% |       36877     12.03%     85.11% |       45662     14.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total       306614                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |     4921290     11.27%     11.27% |     3232743      7.40%     18.67% |     3271867      7.49%     26.16% |     3010451      6.89%     33.06% |     5277373     12.08%     45.14% |    13963149     31.97%     77.11% |     3609996      8.27%     85.38% |     6386278     14.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total     43673147                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |     5267899     10.93%     10.93% |     3585189      7.44%     18.37% |     3985656      8.27%     26.65% |     3622789      7.52%     34.16% |     5761532     11.96%     46.12% |    14683627     30.47%     76.60% |     4452661      9.24%     85.84% |     6823927     14.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total     48183280                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |     8885571     13.42%     13.42% |     7962818     12.03%     25.45% |     8084855     12.21%     37.66% |     7334302     11.08%     48.74% |     9547013     14.42%     63.15% |     4500421      6.80%     69.95% |     9515089     14.37%     84.32% |    10379646     15.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total     66209715                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |     1579006     13.01%     13.01% |     1678646     13.83%     26.84% |     1504481     12.39%     39.23% |     1167485      9.62%     48.85% |     1647875     13.57%     62.42% |     1370328     11.29%     73.71% |     1414949     11.66%     85.36% |     1776673     14.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total     12139443                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |     5860174     13.77%     13.77% |     5167265     12.14%     25.91% |     5478887     12.87%     38.78% |     4849850     11.39%     50.17% |     5929712     13.93%     64.10% |     2398594      5.64%     69.74% |     6650640     15.62%     85.36% |     6230765     14.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total     42565887                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |      806146     11.04%     11.04% |      995699     13.63%     24.67% |      830029     11.37%     36.04% |      780246     10.68%     46.72% |      952089     13.04%     59.76% |     1107418     15.16%     74.92% |      921614     12.62%     87.54% |      909854     12.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total      7303095                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |      827568      9.88%      9.88% |     1222826     14.61%     24.49% |      778140      9.29%     33.78% |      787021      9.40%     43.18% |     1026661     12.26%     55.45% |     1958248     23.39%     78.84% |      831435      9.93%     88.77% |      940419     11.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total      8372318                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |      196709     12.02%     12.02% |      273048     16.69%     28.71% |      182687     11.16%     39.87% |      172343     10.53%     50.41% |      213023     13.02%     63.42% |      187461     11.46%     74.88% |      200742     12.27%     87.15% |      210268     12.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total      1636281                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv |           3     15.79%     15.79% |           3     15.79%     31.58% |           0      0.00%     31.58% |           1      5.26%     36.84% |           4     21.05%     57.89% |           2     10.53%     68.42% |           4     21.05%     89.47% |           2     10.53%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv::total           19                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |     2749107     11.30%     11.30% |     3163064     13.00%     24.30% |     3298365     13.55%     37.85% |     2622902     10.78%     48.63% |     3087330     12.69%     61.31% |     2735765     11.24%     72.56% |     3354208     13.78%     86.34% |     3323980     13.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total     24334721                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |     4619438      9.97%      9.97% |     8139312     17.57%     27.55% |     8496049     18.34%     45.89% |     5873418     12.68%     58.57% |     5239886     11.31%     69.88% |     2684173      5.79%     75.68% |     5393261     11.64%     87.32% |     5873897     12.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total     46319434                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |    75429389      9.71%      9.71% |    55046320      7.09%     16.80% |    65978675      8.49%     25.29% |    58381589      7.52%     32.80% |    87680842     11.29%     44.09% |   264546150     34.05%     78.15% |    67167083      8.65%     86.79% |   102597301     13.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total    776827349                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |       51474     16.77%     16.77% |       72813     23.72%     40.49% |       29648      9.66%     50.15% |       25689      8.37%     58.51% |       30953     10.08%     68.60% |       13149      4.28%     72.88% |       37425     12.19%     85.07% |       45820     14.93%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total       306971                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |     2371129     10.90%     10.90% |     3262138     14.99%     25.89% |     2610098     11.99%     37.88% |     2261797     10.39%     48.27% |     2671402     12.28%     60.55% |     3007745     13.82%     74.37% |     2691463     12.37%     86.74% |     2885526     13.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total     21761298                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |     8061055     13.78%     13.78% |     6829822     11.67%     25.45% |     7003736     11.97%     37.42% |     6490199     11.09%     48.51% |     8590693     14.68%     63.19% |     3854438      6.59%     69.78% |     8417471     14.38%     84.16% |     9268964     15.84%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total     58516378                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |    54268650      9.68%      9.68% |    34797690      6.21%     15.89% |    41526778      7.41%     23.29% |    36523813      6.51%     29.81% |    61709957     11.01%     40.82% |   187415388     33.43%     74.25% |    45575312      8.13%     82.38% |    98807245     17.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total    560624833                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |      796934     10.57%     10.57% |      713233      9.46%     20.03% |      860635     11.42%     31.45% |      703159      9.33%     40.78% |     1276940     16.94%     57.72% |     1050347     13.93%     71.66% |      817746     10.85%     82.51% |     1318697     17.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total      7537691                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |     1237717     10.77%     10.77% |     1250697     10.88%     21.64% |     1348195     11.73%     33.37% |     1177174     10.24%     43.61% |     1468758     12.78%     56.38% |     2167458     18.85%     75.24% |     1467198     12.76%     88.00% |     1379840     12.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total     11497037                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |     3338061     10.85%     10.85% |     1694670      5.51%     16.35% |     1855550      6.03%     22.38% |     1895131      6.16%     28.54% |     3284494     10.67%     39.21% |    12172156     39.55%     78.75% |     2333825      7.58%     86.34% |     4205583     13.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total     30779470                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |        2497     13.51%     13.51% |        3454     18.68%     32.19% |        2058     11.13%     43.32% |        1992     10.78%     54.10% |        2175     11.77%     65.86% |         961      5.20%     71.06% |        2763     14.95%     86.01% |        2587     13.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total        18487                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |      184622     14.42%     14.42% |      176587     13.79%     28.21% |      173145     13.52%     41.73% |      148370     11.59%     53.32% |      159423     12.45%     65.77% |       76972      6.01%     71.78% |      184305     14.39%     86.17% |      177031     13.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total      1280455                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR |          13     16.46%     16.46% |          16     20.25%     36.71% |          13     16.46%     53.16% |          10     12.66%     65.82% |           2      2.53%     68.35% |           2      2.53%     70.89% |           8     10.13%     81.01% |          15     18.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR::total           79                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |    56776672     11.14%     11.14% |    41851134      8.21%     19.35% |    48719228      9.56%     28.90% |    41824153      8.20%     37.11% |    66177447     12.98%     50.09% |   129882140     25.48%     75.56% |    51621344     10.13%     85.69% |    72954216     14.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total    509806334                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |    71514311     10.74%     10.74% |    54603312      8.20%     18.94% |    58309099      8.76%     27.70% |    54397450      8.17%     35.87% |    79785319     11.98%     47.86% |   188963067     28.38%     76.24% |    63342418      9.51%     85.75% |    94852341     14.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total    665767317                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |      952998     11.53%     11.53% |     1120933     13.56%     25.09% |     1116401     13.51%     38.60% |      910414     11.01%     49.61% |     1123835     13.60%     63.21% |      808711      9.78%     72.99% |     1131025     13.68%     86.67% |     1101554     13.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total      8265871                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |     1583229     12.28%     12.28% |     1538073     11.93%     24.21% |     1416317     10.98%     35.19% |     1115320      8.65%     43.84% |     1992879     15.46%     59.30% |     1790993     13.89%     73.19% |     1276171      9.90%     83.09% |     2180695     16.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total     12893677                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |       16119     15.15%     15.15% |       16962     15.94%     31.09% |       12180     11.45%     42.54% |       11126     10.46%     52.99% |       13610     12.79%     65.78% |        4088      3.84%     69.63% |       16440     15.45%     85.08% |       15880     14.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total       106405                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |       71777     20.29%     20.29% |       61496     17.38%     37.67% |       32553      9.20%     46.87% |       31816      8.99%     55.86% |       38467     10.87%     66.73% |       17139      4.84%     71.58% |       47226     13.35%     84.93% |       53329     15.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total       353803                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |         103      2.69%      2.69% |         596     15.57%     18.26% |        1320     34.49%     52.76% |        1043     27.25%     80.01% |         363      9.49%     89.50% |          96      2.51%     92.00% |         144      3.76%     95.77% |         162      4.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total         3827                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |         667      9.88%      9.88% |         737     10.91%     20.79% |         732     10.84%     31.63% |         664      9.83%     41.46% |        1059     15.68%     57.14% |         943     13.96%     71.11% |         715     10.59%     81.70% |        1236     18.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total         6753                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |     5559835     10.88%     10.88% |     3838869      7.51%     18.39% |     4239589      8.29%     26.68% |     3925826      7.68%     34.36% |     6191776     12.11%     46.48% |    15468032     30.26%     76.74% |     4805835      9.40%     86.14% |     7083746     13.86%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total     51113508                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |      176933     10.83%     10.83% |      399128     24.42%     35.25% |      208061     12.73%     47.98% |      168326     10.30%     58.27% |      170059     10.40%     68.68% |       91514      5.60%     74.28% |      204087     12.49%     86.77% |      216314     13.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total      1634422                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |    10050313     13.00%     13.00% |     9527938     12.32%     25.32% |     9229710     11.94%     37.26% |     8429163     10.90%     48.16% |    10925097     14.13%     62.29% |     6690070      8.65%     70.94% |    10710733     13.85%     84.80% |    11753624     15.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total     77316648                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv |           1      5.26%      5.26% |           3     15.79%     21.05% |           4     21.05%     42.11% |           0      0.00%     42.11% |           4     21.05%     63.16% |           0      0.00%     63.16% |           7     36.84%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv::total           19                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |          70      7.29%      7.29% |          91      9.48%     16.77% |         138     14.37%     31.15% |         119     12.40%     43.54% |         183     19.06%     62.60% |         114     11.88%     74.48% |          89      9.27%     83.75% |         156     16.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total          960                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |        3433     42.89%     42.89% |         679      8.48%     51.37% |         798      9.97%     61.34% |         482      6.02%     67.36% |         509      6.36%     73.72% |         448      5.60%     79.31% |         591      7.38%     86.70% |        1065     13.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total         8005                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |     1773305     12.87%     12.87% |     1952196     14.17%     27.04% |     1687583     12.25%     39.29% |     1340271      9.73%     49.02% |     1861763     13.51%     62.54% |     1557625     11.31%     73.84% |     1616239     11.73%     85.58% |     1987099     14.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total     13776081                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     30.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           6     60.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack::total           10                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv |        1023     12.23%     12.23% |        1181     14.12%     26.36% |        1213     14.51%     40.86% |         925     11.06%     51.93% |        1374     16.43%     68.36% |         284      3.40%     71.75% |        1139     13.62%     85.37% |        1223     14.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv::total         8362                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |       77225     21.83%     21.83% |       76704     21.68%     43.51% |       33809      9.56%     53.06% |       29018      8.20%     61.26% |       33417      9.45%     70.71% |       15275      4.32%     75.03% |       40419     11.42%     86.45% |       47939     13.55%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total       353806                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |       53884     17.57%     17.57% |       72311     23.58%     41.16% |       29233      9.53%     50.69% |       25246      8.23%     58.93% |       30088      9.81%     68.74% |       13313      4.34%     73.08% |       36877     12.03%     85.11% |       45662     14.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total       306614                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive |           9     12.86%     12.86% |          10     14.29%     27.14% |           7     10.00%     37.14% |          10     14.29%     51.43% |          16     22.86%     74.29% |           1      1.43%     75.71% |          10     14.29%     90.00% |           7     10.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive::total           70                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks |          94      2.50%      2.50% |         586     15.60%     18.10% |        1312     34.93%     53.04% |        1033     27.50%     80.54% |         347      9.24%     89.78% |          95      2.53%     92.31% |         134      3.57%     95.87% |         155      4.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks::total         3756                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |        1026     10.87%     10.87% |         503      5.33%     16.21% |         550      5.83%     22.03% |         470      4.98%     27.02% |        1422     15.07%     42.09% |        2945     31.21%     73.30% |         564      5.98%     79.28% |        1955     20.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total         9435                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |          70      4.12%      4.12% |          73      4.30%      8.43% |         224     13.20%     21.63% |         104      6.13%     27.75% |         367     21.63%     49.38% |         395     23.28%     72.66% |          96      5.66%     78.31% |         368     21.69%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total         1697                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store |          86      9.15%      9.15% |          44      4.68%     13.83% |          62      6.60%     20.43% |          62      6.60%     27.02% |         201     21.38%     48.40% |         129     13.72%     62.13% |          41      4.36%     66.49% |         315     33.51%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store::total          940                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv |         492     10.57%     10.57% |         556     11.95%     22.52% |         656     14.10%     36.61% |         512     11.00%     47.61% |         623     13.39%     61.00% |         487     10.46%     71.47% |         719     15.45%     86.91% |         609     13.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv::total         4654                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS |           8      9.88%      9.88% |           9     11.11%     20.99% |          12     14.81%     35.80% |           8      9.88%     45.68% |           9     11.11%     56.79% |           8      9.88%     66.67% |          17     20.99%     87.65% |          10     12.35%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS::total           81                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |     4920789     11.27%     11.27% |     3232177      7.40%     18.67% |     3271198      7.49%     26.16% |     3009930      6.89%     33.05% |     5276740     12.08%     45.14% |    13962653     31.97%     77.11% |     3609257      8.27%     85.38% |     6385658     14.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total     43668402                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Store::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |         501     10.56%     10.56% |         566     11.93%     22.49% |         669     14.10%     36.59% |         521     10.98%     47.57% |         633     13.34%     60.91% |         496     10.45%     71.36% |         739     15.57%     86.93% |         620     13.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total         4745                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR     74605367      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     55603569      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX     13816464      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE       309933      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     43668576      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old         9175      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement     11195754      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean     87543992      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data     98753680      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack     98749587      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data      8621522      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean      1283426      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack     17130239      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     58344389      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock      1634423      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     65196273      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv        19682      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     45204138      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     41096829      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX     12452716      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old         4531      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR     27195935      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS      2021241      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX         8021      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE       298609      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX           86      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement       114674      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     46732678      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR         2032      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS     10331028      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX      1198452      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement     10408356      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     21721077      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv         5240      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GET_INSTR           84      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS      1634339      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX       124897      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     43668402      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX_old            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement       672724      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean     19090237      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv         4601      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR        22353      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS        43838      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX        20416      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old          123      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack     98749587      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv         5240      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_GETS            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old          175      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data       542868      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean           43      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all       134414      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv         4601      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETS          133      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETX           12      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old         4341      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data      7724840      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean         2774      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all     11362623      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR          979      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GETS          123      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack     16942420      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     46732678      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETS            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack       187819      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all       114674      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS       314277      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETX          115      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     40782550      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR      2179843      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS        88661      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETX            4      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     45518414      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETS           82      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX         1061      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data     12452716      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS        27792      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETX         2038      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE         8355      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock       306630      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS        10891      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX         8122      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_PUTX            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     64889643      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS        33068      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETX          506      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX           83      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data       343394      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean      1265328      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock        25701      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data        10420      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean        15281      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETS         1263      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETX          102      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE         2968      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock      1608722      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples   1171471989                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean    10.519077                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.255529                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    54.995577                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |  1171468304    100.00%    100.00% |        3339      0.00%    100.00% |         229      0.00%    100.00% |          61      0.00%    100.00% |          40      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total   1171471989                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples   1116020627                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000938                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000651                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.030627                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  1114973525     99.91%     99.91% |     1046873      0.09%    100.00% |         226      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total   1116020627                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     55451362                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   202.082249                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   120.820140                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   159.299830                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    55447677     99.99%     99.99% |        3339      0.01%    100.00% |         229      0.00%    100.00% |          61      0.00%    100.00% |          40      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     55451362                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    656437140                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     5.233420                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.115676                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    36.793916                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   656436295    100.00%    100.00% |         753      0.00%    100.00% |          55      0.00%    100.00% |          21      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    656437140                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    644358957                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.068530                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.014776                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     3.942013                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   644358951    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    644358957                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples     12078183                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   227.426122                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   175.307942                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   149.844028                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |    12077344     99.99%     99.99% |         749      0.01%    100.00% |          55      0.00%    100.00% |          20      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total     12078183                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    850580617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean    15.380723                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.470900                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    65.687625                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   850576265    100.00%    100.00% |        4011      0.00%    100.00% |         244      0.00%    100.00% |          66      0.00%    100.00% |          22      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    850580617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    776044082                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000002                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001303                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   776042819    100.00%    100.00% |        1245      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    776044082                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples     74536535                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   165.106949                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    81.730763                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   157.061644                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |    74532183     99.99%     99.99% |        4011      0.01%    100.00% |         244      0.00%    100.00% |          66      0.00%    100.00% |          22      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total     74536535                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples     21656763                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    17.560198                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.517296                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    74.539959                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |    21656573    100.00%    100.00% |         158      0.00%    100.00% |          18      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total     21656763                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples     20307966                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     3.780159                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.122579                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    29.380444                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |    20298824     99.95%     99.95% |        7800      0.04%     99.99% |        1266      0.01%    100.00% |          64      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total     20307966                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples      1348797                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   225.037353                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   141.660117                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   174.097129                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |     1348619     99.99%     99.99% |         146      0.01%    100.00% |          18      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total      1348797                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples      4314754                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    25.233534                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.914232                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    88.715873                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |     4314702    100.00%    100.00% |          43      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total      4314754                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      3678739                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.146435                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.003469                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     6.554844                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |     3678165     99.98%     99.98% |         510      0.01%    100.00% |          39      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      3678739                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples       636015                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   164.554383                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    80.235318                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   174.296434                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |      635963     99.99%     99.99% |          43      0.01%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total       636015                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples      4314765                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::stdev     0.000481                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |     4314764    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total      4314765                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples      4314765                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::stdev     0.000481                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |     4314764    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total      4314765                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.001166                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   173.919166                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.011978                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time    95.044647                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.002311                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    26.645850                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.002072                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    26.644253                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.001144                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   160.462534                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000023                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    26.643342                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000134                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   159.860053                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000022                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   133.216807                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles      2041326                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples     33314998                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.142297                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     1.136013                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-7     33027914     99.14%     99.14% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-15       241975      0.73%     99.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-23        37729      0.11%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-31         6268      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-39          974      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::40-47           98      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::48-55           24      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::56-63            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::64-71            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total     33314998                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits    187976005                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses      7901234                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses    195877239                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits     75429389                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses      9713139                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses     85142528                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.003425                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time    26.670671                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count         1919                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.000522                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_stall_time    53.280139                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs   173.841175                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_stall_time   133.204643                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000254                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_stall_time    53.280096                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000262                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_stall_time   148.755501                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_stall_time    26.640069                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles      1200616                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples     30163061                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.080336                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.779654                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7     30037454     99.58%     99.58% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15       116257      0.39%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23         8046      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31         1016      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-39          218      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::40-47           40      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::48-55           15      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::56-63           10      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::64-71            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::72-79            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total     30163061                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits    140104681                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses      6605395                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses    146710076                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits     55046320                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses      9185644                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses     64231964                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.002564                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time    26.685899                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count         1448                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.000441                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_stall_time    53.286659                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs   179.501235                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_stall_time   133.220998                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000262                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_stall_time    53.286539                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000221                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_stall_time   146.783607                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000073                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_stall_time    26.643327                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles      1427596                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples     29478706                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.069641                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.725830                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-7     29370223     99.63%     99.63% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-15       100701      0.34%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-23         6446      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::24-31         1078      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::32-39          228      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::40-47           26      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::48-55            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total     29478706                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits    157911789                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses      6532501                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses    164444290                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits     65978675                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses      8862995                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses     74841670                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.002905                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_time    26.679394                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_count         1706                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.000432                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_stall_time    53.280059                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs   147.550897                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_stall_time   133.203749                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.000254                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_stall_time    53.280021                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000217                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_stall_time   147.446659                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000071                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_stall_time    26.640028                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles      1353154                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples     26324865                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.083014                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.793212                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-7     26209599     99.56%     99.56% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-15       107068      0.41%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-23         6893      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::24-31         1020      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-39          237      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::40-47           36      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::48-55           10      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total     26324865                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits    139321993                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses      5768552                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses    145090545                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits     58381589                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses      8121323                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses     66502912                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.002568                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time    26.676227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_count         1420                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.000392                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_stall_time    53.280021                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs    71.310024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_stall_time   133.204215                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.000222                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_stall_time    53.279986                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000196                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_stall_time   149.344831                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000063                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_stall_time    26.640011                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles      2430254                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples     35900210                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.112852                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.951909                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-7     35664654     99.34%     99.34% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-15       217052      0.60%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-23        15033      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::24-31         2561      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::32-39          663      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::40-47          177      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::48-55           55      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::56-63           12      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::64-71            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total     35900210                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits    214189549                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses      8605472                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses    222795021                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits     87680842                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses     10573674                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses     98254516                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.003921                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_time    26.699027                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_count         3234                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.000567                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_stall_time    53.288502                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs   209.204285                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_stall_time   133.226033                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.000269                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_stall_time    53.288450                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.000284                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_stall_time   148.064797                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.000096                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_stall_time    26.644250                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles      7645949                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples     46282070                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.116057                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     0.929125                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-7     45922650     99.22%     99.22% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-15       345221      0.75%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-23        12317      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::24-31         1629      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::32-39          231      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::40-47           19      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::48-55            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total     46282070                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits    509995115                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses     17361983                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses    527357098                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits    264546150                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses      6458669                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses    271004819                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.009631                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time    26.707961                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_count         4527                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.000875                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_stall_time    53.288507                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs    18.820677                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_stall_time   133.224302                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.000199                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_stall_time    53.288069                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.000438                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_stall_time   144.546006                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.000198                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_stall_time    26.644253                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles      1638904                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples     33218023                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.076922                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     0.769277                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-7     33085560     99.60%     99.60% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-15       122339      0.37%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-23         8286      0.02%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::24-31         1404      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::32-39          326      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::40-47           75      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::48-55           23      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::56-63            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::64-71            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total     33218023                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits    166750081                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses      7027391                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses    173777472                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits     67167083                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses     10346524                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses     77513607                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.003056                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_time    26.684526                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_count         1505                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.000486                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_stall_time    53.279919                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs   119.277079                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_stall_time   133.204014                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.000288                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_stall_time    53.279918                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.000244                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_stall_time   148.346388                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.000077                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_stall_time    26.639959                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles      2569684                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples     39370429                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.139731                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     1.071175                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-7     39047351     99.18%     99.18% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-15       295570      0.75%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-23        22505      0.06%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::24-31         3620      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::32-39          941      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::40-47          270      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::48-55           90      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::56-63           58      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::64-71           21      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::72-79            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total     39370429                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits    273806396                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses      9766542                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses    283572938                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits    102597301                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses     11320065                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses    113917366                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.004821                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_time    26.694046                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_count         4030                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.000636                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_stall_time    53.288507                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs   173.267635                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_stall_time   133.223742                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.000280                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_stall_time    53.287671                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.000319                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_stall_time   147.073668                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.000108                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_stall_time    26.644253                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles      1396627                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    537547630                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.734487                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     2.614835                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-255    537547101    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::256-511          369      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::512-767          101      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::768-1023           37      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1024-1279           16      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1280-1535            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1536-1791            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    537547630                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.002288                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    53.288507                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000796                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    26.644225                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.002210                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   178.881864                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count       188834                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     41055318                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses    103095785                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses    144151103                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.004885                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    43.615217                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.003277                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   137.548253                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000774                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   133.228861                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    485809572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   3886476576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control    171732588                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control   1373860704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    526923358                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  37938481776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    730434962                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   5843479696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     42328404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   3047645088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     68677200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    549417600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1381.938435                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_stall_time  1413.348475                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_stall_time  1391.691293                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_stall_time  1550.433781                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_stall_time  1476.826444                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_stall_time  1650.901730                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_stall_time  1525.767371                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_stall_time  1580.592267                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_stall_time  1460.840094                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers145.m_buf_msgs     0.002703                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers145.m_stall_time  1382.202949                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_buf_msgs     0.001553                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_stall_time  1334.278036                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_buf_msgs     0.000893                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_stall_time   999.003999                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_stall_time  1476.462579                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_stall_time  1392.835164                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_stall_time  1609.517962                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers176.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers176.m_stall_time  1748.708365                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers181.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers181.m_stall_time  1488.446152                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers186.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers186.m_stall_time  1551.307172                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_stall_time  1749.298223                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_stall_time  1742.517068                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers200.m_buf_msgs     0.002449                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers200.m_stall_time  1367.458359                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_buf_msgs     0.001354                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_stall_time  1334.838398                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers202.m_buf_msgs     0.000791                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers202.m_stall_time   999.003989                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_stall_time  1445.921466                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_stall_time  1487.218304                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_stall_time  1523.215933                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_stall_time  1664.132570                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_stall_time  1803.359263                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_stall_time  1369.277640                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_stall_time  1686.333952                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_stall_time  1656.696105                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers255.m_buf_msgs     0.003544                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers255.m_stall_time  1390.806820                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_buf_msgs     0.001646                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_stall_time  1335.730761                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers257.m_buf_msgs     0.001196                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers257.m_stall_time   999.006562                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1703.982356                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers276.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers276.m_stall_time  1428.659714                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers281.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers281.m_stall_time  1466.820032                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_stall_time  1594.831105                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_stall_time  1671.656248                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_stall_time  1731.176886                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_stall_time  1450.868772                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_stall_time  1546.336138                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_stall_time  1609.902804                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers310.m_buf_msgs     0.005470                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers310.m_stall_time  1394.078431                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_buf_msgs     0.001225                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_stall_time  1335.215152                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers312.m_buf_msgs     0.002480                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers312.m_stall_time   999.006329                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_stall_time  1514.238152                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_stall_time  1567.847832                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_stall_time  1589.560535                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_stall_time  1694.167752                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers35.m_buf_msgs     0.003265                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers35.m_stall_time  1379.828187                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_stall_time  1587.929832                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_stall_time  1558.971083                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_buf_msgs     0.001542                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_stall_time  1334.850710                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_stall_time  1537.688348                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers365.m_buf_msgs     0.003041                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers365.m_stall_time  1371.875364                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers366.m_buf_msgs     0.001758                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers366.m_stall_time  1337.848070                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers367.m_buf_msgs     0.000966                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers367.m_stall_time   999.006690                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers37.m_buf_msgs     0.001096                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers37.m_stall_time   999.004231                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_stall_time  1433.716456                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_stall_time  1563.818365                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_stall_time  1529.995197                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_stall_time  1691.350111                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_stall_time  1553.886304                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_stall_time  1457.061077                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_stall_time  1733.180840                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers420.m_buf_msgs     0.003974                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers420.m_stall_time  1394.297900                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_buf_msgs     0.001705                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_stall_time  1335.671743                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers422.m_buf_msgs     0.001350                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers422.m_stall_time   999.005053                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_buf_msgs     0.003237                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_stall_time  1180.922622                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers442.m_buf_msgs     0.001550                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers442.m_stall_time   999.011957                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_buf_msgs     0.002687                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_stall_time  1152.531996                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers447.m_buf_msgs     0.001601                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers447.m_stall_time   999.010502                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_buf_msgs     0.002672                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_stall_time  1169.025492                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers452.m_buf_msgs     0.001561                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers452.m_stall_time   999.008961                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_buf_msgs     0.002423                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_stall_time  1195.197463                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_buf_msgs     0.001361                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_stall_time   999.007877                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers461.m_buf_msgs     0.003518                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers461.m_stall_time  1179.540453                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers462.m_buf_msgs     0.001653                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers462.m_stall_time   999.011943                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers466.m_buf_msgs     0.005457                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers466.m_stall_time  1137.127229                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers467.m_buf_msgs     0.001228                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers467.m_stall_time   999.012537                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers471.m_buf_msgs     0.003009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers471.m_stall_time  1182.483585                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers472.m_buf_msgs     0.001767                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers472.m_stall_time   999.010923                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_buf_msgs     0.003941                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_stall_time  1167.730997                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers477.m_buf_msgs     0.001715                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers477.m_stall_time   999.017153                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers480.m_buf_msgs     0.014302                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers480.m_stall_time  1501.591488                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_buf_msgs     0.014302                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_stall_time  1339.487911                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_buf_msgs     0.028605                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_stall_time  1010.566872                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_buf_msgs     0.000279                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_stall_time   999.001204                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_stall_time  1386.674434                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers595.m_buf_msgs     0.000279                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers595.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_stall_time  1404.223688                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_stall_time  1370.740100                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_stall_time  1496.762088                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_stall_time  1530.456618                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_stall_time  1483.239645                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_stall_time  1553.423505                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_stall_time  1544.942057                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers90.m_buf_msgs     0.002752                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers90.m_stall_time  1387.502068                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_buf_msgs     0.001584                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_stall_time  1335.802469                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers92.m_buf_msgs     0.000906                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers92.m_stall_time   999.003464                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.144537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     17614373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    140914984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2     10698677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2     85589416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     18095379                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   1302867288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     14522549                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2      7563966                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    116180392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2     60511728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      1583229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1       953490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    113992488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1     68651280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0      3338061                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0     26704488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000263                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time   122.115432                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_stall_time    86.422663                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_stall_time    91.467337                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000124                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time   106.562079                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_stall_time    89.026106                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_stall_time   109.619546                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_stall_time   102.133946                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers38.m_buf_msgs     0.000353                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers38.m_stall_time    83.745137                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_buf_msgs     0.000125                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_stall_time    80.148097                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time    83.922000                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers40.m_buf_msgs     0.000088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers40.m_stall_time    53.280475                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time    85.693320                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     1.259229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2     10698677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2     85589416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     17563922                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   1264602384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1      5052399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1     40419192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.006194                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1        93525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1      6733800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1        13392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1       107136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.002014                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1        30535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1      2198520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1         3202                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1        25616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.001815                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Data::1        27494                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Data::1      1979568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1         3121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1        24968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization     0.001511                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Data::1        22747                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Data::1      1637784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Control::1         3790                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Control::1        30320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization     0.000706                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Data::1        10734                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Data::1       772848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Control::1          938                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Control::1         7504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization     0.001985                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Data::1        30053                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Data::1      2163816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Control::1         3515                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Control::1        28120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization     0.004004                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Data::1        59949                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Data::1      4316328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Control::1        13300                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Control::1       106400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.link_utilization     0.456980                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Control::0     17614373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Control::0    140914984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Data::1       256420                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Data::1     18462240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Control::1      9428892                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Control::2      7563966                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Control::1     75431136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Control::2     60511728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Data::0      1583229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Data::1       953490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Data::0    113992488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Data::1     68651280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Control::0      3338061                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Control::0     26704488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.131258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     15791039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    126328312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2     11061897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2     88495176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     16216040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   1167554880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1     13063641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2      6262514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    104509128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2     50100112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      1538073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1      1121489                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    110741256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1     80747208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0      1694670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0     13557360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000223                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time   120.140281                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_stall_time    93.090210                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_stall_time    95.791321                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000128                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time   106.574713                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_stall_time    92.019047                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_stall_time    97.592132                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_stall_time    96.951446                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers38.m_buf_msgs     0.000303                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers38.m_stall_time    84.382293                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_buf_msgs     0.000129                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_stall_time    80.233879                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time    84.290503                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers40.m_buf_msgs     0.000073                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers40.m_stall_time    53.286931                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time    83.017438                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     1.127920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2     11061897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2     88495176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     15719406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   1131797232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1      3381758                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1     27054064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.002772                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1        39471                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1      2841912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1        27355                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1       218840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.003546                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1        53179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1      3828888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1        11156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1        89248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization     0.003235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Data::1        48112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Data::1      3464064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::1        13547                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::1       108376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization     0.002466                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Data::1        36453                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Data::1      2624616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Control::1        12347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Control::1        98776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization     0.000897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Data::1        13427                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Data::1       966744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Control::1         4073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Control::1        32584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization     0.002117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Data::1        31104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Data::1      2239488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Control::1        12208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Control::1        97664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization     0.002503                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Data::1        36779                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Data::1      2648088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Control::1        15843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Control::1       126744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.link_utilization     0.429639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Control::0     15791039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Control::0    126328312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Data::1       238109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Data::1     17143848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Control::1      9585354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Control::2      6262514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Control::1     76682832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Control::2     50100112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Data::0      1538073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Data::1      1121489                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Data::0    110741256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Data::1     80747208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Control::0      1694670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Control::0     13557360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.percent_links_utilized     0.003728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Data::1       290650                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Data::1     20926800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::0      1924890                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::1      1634240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::0     15399120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::1     13073920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_stall_time   106.573465                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers47.m_buf_msgs     0.000022                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers47.m_stall_time   186.503396                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.link_utilization     0.030793                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Response_Data::1       290650                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Response_Data::1     20926800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Writeback_Control::1      1634240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Writeback_Control::1     13073920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.link_utilization     0.013945                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_count.Writeback_Control::0      1924890                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_bytes.Writeback_Control::0     15399120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.127867                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     15395496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    123163968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2     10776736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2     86213888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     15792746                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   1137077712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     12774626                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2      6164474                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    102197008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2     49315792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0      1416317                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1      1117057                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0    101974824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1     80428104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0      1855550                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0     14844400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000218                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   120.806631                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_stall_time    91.496806                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_stall_time   105.411218                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000125                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time   106.561445                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_stall_time    95.380528                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_stall_time    99.756298                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_stall_time    90.182937                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers38.m_buf_msgs     0.000295                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers38.m_stall_time    83.936494                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_buf_msgs     0.000126                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_stall_time    80.102174                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time    84.691432                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers40.m_buf_msgs     0.000071                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers40.m_stall_time    53.280376                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_stall_time    97.380266                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     1.103651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Request_Control::2     10776736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Request_Control::2     86213888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1     15367061                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1   1106428392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1      3334909                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1     26679272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     0.001523                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1        21584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1      1554048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1        15982                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1       127856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     0.004251                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1        64112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1      4616064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1        10202                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1        81616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.001627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1        24668                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1      1776096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Control::1         2583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Control::1        20664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.001706                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1        25922                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1      1866384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1         2149                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1        17192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization     0.001434                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Data::1        21580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Data::1      1553760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Control::1         3806                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Control::1        30448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization     0.002424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Data::1        36491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Data::1      2627352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Control::1         6105                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Control::1        48840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization     0.001680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Data::1        25605                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Data::1      1843560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Control::1         2320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Control::1        18560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.link_utilization     0.416103                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Control::0     15395496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Control::0    123163968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Data::1       205723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Data::1     14812056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Control::1      9396570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Control::2      6164474                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Control::1     75172560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Control::2     49315792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Data::0      1416317                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Data::1      1117057                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Data::0    101974824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Data::1     80428104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Control::0      1855550                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Control::0     14844400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.113741                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0     13889875                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0    111119000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2      9395039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2     75160312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1     14238638                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1   1025181936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1     11355505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2      5459679                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1     90844040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2     43677432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0      1115320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1       910926                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0     80303040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1     65586672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0      1895131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0     15161048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000197                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time   122.704821                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_stall_time   113.167079                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_stall_time    92.425574                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000109                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_stall_time   106.561237                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_stall_time    97.450304                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_stall_time   113.241893                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_stall_time   112.741720                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers38.m_buf_msgs     0.000260                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers38.m_stall_time    82.754421                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_buf_msgs     0.000110                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_stall_time    80.146883                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time    84.782868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers40.m_buf_msgs     0.000063                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers40.m_stall_time    53.280340                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_stall_time   102.064090                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.994406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Request_Control::2      9395039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Request_Control::2     75160312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1     13865111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1    998287992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1      3064715                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1     24517720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     0.001541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1        22348                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1      1609056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1        11553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1        92424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization     0.004551                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Data::1        68411                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Data::1      4925592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Control::1        12396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Control::1        99168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.001509                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Data::1        22808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Data::1      1642176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Control::1         3045                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Control::1        24360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization     0.001401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Data::1        21246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Data::1      1529712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Control::1         2196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Control::1        17568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.000578                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1         8759                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1       630648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Control::1          971                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Control::1         7768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization     0.001210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Data::1        18324                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Data::1      1319328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Control::1         2060                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Control::1        16480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization     0.002083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Data::1        31427                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Data::1      2262744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Control::1         4633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Control::1        37064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.link_utilization     0.357614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Control::0     13889875                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Control::0    111119000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Data::1       180204                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Data::1     12974688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Control::1      8253936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Control::2      5459679                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Control::1     66031488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Control::2     43677432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Data::0      1115320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Data::1       910926                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Data::0     80303040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Data::1     65586672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Control::0      1895131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Control::0     15161048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.157978                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0     19179146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0    153433168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Request_Control::2     11409762                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Request_Control::2     91278096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1     19561155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1   1408403160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1     15412498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::2      8253702                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1    123299984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::2     66029616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::0      1992879                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::1      1124458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::0    143487288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::1     80960976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0      3284494                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0     26275952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000285                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_stall_time   121.420546                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_stall_time   106.406470                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_stall_time   117.597982                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_buf_msgs     0.000132                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_stall_time   106.578705                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_stall_time    82.912481                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_stall_time   108.243510                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_stall_time   105.887311                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers38.m_buf_msgs     0.000400                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers38.m_stall_time    84.633553                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_buf_msgs     0.000133                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_stall_time    80.230895                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_stall_time    92.327084                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers40.m_buf_msgs     0.000096                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers40.m_stall_time    53.289025                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_stall_time    95.214915                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     1.370079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Request_Control::2     11409762                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Request_Control::2     91278096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1     19149567                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1   1378768824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1      5340881                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1     42727048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization     0.001388                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Data::1        20554                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Data::1      1479888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::1         6534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::1        52272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization     0.004379                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Data::1        65941                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Data::1      4747752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Control::1        10923                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Control::1        87384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     0.001690                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1        25619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1      1844568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1         2687                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1        21496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization     0.001385                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Data::1        20951                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Data::1      1508472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Control::1         2524                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Control::1        20192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization     0.000526                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Data::1         7960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Data::1       573120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Control::1          944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Control::1         7552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization     0.002449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Data::1        36883                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Data::1      2655576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Control::1         6048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Control::1        48384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization     0.002381                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Data::1        35779                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Data::1      2576088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Control::1         6703                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Control::1        53624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.link_utilization     0.511454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Control::0     19179146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Control::0    153433168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Data::1       197901                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Data::1     14248872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Control::1     10035254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Control::2      8253702                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Control::1     80282032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Control::2     66029616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Data::0      1992879                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Data::1      1124458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Data::0    143487288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Data::1     80960976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Control::0      3284494                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Control::0     26275952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.194562                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0     23820652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0    190565216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Request_Control::2      8482548                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Request_Control::2     67860384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1     24001078                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1   1728077616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1     21565916                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::2     17130485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1    172527328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::2    137043880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::0      1790993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::1       809198                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::0    128951496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::1     58262256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0     12172156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0     97377248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000438                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_stall_time   117.901754                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_stall_time   100.901313                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_stall_time   107.070235                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_buf_msgs     0.000098                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_stall_time   106.578135                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_stall_time   111.828053                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_stall_time    89.421712                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_stall_time    97.065169                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers38.m_buf_msgs     0.000540                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers38.m_stall_time    84.924097                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_buf_msgs     0.000099                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_stall_time    80.189257                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_stall_time    87.646788                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers40.m_buf_msgs     0.000198                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers40.m_stall_time    53.289012                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_stall_time    90.707858                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     1.713775                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Request_Control::2      8482548                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Request_Control::2     67860384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1     23807785                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1   1714160520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1     13991737                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1    111933896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization     0.000651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Data::1         9751                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Data::1       702072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::1         2123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::1        16984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization     0.001341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Data::1        20406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Data::1      1469232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Control::1         3674                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Control::1        29392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization     0.001305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Data::1        19579                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Data::1      1409688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Control::1         4666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Control::1        37328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.000580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Data::1         8776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Data::1       631872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Control::1         1139                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Control::1         9112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization     0.000370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Data::1         5567                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Data::1       400824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Control::1          933                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Control::1         7464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization     0.001748                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Data::1        26357                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Data::1      1897704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Control::1         4182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Control::1        33456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization     0.000573                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Data::1         8735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Data::1       628920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Control::1          732                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Control::1         5856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.link_utilization     0.614395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Control::0     23820652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Control::0    190565216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Data::1        94122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Data::1      6776784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Control::1      7556730                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Control::2     17130485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Control::1     60453840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Control::2    137043880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Data::0      1790993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Data::1       809198                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Data::0    128951496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Data::1     58262256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Control::0     12172156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Control::0     97377248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized     0.141958                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Control::0     17373915                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Control::0    138991320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Request_Control::2     12193101                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Request_Control::2     97544808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Data::1     17819949                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Data::1   1283036328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::1     14497888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::2      6663048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::1    115983104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::2     53304384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::0      1276171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::1      1131744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::0     91884312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::1     81485568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::0      2333825                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::0     18670600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_buf_msgs     0.000245                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_stall_time   121.706428                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_stall_time   100.507878                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_stall_time   108.853734                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_buf_msgs     0.000141                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_stall_time   106.561451                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_stall_time   100.377528                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_stall_time    98.062924                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_stall_time    96.326854                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers38.m_buf_msgs     0.000317                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers38.m_stall_time    83.107338                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_buf_msgs     0.000143                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_stall_time    80.387345                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_stall_time    94.436209                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers40.m_buf_msgs     0.000077                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers40.m_stall_time    53.280454                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_stall_time    98.745009                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization     1.245627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Request_Control::2     12193101                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Request_Control::2     97544808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Data::1     17337629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Data::1   1248309288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Control::1      3687293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Control::1     29498344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization     0.002025                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Data::1        30460                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Data::1      2193120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::1         5267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::1        42136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization     0.004549                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Data::1        68520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Data::1      4933440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Control::1        11148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Control::1        89184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization     0.002659                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Data::1        39984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Data::1      2878848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Control::1         7124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Control::1        56992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization     0.001178                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Data::1        17828                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Data::1      1283616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Control::1         2161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Control::1        17288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization     0.002367                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Data::1        35668                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Data::1      2568096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Control::1         5714                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Control::1        45712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization     0.001688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Data::1        25423                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Data::1      1830456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Control::1         4189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Control::1        33512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization     0.002184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Data::1        32879                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Data::1      2367288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Control::1         5479                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Control::1        43832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.link_utilization     0.441218                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Control::0     17373915                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Control::0    138991320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Data::1       231558                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Data::1     16672176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Control::1     10769513                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Control::2      6663048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Control::1     86156104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Control::2     53304384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Data::0      1276171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Data::1      1131744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Data::0     91884312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Data::1     81485568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Control::0      2333825                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Control::0     18670600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized     0.172810                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Control::0     21086607                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Control::0    168692856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Request_Control::2     11848534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Request_Control::2     94788272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Data::1     21521249                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Data::1   1549529928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::1     16977403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::2      9332828                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::1    135819224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::2     74662624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::0      2180695                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::1      1102163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::0    157010040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::1     79355736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Control::0      4205583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Control::0     33644664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_buf_msgs     0.000320                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_stall_time   120.429416                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_stall_time    95.710569                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_stall_time   108.644474                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_buf_msgs     0.000137                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_stall_time   106.578053                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_stall_time    97.668099                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_stall_time    89.927651                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_stall_time   111.953542                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers38.m_buf_msgs     0.000445                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers38.m_stall_time    84.929094                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_buf_msgs     0.000138                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_stall_time    80.224924                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_stall_time    88.050913                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers40.m_buf_msgs     0.000108                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers40.m_stall_time    53.288910                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_stall_time    98.460200                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization     1.502535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Request_Control::2     11848534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Request_Control::2     94788272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Data::1     21042010                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Data::1   1515024720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Control::1      6479885                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Control::1     51839080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization     0.003131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Data::1        46802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Data::1      3369744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Control::1        11844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Control::1        94752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization     0.004455                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Data::1        66827                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Data::1      4811544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Control::1        15648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Control::1       125184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization     0.001782                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Data::1        27179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Data::1      1956888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Control::1         2727                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Control::1        21816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization     0.001973                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Data::1        29757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Data::1      2142504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Control::1         4425                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Control::1        35400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization     0.002187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Data::1        32781                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Data::1      2360232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Control::1         6800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Control::1        54400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization     0.000506                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Data::1         7725                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Data::1       556200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Control::1          802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Control::1         6416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization     0.002514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Data::1        37782                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Data::1      2720304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Control::1         6893                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Control::1        55144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.link_utilization     0.554633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Control::0     21086607                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Control::0    168692856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Data::1       230386                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Data::1     16587792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Control::1     10448379                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Control::2      9332828                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Control::1     83587032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Control::2     74662624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Data::0      2180695                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Data::1      1102163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Data::0    157010040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Data::1     79355736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Control::0      4205583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Control::0     33644664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.percent_links_utilized     1.971584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Control::0    242904786                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Control::0   1943238288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Request_Control::2     85866294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Request_Control::2    686930352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Data::1    261411709                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Data::1  18821643048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::1    298024964                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::2     66830696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::1   2384199712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::2    534645568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::0     12893677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::1      8270525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::0    928344744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::1    595477800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Control::0     30779470                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Control::0    246235760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_buf_msgs     0.003057                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_stall_time   151.692327                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_buf_msgs     0.003776                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_stall_time   110.904000                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers10.m_buf_msgs     0.000128                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers10.m_stall_time    53.287382                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_buf_msgs     0.000224                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_stall_time    66.887640                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers15.m_buf_msgs     0.000125                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers15.m_stall_time    53.280740                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_buf_msgs     0.000205                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_stall_time    68.984487                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_buf_msgs     0.000774                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_stall_time   106.584608                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers20.m_buf_msgs     0.000109                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers20.m_stall_time    53.280615                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_buf_msgs     0.000303                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_stall_time    67.743934                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers25.m_buf_msgs     0.000132                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers25.m_stall_time    53.289404                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_buf_msgs     0.000467                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_stall_time    64.331392                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers30.m_buf_msgs     0.000098                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers30.m_stall_time    53.289071                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_buf_msgs     0.000254                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_stall_time    67.956653                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers35.m_buf_msgs     0.000141                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers35.m_stall_time    53.280791                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_buf_msgs     0.000346                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_stall_time    66.779290                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_buf_msgs     0.000285                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_stall_time    67.830974                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers40.m_buf_msgs     0.000137                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers40.m_stall_time    53.289046                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers43.m_buf_msgs     0.001719                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers43.m_stall_time    93.520742                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_buf_msgs     0.001174                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_stall_time    80.531204                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_buf_msgs     0.000124                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_stall_time    53.281052                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_buf_msgs     0.000226                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_stall_time    65.569459                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.link_utilization    10.932889                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Control::0    144151103                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Control::0   1153208824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Data::1    100388103                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Data::1   7227943416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::1    174234056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::2     66830696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::1   1393872448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::2    534645568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::0     12893677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::1      8270525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::0    928344744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::1    595477800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Control::0     30779470                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Control::0    246235760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.link_utilization     1.246200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Request_Control::2     10698677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Request_Control::2     85589416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Data::1     17372952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Data::1   1250852544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Control::1      4971741                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Control::1     39773928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.link_utilization     1.098199                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Request_Control::2     11061897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Request_Control::2     88495176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Data::1     15271664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Data::1   1099559808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Control::1      3304375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Control::1     26435000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.link_utilization     1.089146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Request_Control::2     10776736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Request_Control::2     86213888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Data::1     15148178                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Data::1   1090668816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Control::1      3300302                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Control::1     26402416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.link_utilization     0.982612                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Request_Control::2      9395039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Request_Control::2     75160312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Data::1     13687525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Data::1    985501800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Control::1      3035215                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Control::1     24281720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.link_utilization     1.358071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Request_Control::2     11409762                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Request_Control::2     91278096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Data::1     18969183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Data::1   1365781176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Control::1      5306952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Control::1     42455616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.link_utilization     1.707441                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Request_Control::2      8482548                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Request_Control::2     67860384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Data::1     23712177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Data::1   1707276744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Control::1     13976014                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Control::1    111808112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.link_utilization     1.231181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Request_Control::2     12193101                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Request_Control::2     97544808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Data::1     17120635                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Data::1   1232685720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Control::1      3646282                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Control::1     29170256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.link_utilization     1.487128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Request_Control::2     11848534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Request_Control::2     94788272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Data::1     20810857                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Data::1   1498381704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Control::1      6430875                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Control::1     51447000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.link_utilization     2.526147                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Control::0     98753683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Control::0    790029464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Data::1     18930435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Data::1   1362991320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Control::1     79819152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Control::1    638553216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.percent_links_utilized     0.810145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Control::0     98753683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Control::0    790029464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Data::1    117974765                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Data::1   8494183080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Control::1    178578580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Control::1   1428628640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::0      1924890                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::1      1634240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::0     15399120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::1     13073920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_buf_msgs     0.001182                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_stall_time   147.273821                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_buf_msgs     0.001144                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_stall_time   133.818771                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers43.m_buf_msgs     0.002424                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers43.m_stall_time    54.213525                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers48.m_buf_msgs     0.000022                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers48.m_stall_time    53.286780                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.link_utilization     2.540092                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Control::0     98753683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Control::0    790029464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Data::1     18930435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Data::1   1362991320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Control::1     79819152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Control::1    638553216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Writeback_Control::0      1924890                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Writeback_Control::0     15399120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.link_utilization     7.150853                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Data::1     98753680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Data::1   7110264960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Control::1     98759428                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Control::1    790075424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.link_utilization     0.030793                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Response_Data::1       290650                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Response_Data::1     20926800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Writeback_Control::1      1634240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Writeback_Control::1     13073920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  47119                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 47119                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                132591                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp               132591                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         8580                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         1908                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total        10488                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        23766                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        12116                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          208                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           94                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          112                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           66                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           68                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         1004                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total        37450                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        65760                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         1510                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        38926                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         1224                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         1664                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         1264                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          226                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         1364                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          810                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       112754                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        13566                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           74                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          334                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port        11638                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          116                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          334                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          548                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port           40                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total        26700                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        15878                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.com_1.pio          110                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          126                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          730                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          148                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port        11070                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          336                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total        28476                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        20876                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.com_1.pio         7940                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           54                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          130                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           78                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           56                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port        11610                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           44                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          528                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          540                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::total        41856                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         6562                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          406                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port         8450                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          444                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::total        15940                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        24820                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.com_1.pio            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           66                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           68                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          608                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          514                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          444                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port        14786                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          492                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::total        41844                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        26112                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         1012                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           94                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           56                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          270                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          516                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          546                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port        15294                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::total        43912                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    359420                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        17160                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         3816                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        20976                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        13980                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        24232                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          188                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          224                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          132                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          136                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         2008                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total        41336                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        34140                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio            3                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         3020                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        77852                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         2448                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         3328                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         2528                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          452                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         2728                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         1620                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       128119                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         7980                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          148                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          668                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port        23276                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          232                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          668                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         1096                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port           80                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total        34245                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         9340                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.com_1.pio           55                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          252                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1460                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          296                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port        22140                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           68                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          672                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total        34371                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        12280                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.com_1.pio         3970                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          108                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          260                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          156                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          112                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port        23220                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           88                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         1056                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         1080                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::total        42330                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         3860                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          812                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port        16900                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          888                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::total        22616                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        14600                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          132                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          136                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         1028                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          888                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port        29572                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          984                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::total        48636                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        15360                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         2024                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          188                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          112                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          540                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         1032                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         1092                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port        30588                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::total        50954                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     423583                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy              5196373                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             16680927                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer17.occupancy              4934079                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer17.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer18.occupancy              4581264                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer18.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer19.occupancy              5621243                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer19.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              54285660                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer20.occupancy              3193267                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer20.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer21.occupancy              6318892                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer21.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer22.occupancy              6292370                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer22.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               1675989                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              2748195                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer10.occupancy            14459261                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer10.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer12.occupancy             5044166                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer12.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer14.occupancy            13792414                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer14.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer16.occupancy            14486761                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer16.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             12438895                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer4.occupancy             40887469                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer6.occupancy              8634081                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer6.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer8.occupancy              9316040                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer8.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples 118620807.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.006003550306                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds      1243239                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds      1243239                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState      164353581                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState      19356257                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs               98969331                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs              20541242                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts             98969331                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts            20541242                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ            889491                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts              275                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  3.48                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.43                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry               169663                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry              1350916                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6         98969331                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6        20541242                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           16894395                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1           19589503                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2           17843478                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3           14132064                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4           10306662                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5            7091763                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6            4659684                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7            2946817                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8            1807423                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9            1078918                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10            631792                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11            364242                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12            209014                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13            119220                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14             69467                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15             41857                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16             26102                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17             16822                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18             11475                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19              8536                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              6918                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              5903                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              5349                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              4940                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24              4814                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25              4674                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26              4973                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27              4853                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28              4713                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              4625                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              4602                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31            174242                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              3679                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              4688                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            445022                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            791621                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19            998102                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20           1114842                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21           1176542                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22           1203866                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23           1215929                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24           1220436                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25           1225073                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26           1232262                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27           1241571                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28           1250583                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29           1256974                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30           1253386                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31           1246655                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32           1242662                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33            244357                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34            132965                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35             88053                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36             64719                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37             51231                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38             42472                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39             36487                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40             33015                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41             30256                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42             28284                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43             26491                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44             24814                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45             23211                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46             22118                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47             20505                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48             18537                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49             17471                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50             16382                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51             15362                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52             14475                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53             13755                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54             13464                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              9265                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              7412                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              6927                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              6838                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              6983                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              7458                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              8748                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62             10364                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63           1374655                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples      1243239                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    78.890567                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    49.127720                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-1023      1243222    100.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-2047           14      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4096-5119            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::7168-8191            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total      1243239                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples      1243239                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.522137                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.260833                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     5.486546                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-31      1228143     98.79%     98.79% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-47         3157      0.25%     99.04% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-63         3897      0.31%     99.35% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-79         7517      0.60%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-95          171      0.01%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-111           75      0.01%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-127           19      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-143          133      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-159           29      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::160-175           40      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::176-191            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-207            8      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::208-223            9      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::224-239            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::240-255            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::256-271            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::272-287            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::320-335            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::336-351            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::352-367            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::384-399            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::400-415            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::464-479            7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::576-591            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::592-607            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::656-671            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::784-799            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::848-863            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::864-879            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::912-927            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total      1243239                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ           56927424                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         6334037184                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys      1314639488                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         2756470086.69518852                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         572109748.99453294                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             2297879923896                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 19227.42                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   6277109760                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers   1314621760                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 2731696196.550527572632                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 572102034.056922435760                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers     98969331                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers     20541242                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 5650686226650                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 58623698447171                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     57095.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   2853951.01                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   6334037056                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   6334037056                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers   1314639488                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total   1314639488                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers     98969329                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total     98969329                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers     20541242                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total     20541242                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   2756470031                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   2756470031                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    572109749                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    572109749                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   3328579780                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   3328579780                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts        98079840                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts       20540965                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      7651796                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      6564096                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      6179412                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      6097739                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      5596257                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      4997947                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      6491309                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      6669066                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      6131831                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      5550215                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      6301943                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      5966658                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      6725149                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      5480480                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      5981990                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      5693952                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0      1282191                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1      1091297                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2      1736631                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3      1564793                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4      1280757                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5       971210                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6      1619529                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7      1463668                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8      1217002                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9      1026806                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10      1118696                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11      1110544                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12      1074578                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13      1102223                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14      1514201                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15      1366839                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       3811689226650                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     490399200000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  5650686226650                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           38863.13                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      57613.13                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       43440859                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       9301708                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        44.29                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        45.28                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     65878236                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   115.238834                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    90.425551                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   123.275860                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     44879359     68.12%     68.12% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255     14962447     22.71%     90.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      3320340      5.04%     95.88% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511      1210142      1.84%     97.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       558877      0.85%     98.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       286255      0.43%     99.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       159195      0.24%     99.24% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023       100050      0.15%     99.39% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       401571      0.61%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     65878236                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       6277109760                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten    1314621760                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        2731.696197                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         572.102034                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              25.81                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          21.34                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          4.47                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          44.46                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 241480433460                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 128349875280                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 358768285260                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  57472659360                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 181392556800.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 1011072861660                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  30956876160                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 2009493547980                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   874.498948                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  71819750866                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  76731200000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 2149330962129                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 228890478600                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 121658147985                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 341522129340                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  49751344980                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 181392556800.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 1010074960380                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  31797214080                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 1965086832165                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   855.173867                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  73992478217                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  76731200000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 2147158234778                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         4426                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes     18128896                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         4426                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages        25530                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes    104570880                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs        25530                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 2300101267995                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores1.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores1.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores1.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores1.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 2300101267995                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles     2151381664                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.instsAdded     998985161                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores10.core.nonSpecInstsAdded      3169389                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores10.core.instsIssued    949156536                       # Number of instructions issued (Count)
board.processor.cores10.core.squashedInstsIssued      2217314                       # Number of squashed instructions issued (Count)
board.processor.cores10.core.squashedInstsExamined    211292569                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores10.core.squashedOperandsExamined    232477616                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores10.core.squashedNonSpecRemoved      1039456                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores10.core.numIssuedDist::samples   1182949827                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::mean     0.802364                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::stdev     1.723212                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::0    901811275     76.23%     76.23% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::1     59287399      5.01%     81.25% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::2     53792547      4.55%     85.79% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::3     45241012      3.82%     89.62% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::4     45222339      3.82%     93.44% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::5     29335702      2.48%     95.92% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::6     26676581      2.26%     98.18% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::7     13730121      1.16%     99.34% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::8      7852851      0.66%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::total   1182949827                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntAlu     12152302     54.54%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntMult            1      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntDiv            0      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatAdd            0      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCmp            0      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCvt          116      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMult            0      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMultAcc            0      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatDiv            0      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMisc            0      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatSqrt            0      0.00%     54.54% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAdd         8302      0.04%     54.58% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAddAcc            0      0.00%     54.58% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAlu      3065449     13.76%     68.33% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCmp          153      0.00%     68.33% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCvt       103992      0.47%     68.80% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMisc       848663      3.81%     72.61% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMult            0      0.00%     72.61% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShift       234065      1.05%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShiftAcc            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdDiv            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSqrt            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAdd          556      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAlu            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCmp            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCvt            3      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatDiv            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMisc            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMult           53      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMultAcc            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatSqrt            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAdd            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAlu            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceCmp            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAes            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAesMix            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash2            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash2            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma2            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma3            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdPredAlu            0      0.00%     73.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemRead      1833566      8.23%     81.89% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemWrite      1895207      8.51%     90.40% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemRead      1630350      7.32%     97.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemWrite       509415      2.29%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statIssuedInstType_0::No_OpClass      6764658      0.71%      0.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntAlu    714552521     75.28%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntMult      2502019      0.26%     76.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntDiv       710769      0.07%     76.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatAdd       300334      0.03%     76.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCvt        45539      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMult            4      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAdd       328985      0.03%     76.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAlu     16003220      1.69%     78.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCmp       136025      0.01%     78.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCvt      2070434      0.22%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMisc      3575479      0.38%     78.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMult            0      0.00%     78.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShift       668245      0.07%     78.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAdd        64966      0.01%     78.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCmp         2286      0.00%     78.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCvt       122975      0.01%     78.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatDiv         5030      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMult        36226      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatSqrt           68      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAes            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemRead    115257278     12.14%     90.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemWrite     68350804      7.20%     98.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemRead     10413583      1.10%     99.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemWrite      7245088      0.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::total    949156536                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.issueRate       0.441185                       # Inst issue rate ((Count/Cycle))
board.processor.cores10.core.fuBusy          22282193                       # FU busy when requested (Count)
board.processor.cores10.core.fuBusyRate      0.023476                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores10.core.intInstQueueReads   3005317037                       # Number of integer instruction queue reads (Count)
board.processor.cores10.core.intInstQueueWrites   1152261349                       # Number of integer instruction queue writes (Count)
board.processor.cores10.core.intInstQueueWakeupAccesses    881246784                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores10.core.fpInstQueueReads    100445369                       # Number of floating instruction queue reads (Count)
board.processor.cores10.core.fpInstQueueWrites     61535525                       # Number of floating instruction queue writes (Count)
board.processor.cores10.core.fpInstQueueWakeupAccesses     45837942                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores10.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores10.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores10.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores10.core.intAluAccesses    911303850                       # Number of integer alu accesses (Count)
board.processor.cores10.core.fpAluAccesses     53370221                       # Number of floating point alu accesses (Count)
board.processor.cores10.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.numInsts       937116028                       # Number of executed instructions (Count)
board.processor.cores10.core.numLoadInsts    121501466                       # Number of load instructions executed (Count)
board.processor.cores10.core.numSquashedInsts      8908847                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores10.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores10.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores10.core.numRefs        195065437                       # Number of memory reference insts executed (Count)
board.processor.cores10.core.numBranches     98873190                       # Number of branches executed (Count)
board.processor.cores10.core.numStoreInsts     73563971                       # Number of stores executed (Count)
board.processor.cores10.core.numRate         0.435588                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.timesIdled       5440062                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores10.core.idleCycles     968431837                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores10.core.quiesceCycles   4748694568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores10.core.committedInsts    399856797                       # Number of Instructions Simulated (Count)
board.processor.cores10.core.committedOps    790861981                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.cpi             5.380380                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores10.core.totalCpi        5.380380                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores10.core.ipc             0.185860                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores10.core.totalIpc        0.185860                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores10.core.intRegfileReads   1369462668                       # Number of integer regfile reads (Count)
board.processor.cores10.core.intRegfileWrites    714675142                       # Number of integer regfile writes (Count)
board.processor.cores10.core.fpRegfileReads     68478392                       # Number of floating regfile reads (Count)
board.processor.cores10.core.fpRegfileWrites     37652601                       # Number of floating regfile writes (Count)
board.processor.cores10.core.ccRegfileReads    464284004                       # number of cc regfile reads (Count)
board.processor.cores10.core.ccRegfileWrites    285347096                       # number of cc regfile writes (Count)
board.processor.cores10.core.miscRegfileReads    392228508                       # number of misc regfile reads (Count)
board.processor.cores10.core.miscRegfileWrites       649393                       # number of misc regfile writes (Count)
board.processor.cores10.core.MemDepUnit__0.insertedLoads    130675894                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.insertedStores     81410897                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingLoads     12043577                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingStores     14331659                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.branchPred.lookups    127015458                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.condPredicted     82823349                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condIncorrect      9153084                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.BTBLookups     69706023                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBHits     59429678                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio     0.852576                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.RASUsed     12216563                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores10.core.branchPred.RASIncorrect       348258                       # Number of incorrect RAS predictions. (Count)
board.processor.cores10.core.branchPred.indirectLookups      5300530                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits      2272243                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses      3028287                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted       924778                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.commit.commitSquashedInsts    205445769                       # The number of squashed insts skipped by commit (Count)
board.processor.cores10.core.commit.commitNonSpecStalls      2129933                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores10.core.commit.branchMispredicts      8092461                       # The number of times a branch was mispredicted (Count)
board.processor.cores10.core.commit.numCommittedDist::samples   1149675264                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::mean     0.687900                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::stdev     1.817842                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::0    938261510     81.61%     81.61% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::1     51198222      4.45%     86.06% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::2     35660644      3.10%     89.17% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::3     36659205      3.19%     92.35% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::4     24935464      2.17%     94.52% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::5      9012713      0.78%     95.31% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::6      6401816      0.56%     95.86% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::7      5216981      0.45%     96.32% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::8     42328709      3.68%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::total   1149675264                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.instsCommitted    399856797                       # Number of instructions committed (Count)
board.processor.cores10.core.commit.opsCommitted    790861981                       # Number of ops (including micro ops) committed (Count)
board.processor.cores10.core.commit.memRefs    158103954                       # Number of memory references committed (Count)
board.processor.cores10.core.commit.loads     99287422                       # Number of loads committed (Count)
board.processor.cores10.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores10.core.commit.membars      1018859                       # Number of memory barriers committed (Count)
board.processor.cores10.core.commit.branches     87466619                       # Number of branches committed (Count)
board.processor.cores10.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores10.core.commit.floating     36345641                       # Number of committed floating point instructions. (Count)
board.processor.cores10.core.commit.integer    751736168                       # Number of committed integer instructions. (Count)
board.processor.cores10.core.commit.functionCalls      8925603                       # Number of function calls committed. (Count)
board.processor.cores10.core.commit.committedInstType_0::No_OpClass       843656      0.11%      0.11% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntAlu    606185357     76.65%     76.76% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntMult      2462695      0.31%     77.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntDiv       661879      0.08%     77.15% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatAdd       212660      0.03%     77.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCvt        35744      0.00%     77.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMult            0      0.00%     77.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAdd       302498      0.04%     77.22% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.22% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAlu     15757606      1.99%     79.21% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCmp       131874      0.02%     79.23% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCvt      1887318      0.24%     79.47% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMisc      3444756      0.44%     79.90% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMult            0      0.00%     79.90% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.90% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShift       635284      0.08%     79.98% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.98% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.98% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.98% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAdd        57208      0.01%     79.99% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.99% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCmp         2246      0.00%     79.99% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCvt       101742      0.01%     80.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatDiv         4201      0.00%     80.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMult        31254      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatSqrt           49      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAes            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAesMix            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.01% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemRead     94098573     11.90%     91.91% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemWrite     56129431      7.10%     99.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemRead      5188849      0.66%     99.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemWrite      2687101      0.34%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::total    790861981                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.commitEligibleSamples     42328709                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores10.core.decode.idleCycles    392248061                       # Number of cycles decode is idle (Cycle)
board.processor.cores10.core.decode.blockedCycles    614075060                       # Number of cycles decode is blocked (Cycle)
board.processor.cores10.core.decode.runCycles    145621674                       # Number of cycles decode is running (Cycle)
board.processor.cores10.core.decode.unblockCycles     22275827                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores10.core.decode.squashCycles      8729205                       # Number of cycles decode is squashing (Cycle)
board.processor.cores10.core.decode.branchResolved     57399897                       # Number of times decode resolved a branch (Count)
board.processor.cores10.core.decode.branchMispred      3389812                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores10.core.decode.decodedInsts   1051525636                       # Number of instructions handled by decode (Count)
board.processor.cores10.core.decode.squashedInsts     16901633                       # Number of squashed instructions handled by decode (Count)
board.processor.cores10.core.fetch.icacheStallCycles    374892028                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores10.core.fetch.insts    569857753                       # Number of instructions fetch has processed (Count)
board.processor.cores10.core.fetch.branches    127015458                       # Number of branches that fetch encountered (Count)
board.processor.cores10.core.fetch.predictedBranches     73918484                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores10.core.fetch.cycles    732525948                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores10.core.fetch.squashCycles     24161104                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores10.core.fetch.tlbCycles     42285870                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores10.core.fetch.miscStallCycles      1947697                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores10.core.fetch.pendingTrapStallCycles     18090575                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores10.core.fetch.pendingQuiesceStallCycles       143819                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores10.core.fetch.icacheWaitRetryStallCycles       983338                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores10.core.fetch.cacheLines     76015701                       # Number of cache lines fetched (Count)
board.processor.cores10.core.fetch.icacheSquashes      4193410                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores10.core.fetch.tlbSquashes       217313                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores10.core.fetch.nisnDist::samples   1182949827                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::mean     0.966425                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::stdev     2.413207                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::0    993382650     83.98%     83.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::1     12057027      1.02%     84.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::2     10795328      0.91%     85.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::3     14413452      1.22%     87.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::4     19688305      1.66%     88.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::5     14228961      1.20%     89.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::6     10477938      0.89%     90.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::7      9670621      0.82%     91.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::8     98235545      8.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::total   1182949827                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.branchRate     0.059039                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetch.rate      0.264880                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores10.core.iew.squashCycles      8729205                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores10.core.iew.blockCycles    147431562                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores10.core.iew.unblockCycles     75981886                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores10.core.iew.dispatchedInsts   1002154550                       # Number of instructions dispatched to IQ (Count)
board.processor.cores10.core.iew.dispSquashedInsts       773761                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores10.core.iew.dispLoadInsts    130675894                       # Number of dispatched load instructions (Count)
board.processor.cores10.core.iew.dispStoreInsts     81410897                       # Number of dispatched store instructions (Count)
board.processor.cores10.core.iew.dispNonSpecInsts      1507666                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores10.core.iew.iqFullEvents       771475                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.lsqFullEvents     74732244                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.memOrderViolationEvents       362359                       # Number of memory order violations (Count)
board.processor.cores10.core.iew.predictedTakenIncorrect      1711696                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores10.core.iew.predictedNotTakenIncorrect      7204058                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores10.core.iew.branchMispredicts      8915754                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores10.core.iew.instsToCommit    933737097                       # Cumulative count of insts sent to commit (Count)
board.processor.cores10.core.iew.writebackCount    927084726                       # Cumulative count of insts written-back (Count)
board.processor.cores10.core.iew.producerInst    654387852                       # Number of instructions producing a value (Count)
board.processor.cores10.core.iew.consumerInst   1111199820                       # Number of instructions consuming a value (Count)
board.processor.cores10.core.iew.wbRate      0.430925                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores10.core.iew.wbFanout     0.588902                       # Average fanout of values written-back ((Count/Count))
board.processor.cores10.core.lsq0.forwLoads     14732141                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores10.core.lsq0.squashedLoads     31388472                       # Number of loads squashed (Count)
board.processor.cores10.core.lsq0.ignoredResponses        78112                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores10.core.lsq0.memOrderViolation       362359                       # Number of memory ordering violations (Count)
board.processor.cores10.core.lsq0.squashedStores     22594365                       # Number of stores squashed (Count)
board.processor.cores10.core.lsq0.rescheduledLoads       137793                       # Number of loads that were rescheduled (Count)
board.processor.cores10.core.lsq0.blockedByCache       138293                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores10.core.lsq0.loadToUse::samples     99106354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::mean    17.768355                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::stdev    75.510170                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::0-9     92631681     93.47%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::10-19       896084      0.90%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::20-29       375249      0.38%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::30-39        80342      0.08%     94.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::40-49        48657      0.05%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::50-59        95158      0.10%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::60-69        39091      0.04%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::70-79        19746      0.02%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::80-89        20518      0.02%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::90-99        25378      0.03%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::100-109        29528      0.03%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::110-119        35374      0.04%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::120-129        50822      0.05%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::130-139        84902      0.09%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::140-149       322773      0.33%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::150-159       148610      0.15%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::160-169       114034      0.12%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::170-179        81411      0.08%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::180-189       139630      0.14%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::190-199       112998      0.11%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::200-209       113284      0.11%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::210-219       130531      0.13%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::220-229       504021      0.51%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::230-239       442942      0.45%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::240-249       313361      0.32%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::250-259       212563      0.21%     97.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::260-269       167361      0.17%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::270-279       141169      0.14%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::280-289       130133      0.13%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::290-299       121826      0.12%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::overflows      1477177      1.49%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::max_value        13646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::total     99106354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.mmu.dtb.rdAccesses    123832706                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses     74470103                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses      2251528                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses       899910                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses     79421224                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses      2301178                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.numTransitions         5184                       # Number of power state transitions (Count)
board.processor.cores10.core.power_state.ticksClkGated::samples         2593                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::mean 610155004.359044                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::stdev 402257084.005016                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::1000-5e+10         2593    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::min_value       171163                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::max_value    999233433                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::total         2593                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON 716409544052                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::CLK_GATED 1582131926303                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.rename.squashCycles      8729205                       # Number of cycles rename is squashing (Cycle)
board.processor.cores10.core.rename.idleCycles    404423370                       # Number of cycles rename is idle (Cycle)
board.processor.cores10.core.rename.blockCycles    313061206                       # Number of cycles rename is blocking (Cycle)
board.processor.cores10.core.rename.serializeStallCycles     92223828                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores10.core.rename.runCycles    154356845                       # Number of cycles rename is running (Cycle)
board.processor.cores10.core.rename.unblockCycles    210155373                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores10.core.rename.renamedInsts   1029366935                       # Number of instructions processed by rename (Count)
board.processor.cores10.core.rename.ROBFullEvents      4553436                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores10.core.rename.IQFullEvents     31643450                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores10.core.rename.LQFullEvents     14861557                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores10.core.rename.SQFullEvents    159763905                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores10.core.rename.fullRegistersEvents          323                       # Number of times there has been no free registers (Count)
board.processor.cores10.core.rename.renamedOperands   1144424522                       # Number of destination operands rename has renamed (Count)
board.processor.cores10.core.rename.lookups   2576548014                       # Number of register rename lookups that rename has made (Count)
board.processor.cores10.core.rename.intLookups   1533385797                       # Number of integer rename lookups (Count)
board.processor.cores10.core.rename.fpLookups     72372825                       # Number of floating rename lookups (Count)
board.processor.cores10.core.rename.committedMaps    901122696                       # Number of HB maps that are committed (Count)
board.processor.cores10.core.rename.undoneMaps    243301826                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores10.core.rename.serializing      1009530                       # count of serializing insts renamed (Count)
board.processor.cores10.core.rename.tempSerializing      1007005                       # count of temporary serializing insts renamed (Count)
board.processor.cores10.core.rename.skidInsts    111462848                       # count of insts added to the skid buffer (Count)
board.processor.cores10.core.rob.reads     2100117556                       # The number of ROB reads (Count)
board.processor.cores10.core.rob.writes    2026048306                       # The number of ROB writes (Count)
board.processor.cores10.core.thread_0.numInsts    399856797                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps    790861981                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles     1815740349                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.instsAdded     854322357                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores11.core.nonSpecInstsAdded      2665843                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores11.core.instsIssued    807554787                       # Number of instructions issued (Count)
board.processor.cores11.core.squashedInstsIssued      2125996                       # Number of squashed instructions issued (Count)
board.processor.cores11.core.squashedInstsExamined    194884762                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores11.core.squashedOperandsExamined    214795939                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores11.core.squashedNonSpecRemoved       896976                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores11.core.numIssuedDist::samples   1002141034                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::mean     0.805829                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::stdev     1.730400                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::0    763864309     76.22%     76.22% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::1     50389889      5.03%     81.25% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::2     45160707      4.51%     85.76% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::3     36555022      3.65%     89.41% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::4     40820877      4.07%     93.48% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::5     24379519      2.43%     95.91% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::6     21597540      2.16%     98.07% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::7     12573293      1.25%     99.32% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::8      6799878      0.68%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::total   1002141034                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntAlu      9993186     56.99%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntMult            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntDiv            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatAdd            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCmp            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCvt           20      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMult            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMultAcc            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatDiv            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMisc            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatSqrt            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAdd          834      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAddAcc            0      0.00%     56.99% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAlu      1787406     10.19%     67.18% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCmp          179      0.00%     67.19% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCvt        76757      0.44%     67.62% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMisc       504927      2.88%     70.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMult            0      0.00%     70.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMultAcc            0      0.00%     70.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShift       145126      0.83%     71.33% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShiftAcc            0      0.00%     71.33% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdDiv            0      0.00%     71.33% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSqrt            0      0.00%     71.33% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAdd          786      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAlu            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCmp            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCvt            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatDiv            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMisc            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMult           31      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMultAcc            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatSqrt            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAdd            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAlu            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceCmp            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAes            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAesMix            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash2            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash2            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma2            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma3            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdPredAlu            0      0.00%     71.34% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemRead      1600560      9.13%     80.46% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemWrite      1699240      9.69%     90.15% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemRead      1341471      7.65%     97.80% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemWrite       385350      2.20%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statIssuedInstType_0::No_OpClass      5826540      0.72%      0.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntAlu    606083930     75.05%     75.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntMult       331008      0.04%     75.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntDiv       449385      0.06%     75.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatAdd       284388      0.04%     75.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCvt        24329      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMult            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAdd       263281      0.03%     75.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAlu      9120696      1.13%     77.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCmp        99331      0.01%     77.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCvt      1570135      0.19%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMisc      2297233      0.28%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMult            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShift       396154      0.05%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAdd        90371      0.01%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCmp         3689      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCvt       112374      0.01%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatDiv         7479      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMult        52787      0.01%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatSqrt          126      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAes            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemRead    102212038     12.66%     90.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemWrite     64589228      8.00%     98.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemRead      7959386      0.99%     99.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemWrite      5780899      0.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::total    807554787                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.issueRate       0.444752                       # Inst issue rate ((Count/Cycle))
board.processor.cores11.core.fuBusy          17535873                       # FU busy when requested (Count)
board.processor.cores11.core.fuBusyRate      0.021715                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores11.core.intInstQueueReads   2569775902                       # Number of integer instruction queue reads (Count)
board.processor.cores11.core.intInstQueueWrites   1008021355                       # Number of integer instruction queue writes (Count)
board.processor.cores11.core.intInstQueueWakeupAccesses    757249258                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores11.core.fpInstQueueReads     67136575                       # Number of floating instruction queue reads (Count)
board.processor.cores11.core.fpInstQueueWrites     44177602                       # Number of floating instruction queue writes (Count)
board.processor.cores11.core.fpInstQueueWakeupAccesses     30444033                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores11.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores11.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores11.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores11.core.intAluAccesses    783625542                       # Number of integer alu accesses (Count)
board.processor.cores11.core.fpAluAccesses     35638578                       # Number of floating point alu accesses (Count)
board.processor.cores11.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.numInsts       796443473                       # Number of executed instructions (Count)
board.processor.cores11.core.numLoadInsts    106237713                       # Number of load instructions executed (Count)
board.processor.cores11.core.numSquashedInsts      8342352                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores11.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores11.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores11.core.numRefs        174718551                       # Number of memory reference insts executed (Count)
board.processor.cores11.core.numBranches     84901264                       # Number of branches executed (Count)
board.processor.cores11.core.numStoreInsts     68480838                       # Number of stores executed (Count)
board.processor.cores11.core.numRate         0.438633                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.timesIdled       4684291                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores11.core.idleCycles     813599315                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores11.core.quiesceCycles   5084887772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores11.core.committedInsts    332860960                       # Number of Instructions Simulated (Count)
board.processor.cores11.core.committedOps    662103438                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.cpi             5.454951                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores11.core.totalCpi        5.454951                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores11.core.ipc             0.183320                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores11.core.totalIpc        0.183320                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores11.core.intRegfileReads   1175742033                       # Number of integer regfile reads (Count)
board.processor.cores11.core.intRegfileWrites    606995035                       # Number of integer regfile writes (Count)
board.processor.cores11.core.fpRegfileReads     42591475                       # Number of floating regfile reads (Count)
board.processor.cores11.core.fpRegfileWrites     23907536                       # Number of floating regfile writes (Count)
board.processor.cores11.core.ccRegfileReads    381936494                       # number of cc regfile reads (Count)
board.processor.cores11.core.ccRegfileWrites    220986678                       # number of cc regfile writes (Count)
board.processor.cores11.core.miscRegfileReads    346536404                       # number of misc regfile reads (Count)
board.processor.cores11.core.miscRegfileWrites       501832                       # number of misc regfile writes (Count)
board.processor.cores11.core.MemDepUnit__0.insertedLoads    114975698                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.insertedStores     75928606                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingLoads     11548536                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingStores     14163018                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.branchPred.lookups    110607432                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.condPredicted     71137911                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condIncorrect      8661846                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.BTBLookups     61313651                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBHits     51405078                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio     0.838395                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.RASUsed     11575590                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores11.core.branchPred.RASIncorrect       321692                       # Number of incorrect RAS predictions. (Count)
board.processor.cores11.core.branchPred.indirectLookups      4520796                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits      1812739                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses      2708057                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted       945353                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.commit.commitSquashedInsts    190227691                       # The number of squashed insts skipped by commit (Count)
board.processor.cores11.core.commit.commitNonSpecStalls      1768867                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores11.core.commit.branchMispredicts      7336638                       # The number of times a branch was mispredicted (Count)
board.processor.cores11.core.commit.numCommittedDist::samples    971489198                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::mean     0.681535                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::stdev     1.819725                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::0    797369559     82.08%     82.08% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::1     42388017      4.36%     86.44% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::2     26045678      2.68%     89.12% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::3     29938768      3.08%     92.20% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::4     22338689      2.30%     94.50% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::5      7975852      0.82%     95.32% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::6      5510928      0.57%     95.89% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::7      3865479      0.40%     96.29% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::8     36056228      3.71%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::total    971489198                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.instsCommitted    332860960                       # Number of instructions committed (Count)
board.processor.cores11.core.commit.opsCommitted    662103438                       # Number of ops (including micro ops) committed (Count)
board.processor.cores11.core.commit.memRefs    140638032                       # Number of memory references committed (Count)
board.processor.cores11.core.commit.loads     85741745                       # Number of loads committed (Count)
board.processor.cores11.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores11.core.commit.membars       868329                       # Number of memory barriers committed (Count)
board.processor.cores11.core.commit.branches     74636550                       # Number of branches committed (Count)
board.processor.cores11.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores11.core.commit.floating     22234168                       # Number of committed floating point instructions. (Count)
board.processor.cores11.core.commit.integer    638229236                       # Number of committed integer instructions. (Count)
board.processor.cores11.core.commit.functionCalls      8345525                       # Number of function calls committed. (Count)
board.processor.cores11.core.commit.committedInstType_0::No_OpClass       693770      0.10%      0.10% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntAlu    506434239     76.49%     76.59% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntMult       298600      0.05%     76.64% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntDiv       413402      0.06%     76.70% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatAdd       193529      0.03%     76.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCvt        22736      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMult            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAdd       235702      0.04%     76.77% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.77% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAlu      8881979      1.34%     78.11% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCmp        95766      0.01%     78.13% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCvt      1408598      0.21%     78.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMisc      2188198      0.33%     78.67% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMult            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShift       368159      0.06%     78.72% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.72% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.72% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.72% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAdd        79989      0.01%     78.74% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCmp         3620      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCvt        95471      0.01%     78.75% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatDiv         6098      0.00%     78.75% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.75% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMult        45464      0.01%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatSqrt           86      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAes            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemRead     82290424     12.43%     91.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemWrite     52992923      8.00%     99.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemRead      3451321      0.52%     99.71% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemWrite      1903364      0.29%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::total    662103438                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.commitEligibleSamples     36056228                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores11.core.decode.idleCycles    346391995                       # Number of cycles decode is idle (Cycle)
board.processor.cores11.core.decode.blockedCycles    502452366                       # Number of cycles decode is blocked (Cycle)
board.processor.cores11.core.decode.runCycles    129625299                       # Number of cycles decode is running (Cycle)
board.processor.cores11.core.decode.unblockCycles     15775541                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores11.core.decode.squashCycles      7895833                       # Number of cycles decode is squashing (Cycle)
board.processor.cores11.core.decode.branchResolved     49767251                       # Number of times decode resolved a branch (Count)
board.processor.cores11.core.decode.branchMispred      3265966                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores11.core.decode.decodedInsts    902802287                       # Number of instructions handled by decode (Count)
board.processor.cores11.core.decode.squashedInsts     16247669                       # Number of squashed instructions handled by decode (Count)
board.processor.cores11.core.fetch.icacheStallCycles    329293222                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores11.core.fetch.insts    491299674                       # Number of instructions fetch has processed (Count)
board.processor.cores11.core.fetch.branches    110607432                       # Number of branches that fetch encountered (Count)
board.processor.cores11.core.fetch.predictedBranches     64793407                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores11.core.fetch.cycles    604430606                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores11.core.fetch.squashCycles     22249032                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores11.core.fetch.tlbCycles     39838060                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores11.core.fetch.miscStallCycles      1688219                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores11.core.fetch.pendingTrapStallCycles     14625405                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores11.core.fetch.pendingQuiesceStallCycles       150941                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores11.core.fetch.icacheWaitRetryStallCycles       990065                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores11.core.fetch.cacheLines     67647333                       # Number of cache lines fetched (Count)
board.processor.cores11.core.fetch.icacheSquashes      3944734                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores11.core.fetch.tlbSquashes       242238                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores11.core.fetch.nisnDist::samples   1002141034                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::mean     0.987750                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::stdev     2.435438                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::0    838041171     83.63%     83.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::1     10667876      1.06%     84.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::2      9120627      0.91%     85.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::3     11218869      1.12%     86.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::4     19121057      1.91%     88.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::5     11803285      1.18%     89.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::6      8546553      0.85%     90.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::7      8453508      0.84%     91.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::8     85168088      8.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::total   1002141034                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.branchRate     0.060916                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetch.rate      0.270578                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores11.core.iew.squashCycles      7895833                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores11.core.iew.blockCycles    130348941                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores11.core.iew.unblockCycles     56698602                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores11.core.iew.dispatchedInsts    856988200                       # Number of instructions dispatched to IQ (Count)
board.processor.cores11.core.iew.dispSquashedInsts       762026                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores11.core.iew.dispLoadInsts    114975698                       # Number of dispatched load instructions (Count)
board.processor.cores11.core.iew.dispStoreInsts     75928606                       # Number of dispatched store instructions (Count)
board.processor.cores11.core.iew.dispNonSpecInsts      1237145                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores11.core.iew.iqFullEvents       680211                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.lsqFullEvents     55620777                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.memOrderViolationEvents       338804                       # Number of memory order violations (Count)
board.processor.cores11.core.iew.predictedTakenIncorrect      1610116                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores11.core.iew.predictedNotTakenIncorrect      6474235                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores11.core.iew.branchMispredicts      8084351                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores11.core.iew.instsToCommit    793453725                       # Cumulative count of insts sent to commit (Count)
board.processor.cores11.core.iew.writebackCount    787693291                       # Cumulative count of insts written-back (Count)
board.processor.cores11.core.iew.producerInst    545878006                       # Number of instructions producing a value (Count)
board.processor.cores11.core.iew.consumerInst    921911058                       # Number of instructions consuming a value (Count)
board.processor.cores11.core.iew.wbRate      0.433814                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores11.core.iew.wbFanout     0.592116                       # Average fanout of values written-back ((Count/Count))
board.processor.cores11.core.lsq0.forwLoads     16071959                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores11.core.lsq0.squashedLoads     29233953                       # Number of loads squashed (Count)
board.processor.cores11.core.lsq0.ignoredResponses        84816                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores11.core.lsq0.memOrderViolation       338804                       # Number of memory ordering violations (Count)
board.processor.cores11.core.lsq0.squashedStores     21032319                       # Number of stores squashed (Count)
board.processor.cores11.core.lsq0.rescheduledLoads        90660                       # Number of loads that were rescheduled (Count)
board.processor.cores11.core.lsq0.blockedByCache       162361                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores11.core.lsq0.loadToUse::samples     85596982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::mean    18.077133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::stdev    76.387373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::0-9     79839116     93.27%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::10-19       811179      0.95%     94.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::20-29       324578      0.38%     94.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::30-39        71429      0.08%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::40-49        47444      0.06%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::50-59        86450      0.10%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::60-69        33367      0.04%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::70-79        15291      0.02%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::80-89        15693      0.02%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::90-99        19757      0.02%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::100-109        24724      0.03%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::110-119        29314      0.03%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::120-129        36233      0.04%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::130-139        92549      0.11%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::140-149       355852      0.42%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::150-159       139986      0.16%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::160-169        99897      0.12%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::170-179        69729      0.08%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::180-189       124773      0.15%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::190-199        97839      0.11%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::200-209        95134      0.11%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::210-219       109417      0.13%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::220-229       428179      0.50%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::230-239       385621      0.45%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::240-249       265388      0.31%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::250-259       182420      0.21%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::260-269       145694      0.17%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::270-279       126965      0.15%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::280-289       114459      0.13%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::290-299       104500      0.12%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::overflows      1304005      1.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::max_value        13936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::total     85596982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.mmu.dtb.rdAccesses    108236626                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses     69220580                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses      2037397                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses       750996                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses     70711210                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses      2163498                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.numTransitions         5432                       # Number of power state transitions (Count)
board.processor.cores11.core.power_state.ticksClkGated::samples         2717                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::mean 623512807.466691                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::stdev 434280559.173916                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::1000-5e+10         2717    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::min_value        52282                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::max_value    999233433                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::total         2717                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON 604640951505                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::CLK_GATED 1694084297887                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.rename.squashCycles      7895833                       # Number of cycles rename is squashing (Cycle)
board.processor.cores11.core.rename.idleCycles    356241854                       # Number of cycles rename is idle (Cycle)
board.processor.cores11.core.rename.blockCycles    275941705                       # Number of cycles rename is blocking (Cycle)
board.processor.cores11.core.rename.serializeStallCycles     77718935                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores11.core.rename.runCycles    134296176                       # Number of cycles rename is running (Cycle)
board.processor.cores11.core.rename.unblockCycles    150046531                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores11.core.rename.renamedInsts    882417306                       # Number of instructions processed by rename (Count)
board.processor.cores11.core.rename.ROBFullEvents      4807333                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores11.core.rename.IQFullEvents     21954606                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores11.core.rename.LQFullEvents     15809432                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores11.core.rename.SQFullEvents    109388880                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores11.core.rename.fullRegistersEvents          207                       # Number of times there has been no free registers (Count)
board.processor.cores11.core.rename.renamedOperands    949745413                       # Number of destination operands rename has renamed (Count)
board.processor.cores11.core.rename.lookups   2208716960                       # Number of register rename lookups that rename has made (Count)
board.processor.cores11.core.rename.intLookups   1329609478                       # Number of integer rename lookups (Count)
board.processor.cores11.core.rename.fpLookups     46127732                       # Number of floating rename lookups (Count)
board.processor.cores11.core.rename.committedMaps    726598657                       # Number of HB maps that are committed (Count)
board.processor.cores11.core.rename.undoneMaps    223146756                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores11.core.rename.serializing       807357                       # count of serializing insts renamed (Count)
board.processor.cores11.core.rename.tempSerializing       805751                       # count of temporary serializing insts renamed (Count)
board.processor.cores11.core.rename.skidInsts     82981676                       # count of insts added to the skid buffer (Count)
board.processor.cores11.core.rob.reads     1784789266                       # The number of ROB reads (Count)
board.processor.cores11.core.rob.writes    1735478000                       # The number of ROB writes (Count)
board.processor.cores11.core.thread_0.numInsts    332860960                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps    662103438                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles     2428274452                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.instsAdded    1287938423                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores12.core.nonSpecInstsAdded      3182416                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores12.core.instsIssued   1216919150                       # Number of instructions issued (Count)
board.processor.cores12.core.squashedInstsIssued      3080644                       # Number of squashed instructions issued (Count)
board.processor.cores12.core.squashedInstsExamined    300352900                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores12.core.squashedOperandsExamined    327058846                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores12.core.squashedNonSpecRemoved      1082629                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores12.core.numIssuedDist::samples   1401488153                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::mean     0.868305                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::stdev     1.805552                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::0   1050887913     74.98%     74.98% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::1     71300796      5.09%     80.07% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::2     64965381      4.64%     84.71% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::3     53362429      3.81%     88.51% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::4     59304810      4.23%     92.75% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::5     36148613      2.58%     95.33% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::6     32983736      2.35%     97.68% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::7     20540216      1.47%     99.14% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::8     11994259      0.86%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::total   1401488153                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntAlu     13947405     55.74%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntMult            0      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntDiv            0      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatAdd            0      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCmp            0      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCvt          155      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMult            0      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMultAcc            0      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatDiv            0      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMisc            0      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatSqrt            0      0.00%     55.74% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAdd         8913      0.04%     55.77% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAddAcc            0      0.00%     55.77% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAlu      2031532      8.12%     63.89% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCmp          155      0.00%     63.89% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCvt       128299      0.51%     64.41% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMisc       577457      2.31%     66.71% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMult            0      0.00%     66.71% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMultAcc            0      0.00%     66.71% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShift       162624      0.65%     67.36% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShiftAcc            0      0.00%     67.36% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdDiv            0      0.00%     67.36% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSqrt            0      0.00%     67.36% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAdd          683      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAlu            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCmp            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCvt            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatDiv            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMisc            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMult           37      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMultAcc            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatSqrt            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAdd            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAlu            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceCmp            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAes            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAesMix            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash2            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash2            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma2            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma3            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdPredAlu            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemRead      2328416      9.30%     76.67% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemWrite      2598262     10.38%     87.05% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemRead      2462207      9.84%     96.89% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemWrite       777232      3.11%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statIssuedInstType_0::No_OpClass      8801939      0.72%      0.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntAlu    912497402     74.98%     75.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntMult      2126188      0.17%     75.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntDiv       515104      0.04%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatAdd       532126      0.04%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCvt        77510      0.01%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMult            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAdd       379678      0.03%     76.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAlu     11917041      0.98%     76.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCmp       173715      0.01%     77.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCvt      2642287      0.22%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMisc      3779197      0.31%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMult            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShift       513122      0.04%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAdd        77345      0.01%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCmp         2934      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCvt       113641      0.01%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatDiv         6243      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMult        44951      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatSqrt          104      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAes            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemRead    155453005     12.77%     90.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemWrite     91868465      7.55%     97.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemRead     14308458      1.18%     99.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemWrite     11088695      0.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::total   1216919150                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.issueRate       0.501146                       # Inst issue rate ((Count/Cycle))
board.processor.cores12.core.fuBusy          25023377                       # FU busy when requested (Count)
board.processor.cores12.core.fuBusyRate      0.020563                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores12.core.intInstQueueReads   3756541585                       # Number of integer instruction queue reads (Count)
board.processor.cores12.core.intInstQueueWrites   1520077287                       # Number of integer instruction queue writes (Count)
board.processor.cores12.core.intInstQueueWakeupAccesses   1137662212                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores12.core.fpInstQueueReads    106888889                       # Number of floating instruction queue reads (Count)
board.processor.cores12.core.fpInstQueueWrites     71806720                       # Number of floating instruction queue writes (Count)
board.processor.cores12.core.fpInstQueueWakeupAccesses     48771954                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores12.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores12.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores12.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores12.core.intAluAccesses   1176701240                       # Number of integer alu accesses (Count)
board.processor.cores12.core.fpAluAccesses     56439348                       # Number of floating point alu accesses (Count)
board.processor.cores12.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.numInsts      1199794241                       # Number of executed instructions (Count)
board.processor.cores12.core.numLoadInsts    163391199                       # Number of load instructions executed (Count)
board.processor.cores12.core.numSquashedInsts     12529331                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores12.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores12.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores12.core.numRefs        263640008                       # Number of memory reference insts executed (Count)
board.processor.cores12.core.numBranches    125575534                       # Number of branches executed (Count)
board.processor.cores12.core.numStoreInsts    100248809                       # Number of stores executed (Count)
board.processor.cores12.core.numRate         0.494093                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.timesIdled       6007685                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores12.core.idleCycles    1026786299                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores12.core.quiesceCycles   4472478087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores12.core.committedInsts    507405034                       # Number of Instructions Simulated (Count)
board.processor.cores12.core.committedOps    990767939                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.cpi             4.785673                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores12.core.totalCpi        4.785673                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores12.core.ipc             0.208957                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores12.core.totalIpc        0.208957                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores12.core.intRegfileReads   1767117023                       # Number of integer regfile reads (Count)
board.processor.cores12.core.intRegfileWrites    923623219                       # Number of integer regfile writes (Count)
board.processor.cores12.core.fpRegfileReads     62638520                       # Number of floating regfile reads (Count)
board.processor.cores12.core.fpRegfileWrites     36446511                       # Number of floating regfile writes (Count)
board.processor.cores12.core.ccRegfileReads    598283203                       # number of cc regfile reads (Count)
board.processor.cores12.core.ccRegfileWrites    355864195                       # number of cc regfile writes (Count)
board.processor.cores12.core.miscRegfileReads    522392465                       # number of misc regfile reads (Count)
board.processor.cores12.core.miscRegfileWrites       628256                       # number of misc regfile writes (Count)
board.processor.cores12.core.MemDepUnit__0.insertedLoads    177183247                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.insertedStores    111207743                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingLoads     16248481                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingStores     20528862                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.branchPred.lookups    163215708                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.condPredicted    113054704                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condIncorrect     11255755                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.BTBLookups     77604013                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBHits     66310373                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio     0.854471                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.RASUsed     14944925                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores12.core.branchPred.RASIncorrect       382487                       # Number of incorrect RAS predictions. (Count)
board.processor.cores12.core.branchPred.indirectLookups      8278397                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits      4206201                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses      4072196                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted      1509491                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.commit.commitSquashedInsts    292612029                       # The number of squashed insts skipped by commit (Count)
board.processor.cores12.core.commit.commitNonSpecStalls      2099787                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores12.core.commit.branchMispredicts     10253518                       # The number of times a branch was mispredicted (Count)
board.processor.cores12.core.commit.numCommittedDist::samples   1355233710                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::mean     0.731068                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::stdev     1.897724                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::0   1101402831     81.27%     81.27% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::1     59333288      4.38%     85.65% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::2     38983505      2.88%     88.52% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::3     42164571      3.11%     91.64% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::4     30729281      2.27%     93.90% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::5     11295291      0.83%     94.74% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::6      8345749      0.62%     95.35% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::7      6327697      0.47%     95.82% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::8     56651497      4.18%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::total   1355233710                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.instsCommitted    507405034                       # Number of instructions committed (Count)
board.processor.cores12.core.commit.opsCommitted    990767939                       # Number of ops (including micro ops) committed (Count)
board.processor.cores12.core.commit.memRefs    209610486                       # Number of memory references committed (Count)
board.processor.cores12.core.commit.loads    130922102                       # Number of loads committed (Count)
board.processor.cores12.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores12.core.commit.membars      1013475                       # Number of memory barriers committed (Count)
board.processor.cores12.core.commit.branches    109983975                       # Number of branches committed (Count)
board.processor.cores12.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores12.core.commit.floating     33996522                       # Number of committed floating point instructions. (Count)
board.processor.cores12.core.commit.integer    961158203                       # Number of committed integer instructions. (Count)
board.processor.cores12.core.commit.functionCalls     10636967                       # Number of function calls committed. (Count)
board.processor.cores12.core.commit.committedInstType_0::No_OpClass      1030035      0.10%      0.10% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntAlu    758472244     76.55%     76.66% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntMult      2083380      0.21%     76.87% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntDiv       472676      0.05%     76.92% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatAdd       399007      0.04%     76.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCvt        27984      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAdd       347844      0.04%     76.99% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.99% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAlu     11499500      1.16%     78.15% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCmp       169148      0.02%     78.17% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCvt      2391150      0.24%     78.41% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMisc      3574280      0.36%     78.77% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMult            0      0.00%     78.77% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.77% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShift       480301      0.05%     78.82% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAdd        68156      0.01%     78.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCmp         2887      0.00%     78.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCvt        94830      0.01%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatDiv         5146      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMult        38815      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatSqrt           70      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAes            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemRead    124448005     12.56%     91.40% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemWrite     74775408      7.55%     98.95% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemRead      6474097      0.65%     99.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemWrite      3912976      0.39%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::total    990767939                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.commitEligibleSamples     56651497                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores12.core.decode.idleCycles    458293114                       # Number of cycles decode is idle (Cycle)
board.processor.cores12.core.decode.blockedCycles    717218099                       # Number of cycles decode is blocked (Cycle)
board.processor.cores12.core.decode.runCycles    190685850                       # Number of cycles decode is running (Cycle)
board.processor.cores12.core.decode.unblockCycles     24222483                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores12.core.decode.squashCycles     11068607                       # Number of cycles decode is squashing (Cycle)
board.processor.cores12.core.decode.branchResolved     64031028                       # Number of times decode resolved a branch (Count)
board.processor.cores12.core.decode.branchMispred      3624615                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores12.core.decode.decodedInsts   1361126170                       # Number of instructions handled by decode (Count)
board.processor.cores12.core.decode.squashedInsts     17903038                       # Number of squashed instructions handled by decode (Count)
board.processor.cores12.core.fetch.icacheStallCycles    439925114                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores12.core.fetch.insts    743126605                       # Number of instructions fetch has processed (Count)
board.processor.cores12.core.fetch.branches    163215708                       # Number of branches that fetch encountered (Count)
board.processor.cores12.core.fetch.predictedBranches     85461499                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores12.core.fetch.cycles    871350645                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores12.core.fetch.squashCycles     29299544                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores12.core.fetch.tlbCycles     51832043                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores12.core.fetch.miscStallCycles      1944784                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores12.core.fetch.pendingTrapStallCycles     20328789                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores12.core.fetch.pendingQuiesceStallCycles       145053                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores12.core.fetch.icacheWaitRetryStallCycles      1311953                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores12.core.fetch.cacheLines     99571493                       # Number of cache lines fetched (Count)
board.processor.cores12.core.fetch.icacheSquashes      5026958                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores12.core.fetch.tlbSquashes       305926                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores12.core.fetch.nisnDist::samples   1401488153                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::mean     1.053074                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::stdev     2.509810                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::0   1159042890     82.70%     82.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::1     15696923      1.12%     83.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::2     13551370      0.97%     84.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::3     15129180      1.08%     85.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::4     27291587      1.95%     87.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::5     16643325      1.19%     89.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::6     12753151      0.91%     89.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::7     12256803      0.87%     90.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::8    129122924      9.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::total   1401488153                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.branchRate     0.067215                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetch.rate      0.306031                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores12.core.iew.squashCycles     11068607                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores12.core.iew.blockCycles    220673025                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores12.core.iew.unblockCycles     73761394                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores12.core.iew.dispatchedInsts   1291120839                       # Number of instructions dispatched to IQ (Count)
board.processor.cores12.core.iew.dispSquashedInsts       969896                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores12.core.iew.dispLoadInsts    177183247                       # Number of dispatched load instructions (Count)
board.processor.cores12.core.iew.dispStoreInsts    111207743                       # Number of dispatched store instructions (Count)
board.processor.cores12.core.iew.dispNonSpecInsts      1492065                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores12.core.iew.iqFullEvents      1116194                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.lsqFullEvents     71968828                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.memOrderViolationEvents       425354                       # Number of memory order violations (Count)
board.processor.cores12.core.iew.predictedTakenIncorrect      2362614                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores12.core.iew.predictedNotTakenIncorrect      8925202                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores12.core.iew.branchMispredicts     11287816                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores12.core.iew.instsToCommit   1195288146                       # Cumulative count of insts sent to commit (Count)
board.processor.cores12.core.iew.writebackCount   1186434166                       # Cumulative count of insts written-back (Count)
board.processor.cores12.core.iew.producerInst    837205875                       # Number of instructions producing a value (Count)
board.processor.cores12.core.iew.consumerInst   1402919373                       # Number of instructions consuming a value (Count)
board.processor.cores12.core.iew.wbRate      0.488591                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores12.core.iew.wbFanout     0.596760                       # Average fanout of values written-back ((Count/Count))
board.processor.cores12.core.lsq0.forwLoads     20658181                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores12.core.lsq0.squashedLoads     46261145                       # Number of loads squashed (Count)
board.processor.cores12.core.lsq0.ignoredResponses       104034                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores12.core.lsq0.memOrderViolation       425354                       # Number of memory ordering violations (Count)
board.processor.cores12.core.lsq0.squashedStores     32519359                       # Number of stores squashed (Count)
board.processor.cores12.core.lsq0.rescheduledLoads       157931                       # Number of loads that were rescheduled (Count)
board.processor.cores12.core.lsq0.blockedByCache       182407                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores12.core.lsq0.loadToUse::samples    130692070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::mean    17.615766                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::stdev    73.896919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::0-9    121546211     93.00%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::10-19      1480390      1.13%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::20-29       643457      0.49%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::30-39       151296      0.12%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::40-49       108969      0.08%     94.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::50-59       144694      0.11%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::60-69        58913      0.05%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::70-79        29300      0.02%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::80-89        28165      0.02%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::90-99        33186      0.03%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::100-109        33596      0.03%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::110-119        39050      0.03%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::120-129        46947      0.04%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::130-139       112256      0.09%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::140-149       510922      0.39%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::150-159       230059      0.18%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::160-169       160991      0.12%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::170-179       107802      0.08%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::180-189       197686      0.15%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::190-199       163795      0.13%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::200-209       152259      0.12%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::210-219       170296      0.13%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::220-229       655427      0.50%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::230-239       647873      0.50%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::240-249       422442      0.32%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::250-259       289598      0.22%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::260-269       210831      0.16%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::270-279       173322      0.13%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::280-289       157614      0.12%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::290-299       153262      0.12%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::overflows      1831461      1.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::max_value        13132                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::total    130692070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.mmu.dtb.rdAccesses    167195498                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses    101338274                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses      3538514                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses      1079776                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses    103596169                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses      2940216                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.numTransitions         5136                       # Number of power state transitions (Count)
board.processor.cores12.core.power_state.ticksClkGated::samples         2569                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::mean 580034486.504087                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::stdev 441254825.310784                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::1000-5e+10         2569    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::min_value        98569                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::max_value    999222444                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::total         2569                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON 808614877008                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::CLK_GATED 1490108595829                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.rename.squashCycles     11068607                       # Number of cycles rename is squashing (Cycle)
board.processor.cores12.core.rename.idleCycles    472099001                       # Number of cycles rename is idle (Cycle)
board.processor.cores12.core.rename.blockCycles    435937056                       # Number of cycles rename is blocking (Cycle)
board.processor.cores12.core.rename.serializeStallCycles     87486172                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores12.core.rename.runCycles    199181970                       # Number of cycles rename is running (Cycle)
board.processor.cores12.core.rename.unblockCycles    195715347                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores12.core.rename.renamedInsts   1330339964                       # Number of instructions processed by rename (Count)
board.processor.cores12.core.rename.ROBFullEvents      8561670                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores12.core.rename.IQFullEvents     34076544                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores12.core.rename.LQFullEvents     26768010                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores12.core.rename.SQFullEvents    130530976                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores12.core.rename.fullRegistersEvents          909                       # Number of times there has been no free registers (Count)
board.processor.cores12.core.rename.renamedOperands   1466372924                       # Number of destination operands rename has renamed (Count)
board.processor.cores12.core.rename.lookups   3349895594                       # Number of register rename lookups that rename has made (Count)
board.processor.cores12.core.rename.intLookups   1998721692                       # Number of integer rename lookups (Count)
board.processor.cores12.core.rename.fpLookups     67558267                       # Number of floating rename lookups (Count)
board.processor.cores12.core.rename.committedMaps   1117392240                       # Number of HB maps that are committed (Count)
board.processor.cores12.core.rename.undoneMaps    348980684                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores12.core.rename.serializing       983731                       # count of serializing insts renamed (Count)
board.processor.cores12.core.rename.tempSerializing       981846                       # count of temporary serializing insts renamed (Count)
board.processor.cores12.core.rename.skidInsts    123629555                       # count of insts added to the skid buffer (Count)
board.processor.cores12.core.rob.reads     2576860598                       # The number of ROB reads (Count)
board.processor.cores12.core.rob.writes    2613258194                       # The number of ROB writes (Count)
board.processor.cores12.core.thread_0.numInsts    507405034                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps    990767939                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles     3849463924                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.instsAdded    3089467499                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores13.core.nonSpecInstsAdded      1912596                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores13.core.instsIssued   2943347185                       # Number of instructions issued (Count)
board.processor.cores13.core.squashedInstsIssued      3475791                       # Number of squashed instructions issued (Count)
board.processor.cores13.core.squashedInstsExamined    469431011                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores13.core.squashedOperandsExamined    661458537                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores13.core.squashedNonSpecRemoved       524503                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores13.core.numIssuedDist::samples   3142999781                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::mean     0.936477                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::stdev     1.882515                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::0   2335486266     74.31%     74.31% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::1    137499901      4.37%     78.68% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::2    135909964      4.32%     83.01% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::3    141026062      4.49%     87.49% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::4    126397721      4.02%     91.52% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::5     98661364      3.14%     94.65% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::6     91864295      2.92%     97.58% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::7     48367968      1.54%     99.12% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::8     27786240      0.88%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::total   3142999781                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntAlu     36283737     75.74%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntMult            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntDiv            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatAdd            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCmp            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCvt           28      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMult            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMultAcc            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatDiv            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMisc            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatSqrt            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAdd          528      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAddAcc            0      0.00%     75.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAlu      2504447      5.23%     80.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCmp          238      0.00%     80.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCvt       263084      0.55%     81.52% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMisc       451661      0.94%     82.46% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMult            0      0.00%     82.46% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMultAcc            0      0.00%     82.46% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShift        87038      0.18%     82.64% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShiftAcc            0      0.00%     82.64% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdDiv            0      0.00%     82.64% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSqrt            0      0.00%     82.64% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAdd          280      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAlu            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCmp            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCvt            2      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatDiv            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMisc            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMult           13      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMultAcc            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatSqrt            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAdd            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAlu            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceCmp            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAes            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAesMix            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash2            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash2            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma2            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma3            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdPredAlu            0      0.00%     82.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemRead      3212951      6.71%     89.35% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemWrite      3004597      6.27%     95.62% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemRead      1739022      3.63%     99.25% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemWrite       357157      0.75%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statIssuedInstType_0::No_OpClass      8324061      0.28%      0.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntAlu   2223781290     75.55%     75.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntMult       678640      0.02%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntDiv       296138      0.01%     75.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatAdd      3072793      0.10%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCvt        32938      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMult            1      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAdd       442446      0.02%     75.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAlu     19178124      0.65%     76.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCmp       405298      0.01%     76.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCvt     17269007      0.59%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMisc     36386269      1.24%     78.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMult            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShift       410267      0.01%     78.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAdd        48986      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCmp         1225      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCvt       131249      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatDiv        30218      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMult        47012      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatSqrt           39      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAes            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemRead    392626664     13.34%     91.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemWrite    205313086      6.98%     98.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemRead     27965733      0.95%     99.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemWrite      6905701      0.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::total   2943347185                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.issueRate       0.764612                       # Inst issue rate ((Count/Cycle))
board.processor.cores13.core.fuBusy          47904783                       # FU busy when requested (Count)
board.processor.cores13.core.fuBusyRate      0.016276                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores13.core.intInstQueueReads   8839139292                       # Number of integer instruction queue reads (Count)
board.processor.cores13.core.intInstQueueWrites   3414264384                       # Number of integer instruction queue writes (Count)
board.processor.cores13.core.intInstQueueWakeupAccesses   2788619009                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores13.core.fpInstQueueReads    241935433                       # Number of floating instruction queue reads (Count)
board.processor.cores13.core.fpInstQueueWrites    146806533                       # Number of floating instruction queue writes (Count)
board.processor.cores13.core.fpInstQueueWakeupAccesses    114658900                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores13.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores13.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores13.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores13.core.intAluAccesses   2859322985                       # Number of integer alu accesses (Count)
board.processor.cores13.core.fpAluAccesses    123604922                       # Number of floating point alu accesses (Count)
board.processor.cores13.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.numInsts      2915425269                       # Number of executed instructions (Count)
board.processor.cores13.core.numLoadInsts    406498899                       # Number of load instructions executed (Count)
board.processor.cores13.core.numSquashedInsts     17842842                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores13.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores13.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores13.core.numRefs        615954497                       # Number of memory reference insts executed (Count)
board.processor.cores13.core.numBranches    287772241                       # Number of branches executed (Count)
board.processor.cores13.core.numStoreInsts    209455598                       # Number of stores executed (Count)
board.processor.cores13.core.numRate         0.757359                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.timesIdled       3833505                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores13.core.idleCycles     706464143                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores13.core.quiesceCycles   3053614940                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores13.core.committedInsts   1370376214                       # Number of Instructions Simulated (Count)
board.processor.cores13.core.committedOps   2621949075                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.cpi             2.809056                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores13.core.totalCpi        2.809056                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores13.core.ipc             0.355991                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores13.core.totalIpc        0.355991                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores13.core.intRegfileReads   4637753767                       # Number of integer regfile reads (Count)
board.processor.cores13.core.intRegfileWrites   2309979352                       # Number of integer regfile writes (Count)
board.processor.cores13.core.fpRegfileReads    173212554                       # Number of floating regfile reads (Count)
board.processor.cores13.core.fpRegfileWrites     93434950                       # Number of floating regfile writes (Count)
board.processor.cores13.core.ccRegfileReads   1668877609                       # number of cc regfile reads (Count)
board.processor.cores13.core.ccRegfileWrites    838673505                       # number of cc regfile writes (Count)
board.processor.cores13.core.miscRegfileReads   1182847280                       # number of misc regfile reads (Count)
board.processor.cores13.core.miscRegfileWrites       330400                       # number of misc regfile writes (Count)
board.processor.cores13.core.MemDepUnit__0.insertedLoads    431455484                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.insertedStores    221567212                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingLoads     28889052                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingStores     22448955                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.branchPred.lookups    339870512                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.condPredicted    218053459                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condIncorrect     11680345                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.BTBLookups    143234617                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBHits    137639841                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio     0.960940                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.RASUsed     44216982                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores13.core.branchPred.RASIncorrect       194315                       # Number of incorrect RAS predictions. (Count)
board.processor.cores13.core.branchPred.indirectLookups     17126070                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits     14101997                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses      3024073                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted       905018                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.commit.commitSquashedInsts    466680838                       # The number of squashed insts skipped by commit (Count)
board.processor.cores13.core.commit.commitNonSpecStalls      1388092                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores13.core.commit.branchMispredicts     11031818                       # The number of times a branch was mispredicted (Count)
board.processor.cores13.core.commit.numCommittedDist::samples   3076750128                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::mean     0.852181                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::stdev     2.144308                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::0   2474689415     80.43%     80.43% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::1    138689694      4.51%     84.94% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::2     82352635      2.68%     87.62% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::3     91136813      2.96%     90.58% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::4     39704274      1.29%     91.87% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::5     24136505      0.78%     92.65% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::6     14031495      0.46%     93.11% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::7     14619295      0.48%     93.58% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::8    197390002      6.42%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::total   3076750128                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.instsCommitted   1370376214                       # Number of instructions committed (Count)
board.processor.cores13.core.commit.opsCommitted   2621949075                       # Number of ops (including micro ops) committed (Count)
board.processor.cores13.core.commit.memRefs    550494957                       # Number of memory references committed (Count)
board.processor.cores13.core.commit.loads    361823147                       # Number of loads committed (Count)
board.processor.cores13.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores13.core.commit.membars       721567                       # Number of memory barriers committed (Count)
board.processor.cores13.core.commit.branches    265240067                       # Number of branches committed (Count)
board.processor.cores13.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores13.core.commit.floating    104013543                       # Number of committed floating point instructions. (Count)
board.processor.cores13.core.commit.integer   2551304481                       # Number of committed integer instructions. (Count)
board.processor.cores13.core.commit.functionCalls     35663475                       # Number of function calls committed. (Count)
board.processor.cores13.core.commit.committedInstType_0::No_OpClass      4481482      0.17%      0.17% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntAlu   1994371487     76.06%     76.24% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntMult       623231      0.02%     76.26% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntDiv       276198      0.01%     76.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatAdd      2793632      0.11%     76.38% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.38% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCvt        11584      0.00%     76.38% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMult            0      0.00%     76.38% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.38% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.38% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.38% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.38% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAdd       417096      0.02%     76.39% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.39% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAlu     17952799      0.68%     77.08% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCmp       397836      0.02%     77.09% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCvt     16243554      0.62%     77.71% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMisc     33272546      1.27%     78.98% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMult            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShift       395494      0.02%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAdd        40305      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCmp         1209      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCvt       110372      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatDiv        25550      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMult        39716      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatSqrt           27      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAes            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemRead    339922290     12.96%     91.97% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemWrite    183718990      7.01%     98.98% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemRead     21900857      0.84%     99.81% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemWrite      4952820      0.19%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::total   2621949075                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.commitEligibleSamples    197390002                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores13.core.decode.idleCycles    474727465                       # Number of cycles decode is idle (Cycle)
board.processor.cores13.core.decode.blockedCycles   2167757994                       # Number of cycles decode is blocked (Cycle)
board.processor.cores13.core.decode.runCycles    433972723                       # Number of cycles decode is running (Cycle)
board.processor.cores13.core.decode.unblockCycles     55097450                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores13.core.decode.squashCycles     11444149                       # Number of cycles decode is squashing (Cycle)
board.processor.cores13.core.decode.branchResolved    133604510                       # Number of times decode resolved a branch (Count)
board.processor.cores13.core.decode.branchMispred      1926642                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores13.core.decode.decodedInsts   3201222978                       # Number of instructions handled by decode (Count)
board.processor.cores13.core.decode.squashedInsts      8958581                       # Number of squashed instructions handled by decode (Count)
board.processor.cores13.core.fetch.icacheStallCycles    518510941                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores13.core.fetch.insts   1723540872                       # Number of instructions fetch has processed (Count)
board.processor.cores13.core.fetch.branches    339870512                       # Number of branches that fetch encountered (Count)
board.processor.cores13.core.fetch.predictedBranches    195958820                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores13.core.fetch.cycles   2570302759                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores13.core.fetch.squashCycles     26689068                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores13.core.fetch.tlbCycles     27907613                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores13.core.fetch.miscStallCycles      1485731                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores13.core.fetch.pendingTrapStallCycles     10557534                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores13.core.fetch.pendingQuiesceStallCycles        69296                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores13.core.fetch.icacheWaitRetryStallCycles       821373                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores13.core.fetch.cacheLines    271428343                       # Number of cache lines fetched (Count)
board.processor.cores13.core.fetch.icacheSquashes      4390800                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores13.core.fetch.tlbSquashes       165094                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores13.core.fetch.nisnDist::samples   3142999781                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::mean     1.057458                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::stdev     2.514594                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::0   2598747587     82.68%     82.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::1     32134548      1.02%     83.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::2     35210230      1.12%     84.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::3     37279793      1.19%     86.01% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::4     43427074      1.38%     87.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::5     45338653      1.44%     88.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::6     33947698      1.08%     89.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::7     30206624      0.96%     90.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::8    286707574      9.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::total   3142999781                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.branchRate     0.088290                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetch.rate      0.447735                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores13.core.iew.squashCycles     11444149                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores13.core.iew.blockCycles   1075260072                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores13.core.iew.unblockCycles    157867176                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores13.core.iew.dispatchedInsts   3091380095                       # Number of instructions dispatched to IQ (Count)
board.processor.cores13.core.iew.dispSquashedInsts       774502                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores13.core.iew.dispLoadInsts    431455484                       # Number of dispatched load instructions (Count)
board.processor.cores13.core.iew.dispStoreInsts    221567212                       # Number of dispatched store instructions (Count)
board.processor.cores13.core.iew.dispNonSpecInsts       864865                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores13.core.iew.iqFullEvents      4284396                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.lsqFullEvents    150308515                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.memOrderViolationEvents       267181                       # Number of memory order violations (Count)
board.processor.cores13.core.iew.predictedTakenIncorrect      4589692                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores13.core.iew.predictedNotTakenIncorrect      8140398                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores13.core.iew.branchMispredicts     12730090                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores13.core.iew.instsToCommit   2909658634                       # Cumulative count of insts sent to commit (Count)
board.processor.cores13.core.iew.writebackCount   2903277909                       # Cumulative count of insts written-back (Count)
board.processor.cores13.core.iew.producerInst   2129116240                       # Number of instructions producing a value (Count)
board.processor.cores13.core.iew.consumerInst   3916410696                       # Number of instructions consuming a value (Count)
board.processor.cores13.core.iew.wbRate      0.754203                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores13.core.iew.wbFanout     0.543640                       # Average fanout of values written-back ((Count/Count))
board.processor.cores13.core.lsq0.forwLoads     67774891                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores13.core.lsq0.squashedLoads     69632335                       # Number of loads squashed (Count)
board.processor.cores13.core.lsq0.ignoredResponses       290136                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores13.core.lsq0.memOrderViolation       267181                       # Number of memory ordering violations (Count)
board.processor.cores13.core.lsq0.squashedStores     32895401                       # Number of stores squashed (Count)
board.processor.cores13.core.lsq0.rescheduledLoads       250002                       # Number of loads that were rescheduled (Count)
board.processor.cores13.core.lsq0.blockedByCache       105063                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores13.core.lsq0.loadToUse::samples    361754304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::mean    16.515901                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::stdev    74.254586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::0-9    341650672     94.44%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::10-19      2982550      0.82%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::20-29       718653      0.20%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::30-39       208528      0.06%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::40-49       115852      0.03%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::50-59       188773      0.05%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::60-69        72074      0.02%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::70-79        36777      0.01%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::80-89        35039      0.01%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::90-99        41012      0.01%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::100-109        41370      0.01%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::110-119        69804      0.02%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::120-129        78444      0.02%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::130-139       454612      0.13%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::140-149      1151053      0.32%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::150-159       329157      0.09%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::160-169       226628      0.06%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::170-179       175096      0.05%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::180-189       419955      0.12%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::190-199       333765      0.09%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::200-209       347689      0.10%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::210-219       354283      0.10%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::220-229      1891640      0.52%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::230-239      1555886      0.43%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::240-249      1121962      0.31%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::250-259       632600      0.17%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::260-269       450820      0.12%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::270-279       303918      0.08%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::280-289       258258      0.07%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::290-299       229125      0.06%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::overflows      5278309      1.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::max_value        19205                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::total    361754304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.mmu.dtb.rdAccesses    416763612                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses    210313230                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses      9341511                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses       780147                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses    273377588                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses      1486419                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.numTransitions         2903                       # Number of power state transitions (Count)
board.processor.cores13.core.power_state.ticksClkGated::samples         1452                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::mean 700312753.512397                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::stdev 385914813.965596                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::1000-5e+10         1452    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::min_value       177490                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::max_value    999224109                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::total         1452                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON 1281871143613                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::CLK_GATED 1016854118100                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.rename.squashCycles     11444149                       # Number of cycles rename is squashing (Cycle)
board.processor.cores13.core.rename.idleCycles    500773581                       # Number of cycles rename is idle (Cycle)
board.processor.cores13.core.rename.blockCycles   1753402891                       # Number of cycles rename is blocking (Cycle)
board.processor.cores13.core.rename.serializeStallCycles     51399369                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores13.core.rename.runCycles    458288632                       # Number of cycles rename is running (Cycle)
board.processor.cores13.core.rename.unblockCycles    367691159                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores13.core.rename.renamedInsts   3158816760                       # Number of instructions processed by rename (Count)
board.processor.cores13.core.rename.ROBFullEvents     19388769                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores13.core.rename.IQFullEvents    109927326                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores13.core.rename.LQFullEvents    129631435                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores13.core.rename.SQFullEvents    145293441                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores13.core.rename.fullRegistersEvents          327                       # Number of times there has been no free registers (Count)
board.processor.cores13.core.rename.renamedOperands   3536678009                       # Number of destination operands rename has renamed (Count)
board.processor.cores13.core.rename.lookups   8456065256                       # Number of register rename lookups that rename has made (Count)
board.processor.cores13.core.rename.intLookups   5089634060                       # Number of integer rename lookups (Count)
board.processor.cores13.core.rename.fpLookups    190693155                       # Number of floating rename lookups (Count)
board.processor.cores13.core.rename.committedMaps   2945728857                       # Number of HB maps that are committed (Count)
board.processor.cores13.core.rename.undoneMaps    590949141                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores13.core.rename.serializing       518006                       # count of serializing insts renamed (Count)
board.processor.cores13.core.rename.tempSerializing       518058                       # count of temporary serializing insts renamed (Count)
board.processor.cores13.core.rename.skidInsts    280740563                       # count of insts added to the skid buffer (Count)
board.processor.cores13.core.rob.reads     5966021688                       # The number of ROB reads (Count)
board.processor.cores13.core.rob.writes    6243773879                       # The number of ROB writes (Count)
board.processor.cores13.core.thread_0.numInsts   1370376214                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps   2621949075                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles     2279705181                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.instsAdded    1024787158                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores14.core.nonSpecInstsAdded      3382623                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores14.core.instsIssued    969773044                       # Number of instructions issued (Count)
board.processor.cores14.core.squashedInstsIssued      2360108                       # Number of squashed instructions issued (Count)
board.processor.cores14.core.squashedInstsExamined    239667929                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores14.core.squashedOperandsExamined    252404212                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores14.core.squashedNonSpecRemoved      1202371                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores14.core.numIssuedDist::samples   1217118401                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::mean     0.796778                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::stdev     1.705129                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::0    924674127     75.97%     75.97% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::1     63303968      5.20%     81.17% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::2     58122451      4.78%     85.95% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::3     44888518      3.69%     89.64% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::4     52668612      4.33%     93.96% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::5     27255751      2.24%     96.20% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::6     22969949      1.89%     98.09% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::7     15094477      1.24%     99.33% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::8      8140548      0.67%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::total   1217118401                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntAlu      9058171     46.86%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntMult            4      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntDiv            0      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatAdd            0      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCmp            0      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCvt           27      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMult            0      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMultAcc            0      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatDiv            0      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMisc            0      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatSqrt            0      0.00%     46.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAdd         8167      0.04%     46.90% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAddAcc            0      0.00%     46.90% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAlu      2464805     12.75%     59.65% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCmp          113      0.00%     59.65% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCvt        56306      0.29%     59.94% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMisc       659645      3.41%     63.36% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMult            0      0.00%     63.36% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMultAcc            0      0.00%     63.36% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShift       199205      1.03%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShiftAcc            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdDiv            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSqrt            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAdd         1010      0.01%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAlu            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCmp            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCvt            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatDiv            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMisc            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMult           67      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMultAcc            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatSqrt            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAdd            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAlu            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceCmp            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAes            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAesMix            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash2            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash2            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma2            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma3            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdPredAlu            0      0.00%     64.39% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemRead      1908846      9.87%     74.27% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemWrite      2260632     11.69%     85.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemRead      2102960     10.88%     96.84% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemWrite       611061      3.16%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statIssuedInstType_0::No_OpClass      8104162      0.84%      0.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntAlu    720643699     74.31%     75.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntMult      2995904      0.31%     75.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntDiv       846307      0.09%     75.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatAdd       376237      0.04%     75.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCvt        37393      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMult            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAdd       336488      0.03%     75.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAlu     13282118      1.37%     76.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCmp        56805      0.01%     77.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCvt      1174779      0.12%     77.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMisc      2674770      0.28%     77.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMult            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShift       541449      0.06%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAdd       115884      0.01%     77.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCmp         4642      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCvt       149489      0.02%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatDiv         9593      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMult        68397      0.01%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatSqrt          137      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAes            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemRead    121985921     12.58%     90.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemWrite     76465449      7.88%     97.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemRead     11101649      1.14%     99.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemWrite      8801772      0.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::total    969773044                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.issueRate       0.425394                       # Inst issue rate ((Count/Cycle))
board.processor.cores14.core.fuBusy          19331019                       # FU busy when requested (Count)
board.processor.cores14.core.fuBusyRate      0.019934                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores14.core.intInstQueueReads   3084869611                       # Number of integer instruction queue reads (Count)
board.processor.cores14.core.intInstQueueWrites   1205934541                       # Number of integer instruction queue writes (Count)
board.processor.cores14.core.intInstQueueWakeupAccesses    902194193                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores14.core.fpInstQueueReads     93486005                       # Number of floating instruction queue reads (Count)
board.processor.cores14.core.fpInstQueueWrites     62274578                       # Number of floating instruction queue writes (Count)
board.processor.cores14.core.fpInstQueueWakeupAccesses     42481467                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores14.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores14.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores14.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores14.core.intAluAccesses    931269191                       # Number of integer alu accesses (Count)
board.processor.cores14.core.fpAluAccesses     49730710                       # Number of floating point alu accesses (Count)
board.processor.cores14.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.numInsts       956348944                       # Number of executed instructions (Count)
board.processor.cores14.core.numLoadInsts    128319173                       # Number of load instructions executed (Count)
board.processor.cores14.core.numSquashedInsts     10039069                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores14.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores14.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores14.core.numRefs        211259326                       # Number of memory reference insts executed (Count)
board.processor.cores14.core.numBranches     95924098                       # Number of branches executed (Count)
board.processor.cores14.core.numStoreInsts     82940153                       # Number of stores executed (Count)
board.processor.cores14.core.numRate         0.419506                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.timesIdled       6158089                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores14.core.idleCycles    1062586780                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores14.core.quiesceCycles   4620920365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores14.core.committedInsts    405612844                       # Number of Instructions Simulated (Count)
board.processor.cores14.core.committedOps    788501852                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.cpi             5.620397                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores14.core.totalCpi        5.620397                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores14.core.ipc             0.177923                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores14.core.totalIpc        0.177923                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores14.core.intRegfileReads   1428698024                       # Number of integer regfile reads (Count)
board.processor.cores14.core.intRegfileWrites    733462038                       # Number of integer regfile writes (Count)
board.processor.cores14.core.fpRegfileReads     58053742                       # Number of floating regfile reads (Count)
board.processor.cores14.core.fpRegfileWrites     33253094                       # Number of floating regfile writes (Count)
board.processor.cores14.core.ccRegfileReads    442667880                       # number of cc regfile reads (Count)
board.processor.cores14.core.ccRegfileWrites    288584364                       # number of cc regfile writes (Count)
board.processor.cores14.core.miscRegfileReads    403725901                       # number of misc regfile reads (Count)
board.processor.cores14.core.miscRegfileWrites       603149                       # number of misc regfile writes (Count)
board.processor.cores14.core.MemDepUnit__0.insertedLoads    139020846                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.insertedStores     92190448                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingLoads     13990553                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingStores     17437536                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.branchPred.lookups    126745901                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.condPredicted     82821266                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condIncorrect     10881778                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.BTBLookups     73594438                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBHits     60839512                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio     0.826686                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.RASUsed     13323563                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores14.core.branchPred.RASIncorrect       419721                       # Number of incorrect RAS predictions. (Count)
board.processor.cores14.core.branchPred.indirectLookups      4954064                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits      1573365                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses      3380699                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted      1205705                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.commit.commitSquashedInsts    232762949                       # The number of squashed insts skipped by commit (Count)
board.processor.cores14.core.commit.commitNonSpecStalls      2180252                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores14.core.commit.branchMispredicts      9327949                       # The number of times a branch was mispredicted (Count)
board.processor.cores14.core.commit.numCommittedDist::samples   1179179332                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::mean     0.668687                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::stdev     1.770598                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::0    963740144     81.73%     81.73% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::1     53683498      4.55%     86.28% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::2     35763505      3.03%     89.32% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::3     34582527      2.93%     92.25% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::4     30825006      2.61%     94.86% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::5      9660392      0.82%     95.68% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::6      6975775      0.59%     96.27% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::7      5500751      0.47%     96.74% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::8     38447734      3.26%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::total   1179179332                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.instsCommitted    405612844                       # Number of instructions committed (Count)
board.processor.cores14.core.commit.opsCommitted    788501852                       # Number of ops (including micro ops) committed (Count)
board.processor.cores14.core.commit.memRefs    165713311                       # Number of memory references committed (Count)
board.processor.cores14.core.commit.loads    101811493                       # Number of loads committed (Count)
board.processor.cores14.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores14.core.commit.membars      1072905                       # Number of memory barriers committed (Count)
board.processor.cores14.core.commit.branches     83621221                       # Number of branches committed (Count)
board.processor.cores14.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores14.core.commit.floating     29458300                       # Number of committed floating point instructions. (Count)
board.processor.cores14.core.commit.integer    758773595                       # Number of committed integer instructions. (Count)
board.processor.cores14.core.commit.functionCalls      9479480                       # Number of function calls committed. (Count)
board.processor.cores14.core.commit.committedInstType_0::No_OpClass       669000      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntAlu    600340494     76.14%     76.22% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntMult      2955512      0.37%     76.60% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntDiv       785723      0.10%     76.70% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatAdd       254307      0.03%     76.73% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCvt        33072      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMult            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAdd       302302      0.04%     76.77% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.77% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAlu     12991436      1.65%     78.42% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCmp        53436      0.01%     78.43% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCvt      1042708      0.13%     78.56% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMisc      2563341      0.33%     78.88% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMult            0      0.00%     78.88% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.88% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShift       497520      0.06%     78.95% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAdd       102594      0.01%     78.96% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.96% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCmp         4600      0.00%     78.96% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCvt       125632      0.02%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatDiv         7840      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMult        58932      0.01%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatSqrt           92      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemRead     97610705     12.38%     91.36% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemWrite     61493013      7.80%     99.16% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemRead      4200788      0.53%     99.69% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemWrite      2408805      0.31%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::total    788501852                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.commitEligibleSamples     38447734                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores14.core.decode.idleCycles    442180264                       # Number of cycles decode is idle (Cycle)
board.processor.cores14.core.decode.blockedCycles    591127801                       # Number of cycles decode is blocked (Cycle)
board.processor.cores14.core.decode.runCycles    150559998                       # Number of cycles decode is running (Cycle)
board.processor.cores14.core.decode.unblockCycles     23177890                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores14.core.decode.squashCycles     10072448                       # Number of cycles decode is squashing (Cycle)
board.processor.cores14.core.decode.branchResolved     59012316                       # Number of times decode resolved a branch (Count)
board.processor.cores14.core.decode.branchMispred      4204799                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores14.core.decode.decodedInsts   1083262844                       # Number of instructions handled by decode (Count)
board.processor.cores14.core.decode.squashedInsts     20981732                       # Number of squashed instructions handled by decode (Count)
board.processor.cores14.core.fetch.icacheStallCycles    416475938                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores14.core.fetch.insts    601208393                       # Number of instructions fetch has processed (Count)
board.processor.cores14.core.fetch.branches    126745901                       # Number of branches that fetch encountered (Count)
board.processor.cores14.core.fetch.predictedBranches     75736440                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores14.core.fetch.cycles    711488034                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores14.core.fetch.squashCycles     28459464                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores14.core.fetch.tlbCycles     51589663                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores14.core.fetch.miscStallCycles      2146358                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores14.core.fetch.pendingTrapStallCycles     19951011                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores14.core.fetch.pendingQuiesceStallCycles       137732                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores14.core.fetch.icacheWaitRetryStallCycles      1099933                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores14.core.fetch.cacheLines     79024144                       # Number of cache lines fetched (Count)
board.processor.cores14.core.fetch.icacheSquashes      5045414                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores14.core.fetch.tlbSquashes       307229                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores14.core.fetch.nisnDist::samples   1217118401                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::mean     0.980785                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::stdev     2.427669                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::0   1019323380     83.75%     83.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::1     13208360      1.09%     84.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::2     10765698      0.88%     85.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::3     10803754      0.89%     86.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::4     26359847      2.17%     88.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::5     14098154      1.16%     89.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::6      9910411      0.81%     90.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::7     10002687      0.82%     91.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::8    102646110      8.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::total   1217118401                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.branchRate     0.055597                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetch.rate      0.263722                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores14.core.iew.squashCycles     10072448                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores14.core.iew.blockCycles    152864244                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores14.core.iew.unblockCycles     62135137                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores14.core.iew.dispatchedInsts   1028169781                       # Number of instructions dispatched to IQ (Count)
board.processor.cores14.core.iew.dispSquashedInsts       982486                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores14.core.iew.dispLoadInsts    139020846                       # Number of dispatched load instructions (Count)
board.processor.cores14.core.iew.dispStoreInsts     92190448                       # Number of dispatched store instructions (Count)
board.processor.cores14.core.iew.dispNonSpecInsts      1557177                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores14.core.iew.iqFullEvents       766789                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.lsqFullEvents     60910000                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.memOrderViolationEvents       385771                       # Number of memory order violations (Count)
board.processor.cores14.core.iew.predictedTakenIncorrect      1906756                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores14.core.iew.predictedNotTakenIncorrect      8296857                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores14.core.iew.branchMispredicts     10203613                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores14.core.iew.instsToCommit    952823794                       # Cumulative count of insts sent to commit (Count)
board.processor.cores14.core.iew.writebackCount    944675660                       # Cumulative count of insts written-back (Count)
board.processor.cores14.core.iew.producerInst    659953495                       # Number of instructions producing a value (Count)
board.processor.cores14.core.iew.consumerInst   1121381326                       # Number of instructions consuming a value (Count)
board.processor.cores14.core.iew.wbRate      0.414385                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores14.core.iew.wbFanout     0.588518                       # Average fanout of values written-back ((Count/Count))
board.processor.cores14.core.lsq0.forwLoads     18380273                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores14.core.lsq0.squashedLoads     37209353                       # Number of loads squashed (Count)
board.processor.cores14.core.lsq0.ignoredResponses       101884                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores14.core.lsq0.memOrderViolation       385771                       # Number of memory ordering violations (Count)
board.processor.cores14.core.lsq0.squashedStores     28288630                       # Number of stores squashed (Count)
board.processor.cores14.core.lsq0.rescheduledLoads        95531                       # Number of loads that were rescheduled (Count)
board.processor.cores14.core.lsq0.blockedByCache       158533                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores14.core.lsq0.loadToUse::samples    101600243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::mean    17.979453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::stdev    76.174853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::0-9     94909209     93.41%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::10-19       926487      0.91%     94.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::20-29       365976      0.36%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::30-39        72802      0.07%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::40-49        51672      0.05%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::50-59       100768      0.10%     94.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::60-69        39276      0.04%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::70-79        18268      0.02%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::80-89        20451      0.02%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::90-99        25909      0.03%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::100-109        29211      0.03%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::110-119        31441      0.03%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::120-129        38037      0.04%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::130-139        83693      0.08%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::140-149       347727      0.34%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::150-159       152813      0.15%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::160-169       115054      0.11%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::170-179        79849      0.08%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::180-189       145312      0.14%     96.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::190-199       115323      0.11%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::200-209       110465      0.11%     96.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::210-219       127860      0.13%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::220-229       541210      0.53%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::230-239       481875      0.47%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::240-249       331934      0.33%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::250-259       224744      0.22%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::260-269       170111      0.17%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::270-279       145281      0.14%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::280-289       133305      0.13%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::290-299       123290      0.12%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::overflows      1540890      1.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::max_value        13515                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::total    101600243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.mmu.dtb.rdAccesses    130951433                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses     83821294                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses      2496980                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses       911964                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses     83097838                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses      2818299                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.numTransitions         6210                       # Number of power state transitions (Count)
board.processor.cores14.core.power_state.ticksClkGated::samples         3106                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::mean 495680327.205409                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::stdev 437142747.905992                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::1000-5e+10         3106    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::min_value       147853                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::max_value    999232434                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::total         3106                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON 759141295284                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::CLK_GATED 1539583096300                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.rename.squashCycles     10072448                       # Number of cycles rename is squashing (Cycle)
board.processor.cores14.core.rename.idleCycles    455353476                       # Number of cycles rename is idle (Cycle)
board.processor.cores14.core.rename.blockCycles    318783612                       # Number of cycles rename is blocking (Cycle)
board.processor.cores14.core.rename.serializeStallCycles     93237723                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores14.core.rename.runCycles    159013405                       # Number of cycles rename is running (Cycle)
board.processor.cores14.core.rename.unblockCycles    180657737                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores14.core.rename.renamedInsts   1057931856                       # Number of instructions processed by rename (Count)
board.processor.cores14.core.rename.ROBFullEvents      5459627                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores14.core.rename.IQFullEvents     34430795                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores14.core.rename.LQFullEvents     16575325                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores14.core.rename.SQFullEvents    125761259                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores14.core.rename.fullRegistersEvents         1727                       # Number of times there has been no free registers (Count)
board.processor.cores14.core.rename.renamedOperands   1170330458                       # Number of destination operands rename has renamed (Count)
board.processor.cores14.core.rename.lookups   2640045254                       # Number of register rename lookups that rename has made (Count)
board.processor.cores14.core.rename.intLookups   1610941628                       # Number of integer rename lookups (Count)
board.processor.cores14.core.rename.fpLookups     62294094                       # Number of floating rename lookups (Count)
board.processor.cores14.core.rename.committedMaps    901027867                       # Number of HB maps that are committed (Count)
board.processor.cores14.core.rename.undoneMaps    269302591                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores14.core.rename.serializing      1003265                       # count of serializing insts renamed (Count)
board.processor.cores14.core.rename.tempSerializing       999805                       # count of temporary serializing insts renamed (Count)
board.processor.cores14.core.rename.skidInsts    118551929                       # count of insts added to the skid buffer (Count)
board.processor.cores14.core.rob.reads     2157397144                       # The number of ROB reads (Count)
board.processor.cores14.core.rob.writes    2080674766                       # The number of ROB writes (Count)
board.processor.cores14.core.thread_0.numInsts    405612844                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps    788501852                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles     2630973797                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.instsAdded    1596396104                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores15.core.nonSpecInstsAdded      3815385                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores15.core.instsIssued   1523242715                       # Number of instructions issued (Count)
board.processor.cores15.core.squashedInstsIssued      3074253                       # Number of squashed instructions issued (Count)
board.processor.cores15.core.squashedInstsExamined    303281164                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores15.core.squashedOperandsExamined    338239677                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores15.core.squashedNonSpecRemoved      1129539                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores15.core.numIssuedDist::samples   1612695262                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::mean     0.944532                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::stdev     1.831691                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::0   1164373467     72.20%     72.20% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::1     87681661      5.44%     77.64% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::2     88835418      5.51%     83.15% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::3     71991488      4.46%     87.61% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::4     81747261      5.07%     92.68% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::5     44037554      2.73%     95.41% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::6     37080435      2.30%     97.71% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::7     23327494      1.45%     99.16% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::8     13620484      0.84%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::total   1612695262                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntAlu     13526782     53.93%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntMult            4      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntDiv            0      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatAdd            0      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCmp            0      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCvt          118      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMult            0      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMultAcc            0      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatDiv            0      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMisc            0      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatSqrt            0      0.00%     53.93% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAdd        10234      0.04%     53.97% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAddAcc            0      0.00%     53.97% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAlu      2587922     10.32%     64.29% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCmp          295      0.00%     64.29% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCvt        83912      0.33%     64.62% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMisc       709783      2.83%     67.45% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMult            0      0.00%     67.45% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMultAcc            0      0.00%     67.45% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShift       198043      0.79%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShiftAcc            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdDiv            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSqrt            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAdd          550      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAlu            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCmp            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCvt            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatDiv            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMisc            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMult           18      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMultAcc            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatSqrt            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAdd            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAlu            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceCmp            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAes            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAesMix            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash2            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash2            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma2            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma3            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdPredAlu            0      0.00%     68.24% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemRead      2813885     11.22%     79.46% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemWrite      2740883     10.93%     90.39% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemRead      1803774      7.19%     97.58% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemWrite       606461      2.42%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statIssuedInstType_0::No_OpClass      7487507      0.49%      0.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntAlu   1136847905     74.63%     75.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntMult      2472429      0.16%     75.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntDiv       580811      0.04%     75.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatAdd       609702      0.04%     75.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCvt       111287      0.01%     75.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMult            4      0.00%     75.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAdd       286963      0.02%     75.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAlu     14091571      0.93%     76.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCmp       129821      0.01%     76.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCvt      1542265      0.10%     76.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMisc      3531567      0.23%     76.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMult            0      0.00%     76.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShift       565314      0.04%     76.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdDiv            0      0.00%     76.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSqrt            0      0.00%     76.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAdd        69036      0.00%     76.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCmp         2483      0.00%     76.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCvt       115218      0.01%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatDiv         5471      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMult        39969      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatSqrt           72      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAes            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAesMix            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemRead    229712634     15.08%     91.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemWrite    104843197      6.88%     98.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemRead     10654954      0.70%     99.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemWrite      9542535      0.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::total   1523242715                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.issueRate       0.578965                       # Inst issue rate ((Count/Cycle))
board.processor.cores15.core.fuBusy          25082664                       # FU busy when requested (Count)
board.processor.cores15.core.fuBusyRate      0.016467                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores15.core.intInstQueueReads   4588512485                       # Number of integer instruction queue reads (Count)
board.processor.cores15.core.intInstQueueWrites   1840378851                       # Number of integer instruction queue writes (Count)
board.processor.cores15.core.intInstQueueWakeupAccesses   1447744718                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores15.core.fpInstQueueReads     98825124                       # Number of floating instruction queue reads (Count)
board.processor.cores15.core.fpInstQueueWrites     63554377                       # Number of floating instruction queue writes (Count)
board.processor.cores15.core.fpInstQueueWakeupAccesses     44974685                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores15.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores15.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores15.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores15.core.intAluAccesses   1488507113                       # Number of integer alu accesses (Count)
board.processor.cores15.core.fpAluAccesses     52330759                       # Number of floating point alu accesses (Count)
board.processor.cores15.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.numInsts      1505353661                       # Number of executed instructions (Count)
board.processor.cores15.core.numLoadInsts    233687527                       # Number of load instructions executed (Count)
board.processor.cores15.core.numSquashedInsts     13003287                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores15.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores15.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores15.core.numRefs        345142689                       # Number of memory reference insts executed (Count)
board.processor.cores15.core.numBranches    135756935                       # Number of branches executed (Count)
board.processor.cores15.core.numStoreInsts    111455162                       # Number of stores executed (Count)
board.processor.cores15.core.numRate         0.572166                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.timesIdled       6144434                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores15.core.idleCycles    1018278535                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores15.core.quiesceCycles   4268368756                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores15.core.committedInsts    714181781                       # Number of Instructions Simulated (Count)
board.processor.cores15.core.committedOps   1296930324                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.cpi             3.683899                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores15.core.totalCpi        3.683899                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores15.core.ipc             0.271451                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores15.core.totalIpc        0.271451                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores15.core.intRegfileReads   2344101866                       # Number of integer regfile reads (Count)
board.processor.cores15.core.intRegfileWrites   1210854045                       # Number of integer regfile writes (Count)
board.processor.cores15.core.fpRegfileReads     63037690                       # Number of floating regfile reads (Count)
board.processor.cores15.core.fpRegfileWrites     34757124                       # Number of floating regfile writes (Count)
board.processor.cores15.core.ccRegfileReads    640001406                       # number of cc regfile reads (Count)
board.processor.cores15.core.ccRegfileWrites    597285946                       # number of cc regfile writes (Count)
board.processor.cores15.core.miscRegfileReads    623696405                       # number of misc regfile reads (Count)
board.processor.cores15.core.miscRegfileWrites       729213                       # number of misc regfile writes (Count)
board.processor.cores15.core.MemDepUnit__0.insertedLoads    248480989                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.insertedStores    122964317                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingLoads     28696481                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingStores     28409512                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.branchPred.lookups    174952688                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.condPredicted    122823579                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condIncorrect     11569460                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.BTBLookups     85410102                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBHits     74111811                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio     0.867717                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.RASUsed     16294477                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores15.core.branchPred.RASIncorrect       442400                       # Number of incorrect RAS predictions. (Count)
board.processor.cores15.core.branchPred.indirectLookups      7431651                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits      3419621                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses      4012030                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted      1564446                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.commit.commitSquashedInsts    297508056                       # The number of squashed insts skipped by commit (Count)
board.processor.cores15.core.commit.commitNonSpecStalls      2685846                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores15.core.commit.branchMispredicts     10495408                       # The number of times a branch was mispredicted (Count)
board.processor.cores15.core.commit.numCommittedDist::samples   1565595997                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::mean     0.828394                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::stdev     1.991346                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::0   1220555773     77.96%     77.96% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::1     89458134      5.71%     83.68% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::2     63033830      4.03%     87.70% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::3     47082216      3.01%     90.71% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::4     38082640      2.43%     93.14% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::5     14091975      0.90%     94.04% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::6      9763918      0.62%     94.66% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::7      9436149      0.60%     95.27% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::8     74091362      4.73%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::total   1565595997                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.instsCommitted    714181781                       # Number of instructions committed (Count)
board.processor.cores15.core.commit.opsCommitted   1296930324                       # Number of ops (including micro ops) committed (Count)
board.processor.cores15.core.commit.memRefs    293783033                       # Number of memory references committed (Count)
board.processor.cores15.core.commit.loads    201891121                       # Number of loads committed (Count)
board.processor.cores15.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores15.core.commit.membars      1340501                       # Number of memory barriers committed (Count)
board.processor.cores15.core.commit.branches    120000253                       # Number of branches committed (Count)
board.processor.cores15.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores15.core.commit.floating     33732855                       # Number of committed floating point instructions. (Count)
board.processor.cores15.core.commit.integer   1265668196                       # Number of committed integer instructions. (Count)
board.processor.cores15.core.commit.functionCalls     11950781                       # Number of function calls committed. (Count)
board.processor.cores15.core.commit.committedInstType_0::No_OpClass       773491      0.06%      0.06% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntAlu    979415527     75.52%     75.58% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntMult      2426819      0.19%     75.76% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntDiv       537499      0.04%     75.81% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatAdd       459990      0.04%     75.84% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.84% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCvt        37968      0.00%     75.84% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMult            0      0.00%     75.84% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.84% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.84% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.84% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.84% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAdd       258400      0.02%     75.86% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.86% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAlu     13628369      1.05%     76.92% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCmp       123688      0.01%     76.92% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCvt      1398676      0.11%     77.03% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMisc      3359057      0.26%     77.29% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMult            0      0.00%     77.29% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.29% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShift       528794      0.04%     77.33% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.33% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdDiv            0      0.00%     77.33% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSqrt            0      0.00%     77.33% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAdd        61131      0.00%     77.34% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.34% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCmp         2461      0.00%     77.34% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCvt        96354      0.01%     77.34% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatDiv         4467      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMult        34552      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatSqrt           48      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAes            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAesMix            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.35% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemRead    197089203     15.20%     92.54% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemWrite     87901647      6.78%     99.32% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemRead      4801918      0.37%     99.69% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemWrite      3990265      0.31%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::total   1296930324                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.commitEligibleSamples     74091362                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores15.core.decode.idleCycles    475895684                       # Number of cycles decode is idle (Cycle)
board.processor.cores15.core.decode.blockedCycles    870207755                       # Number of cycles decode is blocked (Cycle)
board.processor.cores15.core.decode.runCycles    205288951                       # Number of cycles decode is running (Cycle)
board.processor.cores15.core.decode.unblockCycles     50050295                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores15.core.decode.squashCycles     11252577                       # Number of cycles decode is squashing (Cycle)
board.processor.cores15.core.decode.branchResolved     71420866                       # Number of times decode resolved a branch (Count)
board.processor.cores15.core.decode.branchMispred      3623194                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores15.core.decode.decodedInsts   1671439639                       # Number of instructions handled by decode (Count)
board.processor.cores15.core.decode.squashedInsts     17839017                       # Number of squashed instructions handled by decode (Count)
board.processor.cores15.core.fetch.icacheStallCycles    462862746                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores15.core.fetch.insts    956169127                       # Number of instructions fetch has processed (Count)
board.processor.cores15.core.fetch.branches    174952688                       # Number of branches that fetch encountered (Count)
board.processor.cores15.core.fetch.predictedBranches     93825909                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores15.core.fetch.cycles   1059398823                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores15.core.fetch.squashCycles     29666210                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores15.core.fetch.tlbCycles     51797265                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores15.core.fetch.miscStallCycles      2058639                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores15.core.fetch.pendingTrapStallCycles     20550043                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores15.core.fetch.pendingQuiesceStallCycles       119402                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores15.core.fetch.icacheWaitRetryStallCycles      1075239                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores15.core.fetch.cacheLines    115108371                       # Number of cache lines fetched (Count)
board.processor.cores15.core.fetch.icacheSquashes      5210678                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores15.core.fetch.tlbSquashes       304125                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores15.core.fetch.nisnDist::samples   1612695262                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::mean     1.108599                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::stdev     2.557604                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::0   1317903296     81.72%     81.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::1     17960943      1.11%     82.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::2     17697362      1.10%     83.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::3     19293378      1.20%     85.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::4     32499987      2.02%     87.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::5     22032198      1.37%     88.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::6     14343129      0.89%     89.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::7     17342309      1.08%     90.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::8    153622660      9.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::total   1612695262                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.branchRate     0.066497                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetch.rate      0.363428                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores15.core.iew.squashCycles     11252577                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores15.core.iew.blockCycles    323597539                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores15.core.iew.unblockCycles     70359856                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores15.core.iew.dispatchedInsts   1600211489                       # Number of instructions dispatched to IQ (Count)
board.processor.cores15.core.iew.dispSquashedInsts      1032240                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores15.core.iew.dispLoadInsts    248480989                       # Number of dispatched load instructions (Count)
board.processor.cores15.core.iew.dispStoreInsts    122964317                       # Number of dispatched store instructions (Count)
board.processor.cores15.core.iew.dispNonSpecInsts      1771201                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores15.core.iew.iqFullEvents      1940403                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.lsqFullEvents     67102275                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.memOrderViolationEvents       457204                       # Number of memory order violations (Count)
board.processor.cores15.core.iew.predictedTakenIncorrect      2450670                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores15.core.iew.predictedNotTakenIncorrect      9024809                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores15.core.iew.branchMispredicts     11475479                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores15.core.iew.instsToCommit   1500674691                       # Cumulative count of insts sent to commit (Count)
board.processor.cores15.core.iew.writebackCount   1492719403                       # Cumulative count of insts written-back (Count)
board.processor.cores15.core.iew.producerInst   1113063994                       # Number of instructions producing a value (Count)
board.processor.cores15.core.iew.consumerInst   1830630464                       # Number of instructions consuming a value (Count)
board.processor.cores15.core.iew.wbRate      0.567364                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores15.core.iew.wbFanout     0.608022                       # Average fanout of values written-back ((Count/Count))
board.processor.cores15.core.lsq0.forwLoads     28802965                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores15.core.lsq0.squashedLoads     46589868                       # Number of loads squashed (Count)
board.processor.cores15.core.lsq0.ignoredResponses       105612                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores15.core.lsq0.memOrderViolation       457204                       # Number of memory ordering violations (Count)
board.processor.cores15.core.lsq0.squashedStores     31072405                       # Number of stores squashed (Count)
board.processor.cores15.core.lsq0.rescheduledLoads       168663                       # Number of loads that were rescheduled (Count)
board.processor.cores15.core.lsq0.blockedByCache       149751                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores15.core.lsq0.loadToUse::samples    201689424                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::mean    14.366027                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::stdev    62.211286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::0-9    189322470     93.87%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::10-19      1738736      0.86%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::20-29       775442      0.38%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::30-39       170209      0.08%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::40-49       123205      0.06%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::50-59       129796      0.06%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::60-69        58151      0.03%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::70-79        28553      0.01%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::80-89        27564      0.01%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::90-99        30171      0.01%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::100-109        31241      0.02%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::110-119        36913      0.02%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::120-129        52408      0.03%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::130-139      1924796      0.95%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::140-149      1367268      0.68%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::150-159       249277      0.12%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::160-169       164572      0.08%     97.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::170-179       175420      0.09%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::180-189       308074      0.15%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::190-199       181308      0.09%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::200-209       151487      0.08%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::210-219       205138      0.10%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::220-229       685069      0.34%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::230-239       654578      0.32%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::240-249       402164      0.20%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::250-259       275586      0.14%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::260-269       198046      0.10%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::270-279       161320      0.08%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::280-289       148252      0.07%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::290-299       135205      0.07%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::overflows      1777005      0.88%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::max_value        11592                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::total    201689424                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.mmu.dtb.rdAccesses    237560647                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses    112647810                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses      3717855                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses      1190585                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses    119090624                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses      2936340                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.numTransitions         5513                       # Number of power state transitions (Count)
board.processor.cores15.core.power_state.ticksClkGated::samples         2757                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::mean 515693198.154153                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::stdev 407083082.804523                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::1000-5e+10         2757    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::min_value       204796                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::max_value    999233433                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::total         2757                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON 876549317941                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::CLK_GATED 1421766147311                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.rename.squashCycles     11252577                       # Number of cycles rename is squashing (Cycle)
board.processor.cores15.core.rename.idleCycles    499731733                       # Number of cycles rename is idle (Cycle)
board.processor.cores15.core.rename.blockCycles    535170620                       # Number of cycles rename is blocking (Cycle)
board.processor.cores15.core.rename.serializeStallCycles     97729199                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores15.core.rename.runCycles    228996166                       # Number of cycles rename is running (Cycle)
board.processor.cores15.core.rename.unblockCycles    239814967                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores15.core.rename.renamedInsts   1640516587                       # Number of instructions processed by rename (Count)
board.processor.cores15.core.rename.ROBFullEvents      7843592                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores15.core.rename.IQFullEvents     74325331                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores15.core.rename.LQFullEvents     24931599                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores15.core.rename.SQFullEvents    128495586                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores15.core.rename.fullRegistersEvents          950                       # Number of times there has been no free registers (Count)
board.processor.cores15.core.rename.renamedOperands   1999578586                       # Number of destination operands rename has renamed (Count)
board.processor.cores15.core.rename.lookups   4081997314                       # Number of register rename lookups that rename has made (Count)
board.processor.cores15.core.rename.intLookups   2584668598                       # Number of integer rename lookups (Count)
board.processor.cores15.core.rename.fpLookups     67446013                       # Number of floating rename lookups (Count)
board.processor.cores15.core.rename.committedMaps   1642864151                       # Number of HB maps that are committed (Count)
board.processor.cores15.core.rename.undoneMaps    356714435                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores15.core.rename.serializing      1142918                       # count of serializing insts renamed (Count)
board.processor.cores15.core.rename.tempSerializing      1140483                       # count of temporary serializing insts renamed (Count)
board.processor.cores15.core.rename.skidInsts    253388114                       # count of insts added to the skid buffer (Count)
board.processor.cores15.core.rob.reads     3082065704                       # The number of ROB reads (Count)
board.processor.cores15.core.rob.writes    3236235146                       # The number of ROB writes (Count)
board.processor.cores15.core.thread_0.numInsts    714181781                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps   1296930324                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores2.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores2.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores2.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores2.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores2.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores2.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores2.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores2.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores2.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::OFF 2300101267995                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores3.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores3.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores3.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores3.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores3.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores3.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores3.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores3.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores3.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::OFF 2300101267995                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores4.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores4.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores4.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores4.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores4.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores4.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores4.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores4.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores4.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::OFF 2300101267995                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores5.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores5.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores5.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores5.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores5.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores5.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores5.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores5.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores5.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::OFF 2300101267995                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores6.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores6.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores6.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores6.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores6.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores6.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores6.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores6.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores6.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::OFF 2300101267995                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores7.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores7.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores7.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores7.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores7.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores7.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores7.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores7.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores7.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::OFF 2300101267995                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles      2209877685                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded     1127995103                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded      3370135                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued    1069513474                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued      2558286                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined    249218408                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined    270821020                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved      1071165                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples   1280998694                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.834906                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     1.751104                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0    963632471     75.23%     75.23% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1     67420190      5.26%     80.49% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2     61049929      4.77%     85.25% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3     48905714      3.82%     89.07% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4     55911628      4.36%     93.44% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5     30838320      2.41%     95.84% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6     26765954      2.09%     97.93% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7     16953456      1.32%     99.26% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8      9521032      0.74%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total   1280998694                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu     10631443     52.63%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            1      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt           73      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd         7518      0.04%     52.67% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%     52.67% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu      1924032      9.52%     62.19% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp           97      0.00%     62.19% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt        82429      0.41%     62.60% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc       526031      2.60%     65.20% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%     65.20% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%     65.20% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift       168492      0.83%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd          983      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult           99      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%     66.04% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead      2030451     10.05%     76.09% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite      2222893     11.00%     87.10% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead      2038547     10.09%     97.19% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite       567788      2.81%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass      7890653      0.74%      0.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu    795887124     74.42%     75.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult      3297788      0.31%     75.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv       776849      0.07%     75.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd       420882      0.04%     75.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt        36298      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            1      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd       744407      0.07%     75.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu     11698564      1.09%     76.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp        88703      0.01%     76.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt      2448502      0.23%     76.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc      3161802      0.30%     77.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     77.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift       604131      0.06%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd       113711      0.01%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp         4591      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt       147074      0.01%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv        14199      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult        69846      0.01%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt          158      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead    136854540     12.80%     90.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite     83593826      7.82%     97.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead     12425008      1.16%     99.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite      9234817      0.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total   1069513474                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.483970                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy           20200877                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.018888                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads   3346450876                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites   1316555718                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses    999736617                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads     96333929                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites     64355933                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses     44107439                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses   1031076917                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses     50746781                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numInsts       1054951980                       # Number of executed instructions (Count)
board.processor.cores8.core.numLoadInsts    143668811                       # Number of load instructions executed (Count)
board.processor.cores8.core.numSquashedInsts     10349271                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores8.core.numRefs         234088542                       # Number of memory reference insts executed (Count)
board.processor.cores8.core.numBranches     106708879                       # Number of branches executed (Count)
board.processor.cores8.core.numStoreInsts     90419731                       # Number of stores executed (Count)
board.processor.cores8.core.numRate          0.477380                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.timesIdled        5553379                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles      928878991                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles   4688211823                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.committedInsts    453496964                       # Number of Instructions Simulated (Count)
board.processor.cores8.core.committedOps    882146901                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.cpi              4.872971                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores8.core.totalCpi         4.872971                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores8.core.ipc              0.205214                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores8.core.totalIpc         0.205214                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores8.core.intRegfileReads   1587061682                       # Number of integer regfile reads (Count)
board.processor.cores8.core.intRegfileWrites    813738812                       # Number of integer regfile writes (Count)
board.processor.cores8.core.fpRegfileReads     59156831                       # Number of floating regfile reads (Count)
board.processor.cores8.core.fpRegfileWrites     33779705                       # Number of floating regfile writes (Count)
board.processor.cores8.core.ccRegfileReads    513103159                       # number of cc regfile reads (Count)
board.processor.cores8.core.ccRegfileWrites    318132497                       # number of cc regfile writes (Count)
board.processor.cores8.core.miscRegfileReads    448070747                       # number of misc regfile reads (Count)
board.processor.cores8.core.miscRegfileWrites       603176                       # number of misc regfile writes (Count)
board.processor.cores8.core.MemDepUnit__0.insertedLoads    154686376                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores     99750323                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads     14720401                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores     18215853                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups    138403652                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.condPredicted     93120106                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condIncorrect     10676375                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.BTBLookups     77028325                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBHits     64938878                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.843052                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.RASUsed     13856537                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores8.core.branchPred.RASIncorrect       377771                       # Number of incorrect RAS predictions. (Count)
board.processor.cores8.core.branchPred.indirectLookups      5407376                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits      2198240                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses      3209136                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted      1163180                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.commit.commitSquashedInsts    242661772                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls      2298970                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts      8892119                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples   1242523187                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.709964                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     1.844381                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0   1008366309     81.15%     81.15% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1     57263387      4.61%     85.76% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2     37543007      3.02%     88.78% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3     37313797      3.00%     91.79% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4     31356540      2.52%     94.31% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5     10928213      0.88%     95.19% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6      7069411      0.57%     95.76% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7      6087766      0.49%     96.25% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8     46594757      3.75%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total   1242523187                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.instsCommitted    453496964                       # Number of instructions committed (Count)
board.processor.cores8.core.commit.opsCommitted    882146901                       # Number of ops (including micro ops) committed (Count)
board.processor.cores8.core.commit.memRefs    188145220                       # Number of memory references committed (Count)
board.processor.cores8.core.commit.loads    116201216                       # Number of loads committed (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars      1156742                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.branches     93893158                       # Number of branches committed (Count)
board.processor.cores8.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores8.core.commit.floating     31424365                       # Number of committed floating point instructions. (Count)
board.processor.cores8.core.commit.integer    852403379                       # Number of committed integer instructions. (Count)
board.processor.cores8.core.commit.functionCalls      9980947                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass      1146470      0.13%      0.13% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu    670511085     76.01%     76.14% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult      3254476      0.37%     76.51% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv       715263      0.08%     76.59% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd       294475      0.03%     76.62% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.62% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt        29200      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd       664024      0.08%     76.70% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.70% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu     11305885      1.28%     77.98% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp        85152      0.01%     77.99% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt      2171726      0.25%     78.24% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc      2996410      0.34%     78.58% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     78.58% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.58% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift       521552      0.06%     78.64% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd       101559      0.01%     78.65% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.65% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp         4533      0.00%     78.65% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt       126286      0.01%     78.66% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv        12470      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult        60997      0.01%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt          118      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead    110547451     12.53%     91.20% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite     68672467      7.78%     98.99% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead      5653765      0.64%     99.63% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite      3271537      0.37%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total    882146901                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples     46594757                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.decode.idleCycles    409900087                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles    672901597                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles    163406576                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles     25206868                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles      9583566                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved     62931993                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred      3977926                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts   1189144834                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts     19837361                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.fetch.icacheStallCycles    394756252                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores8.core.fetch.insts     655297550                       # Number of instructions fetch has processed (Count)
board.processor.cores8.core.fetch.branches    138403652                       # Number of branches that fetch encountered (Count)
board.processor.cores8.core.fetch.predictedBranches     80993655                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles    808224040                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles     27030776                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.tlbCycles     44469216                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores8.core.fetch.miscStallCycles      1734755                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles     16889509                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.pendingQuiesceStallCycles       151225                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores8.core.fetch.icacheWaitRetryStallCycles      1258309                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores8.core.fetch.cacheLines     86512333                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes      4829637                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.tlbSquashes       287906                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples   1280998694                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     1.014084                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     2.463814                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0   1066176400     83.23%     83.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1     14477065      1.13%     84.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2     11529434      0.90%     85.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3     12030337      0.94%     86.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4     27280813      2.13%     88.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5     15653740      1.22%     89.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6     11051875      0.86%     90.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7     10681729      0.83%     91.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8    112117301      8.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total   1280998694                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.branchRate     0.062630                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetch.rate       0.296531                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles      9583566                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles    166095962                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles     93734172                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts   1131365238                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts       988064                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts    154686376                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts     99750323                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts      1548275                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents       898839                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents     92212689                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents       340847                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect      2024624                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect      7769450                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts      9794074                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit   1051318318                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount   1043844056                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst    734102969                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst   1254543281                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.472354                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.585156                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.lsq0.forwLoads     20882722                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads     38485171                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses       102887                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation       340847                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores     27806324                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads        98883                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache       178720                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples    116000492                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    16.904897                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev    73.379703                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9    108138300     93.22%     93.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19      1396638      1.20%     94.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::20-29       594413      0.51%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::30-39       153856      0.13%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::40-49       100625      0.09%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59       118579      0.10%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69        53232      0.05%     95.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::70-79        24456      0.02%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89        22549      0.02%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::90-99        28462      0.02%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::100-109        32345      0.03%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::110-119        35618      0.03%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::120-129        41300      0.04%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::130-139       112189      0.10%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::140-149       516820      0.45%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159       182334      0.16%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::160-169       113890      0.10%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::170-179        78000      0.07%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::180-189       169043      0.15%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::190-199       123802      0.11%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::200-209       110867      0.10%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::210-219       122676      0.11%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::220-229       538448      0.46%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::230-239       492987      0.42%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249       343170      0.30%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::250-259       228547      0.20%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::260-269       165053      0.14%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::270-279       133028      0.11%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::280-289       119226      0.10%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::290-299       108380      0.09%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::overflows      1601659      1.38%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value        10588                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total    116000492                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses    147023211                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses     91378046                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses      3253723                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses       984466                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses     90029778                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses      2492094                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.numTransitions         5687                       # Number of power state transitions (Count)
board.processor.cores8.core.power_state.ticksClkGated::samples         2844                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::mean 549223335.266526                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::stdev 449014580.450567                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::1000-5e+10         2844    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::min_value       106560                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::max_value    999567765                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::total         2844                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON 736021304719                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::CLK_GATED 1561991165498                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles      9583566                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles    423695676                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles    366778326                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles     83957764                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles    173151933                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles    223831429                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts   1162959226                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.ROBFullEvents      6499475                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores8.core.rename.IQFullEvents     47520143                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents     45879247                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents    138904562                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.fullRegistersEvents          720                       # Number of times there has been no free registers (Count)
board.processor.cores8.core.rename.renamedOperands   1289576053                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups   2935047758                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups   1779520525                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups     64140663                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps   1003988137                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps    285587992                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing       962199                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing       959616                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts    127873419                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads      2316394425                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes     2288293924                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts    453496964                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps    882146901                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles      2094332997                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.instsAdded      847412054                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores9.core.nonSpecInstsAdded      4225501                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores9.core.instsIssued     806302349                       # Number of instructions issued (Count)
board.processor.cores9.core.squashedInstsIssued      1816887                       # Number of squashed instructions issued (Count)
board.processor.cores9.core.squashedInstsExamined    177646154                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores9.core.squashedOperandsExamined    196899817                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores9.core.squashedNonSpecRemoved      1099794                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores9.core.numIssuedDist::samples   1136868878                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::mean     0.709231                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::stdev     1.619058                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::0    889263114     78.22%     78.22% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::1     58461613      5.14%     83.36% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::2     47953129      4.22%     87.58% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::3     37843960      3.33%     90.91% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::4     40215941      3.54%     94.45% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::5     24653954      2.17%     96.62% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::6     20998775      1.85%     98.46% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::7     11550722      1.02%     99.48% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::8      5927670      0.52%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::total   1136868878                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntAlu      9263045     54.71%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntMult            0      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntDiv            0      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatAdd            0      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCmp            0      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCvt           48      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMult            0      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMultAcc            0      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatDiv            0      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMisc            0      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatSqrt            0      0.00%     54.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAdd         7916      0.05%     54.75% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAddAcc            0      0.00%     54.75% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAlu      2466678     14.57%     69.32% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCmp          343      0.00%     69.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCvt        55176      0.33%     69.65% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMisc       665271      3.93%     73.58% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMult            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMultAcc            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShift       192658      1.14%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShiftAcc            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdDiv            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSqrt            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAdd          575      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAlu            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCmp            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCvt            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatDiv            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMisc            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMult           25      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMultAcc            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatSqrt            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAdd            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAlu            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceCmp            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAes            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAesMix            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash2            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash2            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma2            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma3            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdPredAlu            0      0.00%     74.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemRead      1538985      9.09%     83.81% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemWrite      1440634      8.51%     92.32% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemRead      1003196      5.92%     98.24% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemWrite       297318      1.76%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statIssuedInstType_0::No_OpClass      5258995      0.65%      0.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntAlu    603786835     74.88%     75.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntMult      2006833      0.25%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntDiv       590455      0.07%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatAdd       247634      0.03%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCvt        30195      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMult            3      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAdd       218308      0.03%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAlu     12730221      1.58%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCmp        58467      0.01%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCvt      1021074      0.13%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMisc      2647362      0.33%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMult            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShift       521529      0.06%     78.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAdd        66535      0.01%     78.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCmp         2485      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCvt       108440      0.01%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatDiv         5450      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMult        38733      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatSqrt           62      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAes            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemRead    102135586     12.67%     90.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemWrite     63377034      7.86%     98.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemRead      6439098      0.80%     99.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemWrite      5011015      0.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::total    806302349                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.issueRate        0.384992                       # Inst issue rate ((Count/Cycle))
board.processor.cores9.core.fuBusy           16931868                       # FU busy when requested (Count)
board.processor.cores9.core.fuBusyRate       0.020999                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores9.core.intInstQueueReads   2695126571                       # Number of integer instruction queue reads (Count)
board.processor.cores9.core.intInstQueueWrites    985576819                       # Number of integer instruction queue writes (Count)
board.processor.cores9.core.intInstQueueWakeupAccesses    754306890                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores9.core.fpInstQueueReads     73095760                       # Number of floating instruction queue reads (Count)
board.processor.cores9.core.fpInstQueueWrites     43991026                       # Number of floating instruction queue writes (Count)
board.processor.cores9.core.fpInstQueueWakeupAccesses     33288992                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores9.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores9.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores9.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores9.core.intAluAccesses    779130547                       # Number of integer alu accesses (Count)
board.processor.cores9.core.fpAluAccesses     38844675                       # Number of floating point alu accesses (Count)
board.processor.cores9.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.numInsts        795716697                       # Number of executed instructions (Count)
board.processor.cores9.core.numLoadInsts    104835262                       # Number of load instructions executed (Count)
board.processor.cores9.core.numSquashedInsts      7705768                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores9.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores9.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores9.core.numRefs         171306726                       # Number of memory reference insts executed (Count)
board.processor.cores9.core.numBranches      81218555                       # Number of branches executed (Count)
board.processor.cores9.core.numStoreInsts     66471464                       # Number of stores executed (Count)
board.processor.cores9.core.numRate          0.379938                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.timesIdled        5587788                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores9.core.idleCycles      957464119                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores9.core.quiesceCycles   4807503053                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores9.core.committedInsts    346845158                       # Number of Instructions Simulated (Count)
board.processor.cores9.core.committedOps    673991216                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.cpi              6.038236                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores9.core.totalCpi         6.038236                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores9.core.ipc              0.165611                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores9.core.totalIpc         0.165611                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores9.core.intRegfileReads   1178426758                       # Number of integer regfile reads (Count)
board.processor.cores9.core.intRegfileWrites    608561318                       # Number of integer regfile writes (Count)
board.processor.cores9.core.fpRegfileReads     52339123                       # Number of floating regfile reads (Count)
board.processor.cores9.core.fpRegfileWrites     27899385                       # Number of floating regfile writes (Count)
board.processor.cores9.core.ccRegfileReads    360529464                       # number of cc regfile reads (Count)
board.processor.cores9.core.ccRegfileWrites    239660297                       # number of cc regfile writes (Count)
board.processor.cores9.core.miscRegfileReads    336705418                       # number of misc regfile reads (Count)
board.processor.cores9.core.miscRegfileWrites       723160                       # number of misc regfile writes (Count)
board.processor.cores9.core.MemDepUnit__0.insertedLoads    113057791                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.insertedStores     73614097                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingLoads     12419572                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingStores     13978428                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.branchPred.lookups    106375004                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.condPredicted     66108725                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condIncorrect      8703544                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.BTBLookups     61109057                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBHits     51056009                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio     0.835490                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.RASUsed     11106955                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores9.core.branchPred.RASIncorrect       418607                       # Number of incorrect RAS predictions. (Count)
board.processor.cores9.core.branchPred.indirectLookups      3960059                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits      1348018                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses      2612041                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted       840653                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.commit.commitSquashedInsts    173701861                       # The number of squashed insts skipped by commit (Count)
board.processor.cores9.core.commit.commitNonSpecStalls      3125707                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores9.core.commit.branchMispredicts      7402252                       # The number of times a branch was mispredicted (Count)
board.processor.cores9.core.commit.numCommittedDist::samples   1108399301                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::mean     0.608076                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::stdev     1.702780                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::0    922172190     83.20%     83.20% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::1     48854822      4.41%     87.61% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::2     31085192      2.80%     90.41% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::3     31441654      2.84%     93.25% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::4     22414651      2.02%     95.27% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::5      8079063      0.73%     96.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::6      5852544      0.53%     96.53% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::7      4521615      0.41%     96.93% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::8     33977570      3.07%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::total   1108399301                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.instsCommitted    346845158                       # Number of instructions committed (Count)
board.processor.cores9.core.commit.opsCommitted    673991216                       # Number of ops (including micro ops) committed (Count)
board.processor.cores9.core.commit.memRefs    141607243                       # Number of memory references committed (Count)
board.processor.cores9.core.commit.loads     86742500                       # Number of loads committed (Count)
board.processor.cores9.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores9.core.commit.membars      1643527                       # Number of memory barriers committed (Count)
board.processor.cores9.core.commit.branches     71664313                       # Number of branches committed (Count)
board.processor.cores9.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores9.core.commit.floating     27300548                       # Number of committed floating point instructions. (Count)
board.processor.cores9.core.commit.integer    643309536                       # Number of committed integer instructions. (Count)
board.processor.cores9.core.commit.functionCalls      8035878                       # Number of function calls committed. (Count)
board.processor.cores9.core.commit.committedInstType_0::No_OpClass       560863      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntAlu    512111213     75.98%     76.07% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntMult      1971391      0.29%     76.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntDiv       549455      0.08%     76.44% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatAdd       171686      0.03%     76.46% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.46% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCvt        27216      0.00%     76.47% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMult            0      0.00%     76.47% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.47% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.47% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.47% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.47% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAdd       196560      0.03%     76.50% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.50% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAlu     12554448      1.86%     78.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCmp        54372      0.01%     78.37% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCvt       932708      0.14%     78.51% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMisc      2569574      0.38%     78.89% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMult            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShift       495027      0.07%     78.96% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.96% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.96% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAdd        58385      0.01%     78.97% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.97% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCmp         2474      0.00%     78.97% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCvt        90754      0.01%     78.98% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatDiv         4483      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMult        33329      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatSqrt           35      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAes            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemRead     83668913     12.41%     91.40% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemWrite     52782706      7.83%     99.24% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemRead      3073587      0.46%     99.69% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemWrite      2082037      0.31%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::total    673991216                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.commitEligibleSamples     33977570                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores9.core.decode.idleCycles    378603912                       # Number of cycles decode is idle (Cycle)
board.processor.cores9.core.decode.blockedCycles    606796836                       # Number of cycles decode is blocked (Cycle)
board.processor.cores9.core.decode.runCycles    123931661                       # Number of cycles decode is running (Cycle)
board.processor.cores9.core.decode.unblockCycles     19629492                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores9.core.decode.squashCycles      7906977                       # Number of cycles decode is squashing (Cycle)
board.processor.cores9.core.decode.branchResolved     48853133                       # Number of times decode resolved a branch (Count)
board.processor.cores9.core.decode.branchMispred      3384830                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores9.core.decode.decodedInsts    894088762                       # Number of instructions handled by decode (Count)
board.processor.cores9.core.decode.squashedInsts     16812000                       # Number of squashed instructions handled by decode (Count)
board.processor.cores9.core.fetch.icacheStallCycles    365130035                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores9.core.fetch.insts     496751205                       # Number of instructions fetch has processed (Count)
board.processor.cores9.core.fetch.branches    106375004                       # Number of branches that fetch encountered (Count)
board.processor.cores9.core.fetch.predictedBranches     63510982                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores9.core.fetch.cycles    702483475                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores9.core.fetch.squashCycles     22512584                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores9.core.fetch.tlbCycles     37949831                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores9.core.fetch.miscStallCycles      3296423                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores9.core.fetch.pendingTrapStallCycles     15785650                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores9.core.fetch.pendingQuiesceStallCycles       267149                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores9.core.fetch.icacheWaitRetryStallCycles       700023                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores9.core.fetch.cacheLines     65199969                       # Number of cache lines fetched (Count)
board.processor.cores9.core.fetch.icacheSquashes      4004496                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores9.core.fetch.tlbSquashes       205628                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores9.core.fetch.nisnDist::samples   1136868878                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::mean     0.862842                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::stdev     2.294027                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::0    972895886     85.58%     85.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::1     11133929      0.98%     86.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::2      9227739      0.81%     87.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::3     11836147      1.04%     88.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::4     18385107      1.62%     90.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::5     13088391      1.15%     91.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::6      8661629      0.76%     91.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::7      8232525      0.72%     92.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::8     83407525      7.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::total   1136868878                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.branchRate     0.050792                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetch.rate       0.237188                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores9.core.iew.squashCycles      7906977                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores9.core.iew.blockCycles    123780176                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores9.core.iew.unblockCycles     89540480                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores9.core.iew.dispatchedInsts    851637555                       # Number of instructions dispatched to IQ (Count)
board.processor.cores9.core.iew.dispSquashedInsts       739656                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores9.core.iew.dispLoadInsts    113057791                       # Number of dispatched load instructions (Count)
board.processor.cores9.core.iew.dispStoreInsts     73614097                       # Number of dispatched store instructions (Count)
board.processor.cores9.core.iew.dispNonSpecInsts      1874731                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores9.core.iew.iqFullEvents       656814                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.lsqFullEvents     88190047                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.memOrderViolationEvents       296621                       # Number of memory order violations (Count)
board.processor.cores9.core.iew.predictedTakenIncorrect      1596761                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores9.core.iew.predictedNotTakenIncorrect      6475439                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores9.core.iew.branchMispredicts      8072200                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores9.core.iew.instsToCommit    792860539                       # Cumulative count of insts sent to commit (Count)
board.processor.cores9.core.iew.writebackCount    787595882                       # Cumulative count of insts written-back (Count)
board.processor.cores9.core.iew.producerInst    549637129                       # Number of instructions producing a value (Count)
board.processor.cores9.core.iew.consumerInst    924190442                       # Number of instructions consuming a value (Count)
board.processor.cores9.core.iew.wbRate       0.376060                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores9.core.iew.wbFanout     0.594723                       # Average fanout of values written-back ((Count/Count))
board.processor.cores9.core.lsq0.forwLoads     13992052                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores9.core.lsq0.squashedLoads     26315259                       # Number of loads squashed (Count)
board.processor.cores9.core.lsq0.ignoredResponses        80614                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores9.core.lsq0.memOrderViolation       296621                       # Number of memory ordering violations (Count)
board.processor.cores9.core.lsq0.squashedStores     18749338                       # Number of stores squashed (Count)
board.processor.cores9.core.lsq0.rescheduledLoads        90341                       # Number of loads that were rescheduled (Count)
board.processor.cores9.core.lsq0.blockedByCache       108719                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores9.core.lsq0.loadToUse::samples     86623092                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::mean    17.189159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::stdev    74.560627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::0-9     80930409     93.43%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::10-19       770611      0.89%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::20-29       568292      0.66%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::30-39        72586      0.08%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::40-49        47869      0.06%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::50-59        91910      0.11%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::60-69        34816      0.04%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::70-79        15002      0.02%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::80-89        15990      0.02%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::90-99        35515      0.04%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::100-109        19177      0.02%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::110-119        19321      0.02%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::120-129        26189      0.03%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::130-139       121923      0.14%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::140-149       287407      0.33%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::150-159       103008      0.12%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::160-169        72908      0.08%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::170-179        58265      0.07%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::180-189       122215      0.14%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::190-199        85096      0.10%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::200-209        77513      0.09%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::210-219        89791      0.10%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::220-229       448355      0.52%     97.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::230-239       377343      0.44%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::240-249       261225      0.30%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::250-259       173365      0.20%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::260-269       136886      0.16%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::270-279       114883      0.13%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::280-289       106084      0.12%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::290-299        95601      0.11%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::overflows      1243537      1.44%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::max_value        18494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::total     86623092                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.mmu.dtb.rdAccesses    106791443                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses     67317631                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses      2032259                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses       866185                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses     68313278                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses      2101290                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28746675759790                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.numTransitions        10959                       # Number of power state transitions (Count)
board.processor.cores9.core.power_state.ticksClkGated::samples         5480                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::mean 292134867.841788                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::stdev 275012323.276323                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::1000-5e+10         5480    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::min_value       216783                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::max_value    999233433                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::total         5480                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON 697412328878                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::CLK_GATED 1600899075773                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.rename.squashCycles      7906977                       # Number of cycles rename is squashing (Cycle)
board.processor.cores9.core.rename.idleCycles    389726594                       # Number of cycles rename is idle (Cycle)
board.processor.cores9.core.rename.blockCycles    287545799                       # Number of cycles rename is blocking (Cycle)
board.processor.cores9.core.rename.serializeStallCycles    108850842                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores9.core.rename.runCycles    131230914                       # Number of cycles rename is running (Cycle)
board.processor.cores9.core.rename.unblockCycles    211607752                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores9.core.rename.renamedInsts    874511013                       # Number of instructions processed by rename (Count)
board.processor.cores9.core.rename.ROBFullEvents      3780557                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores9.core.rename.IQFullEvents     28133861                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores9.core.rename.LQFullEvents     13373193                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores9.core.rename.SQFullEvents    166313551                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores9.core.rename.fullRegistersEvents          197                       # Number of times there has been no free registers (Count)
board.processor.cores9.core.rename.renamedOperands    966126705                       # Number of destination operands rename has renamed (Count)
board.processor.cores9.core.rename.lookups   2165380783                       # Number of register rename lookups that rename has made (Count)
board.processor.cores9.core.rename.intLookups   1319389519                       # Number of integer rename lookups (Count)
board.processor.cores9.core.rename.fpLookups     55254161                       # Number of floating rename lookups (Count)
board.processor.cores9.core.rename.committedMaps    763194255                       # Number of HB maps that are committed (Count)
board.processor.cores9.core.rename.undoneMaps    202932243                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores9.core.rename.serializing      1150663                       # count of serializing insts renamed (Count)
board.processor.cores9.core.rename.tempSerializing      1141620                       # count of temporary serializing insts renamed (Count)
board.processor.cores9.core.rename.skidInsts    101818142                       # count of insts added to the skid buffer (Count)
board.processor.cores9.core.rob.reads      1919679175                       # The number of ROB reads (Count)
board.processor.cores9.core.rob.writes     1723992175                       # The number of ROB writes (Count)
board.processor.cores9.core.thread_0.numInsts    346845158                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps    673991216                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
