{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626349187690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626349187690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 11:39:47 2021 " "Processing started: Thu Jul 15 11:39:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626349187690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1626349187690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testebenchnotasss -c testebenchnotasss --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off testebenchnotasss -c testebenchnotasss --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1626349187690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1626349187875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1626349187875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Found design unit 1: testbench-tb" {  } { { "testbench.vhd" "" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626349193164 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626349193164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1626349193164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nota.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nota.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nota-teste " "Found design unit 1: nota-teste" {  } { { "nota.vhd" "" { Text "/home/nicolase/vhdl/comparadores/nota.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626349193164 ""} { "Info" "ISGN_ENTITY_NAME" "1 nota " "Found entity 1: nota" {  } { { "nota.vhd" "" { Text "/home/nicolase/vhdl/comparadores/nota.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626349193164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1626349193164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1626349193193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "passou testbench.vhd(10) " "Verilog HDL or VHDL warning at testbench.vhd(10): object \"passou\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1626349193194 "|testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exame testbench.vhd(10) " "Verilog HDL or VHDL warning at testbench.vhd(10): object \"exame\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1626349193194 "|testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reprovou testbench.vhd(10) " "Verilog HDL or VHDL warning at testbench.vhd(10): object \"reprovou\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1626349193194 "|testbench"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "testbench.vhd(30) " "VHDL warning at testbench.vhd(30): synthesis ignores all but the first waveform" {  } { { "testbench.vhd" "" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 30 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1626349193194 "|testbench"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "testbench.vhd(31) " "VHDL warning at testbench.vhd(31): synthesis ignores all but the first waveform" {  } { { "testbench.vhd" "" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 31 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1626349193194 "|testbench"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "testbench.vhd(32) " "VHDL warning at testbench.vhd(32): synthesis ignores all but the first waveform" {  } { { "testbench.vhd" "" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 32 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1626349193194 "|testbench"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "testbench.vhd(33) " "VHDL warning at testbench.vhd(33): synthesis ignores all but the first waveform" {  } { { "testbench.vhd" "" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 33 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1626349193194 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nota nota:NTA " "Elaborating entity \"nota\" for hierarchy \"nota:NTA\"" {  } { { "testbench.vhd" "NTA" { Text "/home/nicolase/vhdl/comparadores/testbench.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1626349193197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result nota.vhd(15) " "Verilog HDL or VHDL warning at nota.vhd(15): object \"result\" assigned a value but never read" {  } { { "nota.vhd" "" { Text "/home/nicolase/vhdl/comparadores/nota.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626349193197 "|nota"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626349193331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 11:39:53 2021 " "Processing ended: Thu Jul 15 11:39:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626349193331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626349193331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626349193331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1626349193331 ""}
