{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573402725194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573402725196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 13:18:44 2019 " "Processing started: Sun Nov 10 13:18:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573402725196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573402725196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map timer_teste -c timer_teste --generate_functional_sim_netlist " "Command: quartus_map timer_teste -c timer_teste --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573402725196 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573402725861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_teste-behavior " "Found design unit 1: timer_teste-behavior" {  } { { "timer_teste.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/timer_teste.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726876 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_teste " "Found entity 1: timer_teste" {  } { { "timer_teste.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/timer_teste.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573402726876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator_1b-behavior " "Found design unit 1: subtrator_1b-behavior" {  } { { "somador.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/somador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726885 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator_1b " "Found entity 1: subtrator_1b" {  } { { "somador.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573402726885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_4b-behavior " "Found design unit 1: registrador_4b-behavior" {  } { { "registrador_4b.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/registrador_4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726894 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_4b " "Found entity 1: registrador_4b" {  } { { "registrador_4b.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/registrador_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573402726894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file incrementer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573402726903 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1573402726915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavior " "Found design unit 1: mux-behavior" {  } { { "mux.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726915 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573402726915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementer-behavior " "Found design unit 1: decrementer-behavior" {  } { { "decrementer.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/decrementer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726927 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementer " "Found entity 1: decrementer" {  } { { "decrementer.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/decrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573402726927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrador_1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrador_1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrador_1b-behavior " "Found design unit 1: subtrador_1b-behavior" {  } { { "subtrador_1b.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/subtrador_1b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726935 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrador_1b " "Found entity 1: subtrador_1b" {  } { { "subtrador_1b.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/subtrador_1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573402726935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_counter4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file down_counter4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_counter4b-behavior " "Found design unit 1: down_counter4b-behavior" {  } { { "down_counter4b.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/down_counter4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726947 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_counter4b " "Found entity 1: down_counter4b" {  } { { "down_counter4b.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/down_counter4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573402726947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_4b-behavior " "Found design unit 1: comparator_4b-behavior" {  } { { "comparator_4b.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/comparator_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726958 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_4b " "Found entity 1: comparator_4b" {  } { { "comparator_4b.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/comparator_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573402726958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573402726958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_teste " "Elaborating entity \"timer_teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573402727037 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "decToMux timer_teste.vhd(43) " "VHDL Signal Declaration warning at timer_teste.vhd(43): used implicit default value for signal \"decToMux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer_teste.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/timer_teste.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573402727041 "|timer_teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrementer decrementer:t1 " "Elaborating entity \"decrementer\" for hierarchy \"decrementer:t1\"" {  } { { "timer_teste.vhd" "t1" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/timer_teste.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573402727061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrador_1b decrementer:t1\|subtrador_1b:\\gen:0:uut " "Elaborating entity \"subtrador_1b\" for hierarchy \"decrementer:t1\|subtrador_1b:\\gen:0:uut\"" {  } { { "decrementer.vhd" "\\gen:0:uut" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/decrementer.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573402727073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4b registrador_4b:t2 " "Elaborating entity \"registrador_4b\" for hierarchy \"registrador_4b:t2\"" {  } { { "timer_teste.vhd" "t2" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/timer_teste.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573402727093 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr registrador_4b.vhd(17) " "VHDL Process Statement warning at registrador_4b.vhd(17): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador_4b.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/registrador_4b.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573402727095 "|timer_teste|registrador_4b:t2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:t3 " "Elaborating entity \"mux\" for hierarchy \"mux:t3\"" {  } { { "timer_teste.vhd" "t3" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/timer_teste.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573402727107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ent1 mux.vhd(15) " "VHDL Process Statement warning at mux.vhd(15): signal \"ent1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/mux.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573402727108 "|timer_teste|mux:t3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ent2 mux.vhd(17) " "VHDL Process Statement warning at mux.vhd(17): signal \"ent2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/mux.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573402727109 "|timer_teste|mux:t3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter4b down_counter4b:t4 " "Elaborating entity \"down_counter4b\" for hierarchy \"down_counter4b:t4\"" {  } { { "timer_teste.vhd" "t4" { Text "C:/Users/cyber/Documents/projetos_VHDL/testes/timer_teste.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573402727115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573402727415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 13:18:47 2019 " "Processing ended: Sun Nov 10 13:18:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573402727415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573402727415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573402727415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573402727415 ""}
