// Seed: 724468754
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_6;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    input id_6,
    input id_7,
    output id_8,
    output logic id_9,
    input logic id_10,
    output logic id_11,
    input logic id_12,
    input logic id_13,
    output id_14
);
  logic id_15 = 1'h0;
endmodule
