{"vcs1":{"timestamp_begin":1680317630.007495252, "rt":0.81, "ut":0.24, "st":0.15}}
{"vcselab":{"timestamp_begin":1680317630.850748757, "rt":0.71, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1680317631.586606175, "rt":0.55, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680317629.717219830}
{"VCS_COMP_START_TIME": 1680317629.717219830}
{"VCS_COMP_END_TIME": 1680317632.964177064}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340384}}
{"stitch_vcselab": {"peak_mem": 239008}}
