WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500092 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000092 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250093 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250093 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14403357 heartbeat IPC: 1.063 cumulative IPC: 0.6133 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30670312 heartbeat IPC: 0.6147 cumulative IPC: 0.6142 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 46933594 heartbeat IPC: 0.6149 cumulative IPC: 0.6145 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 63188030 heartbeat IPC: 0.6152 cumulative IPC: 0.6147 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 79452082 heartbeat IPC: 0.6149 cumulative IPC: 0.6147 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 95704395 heartbeat IPC: 0.6153 cumulative IPC: 0.6148 (Simulation time: 00 hr 06 min 58 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 111847434 heartbeat IPC: 0.6195 cumulative IPC: 0.6155 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 128061048 heartbeat IPC: 0.6168 cumulative IPC: 0.6157 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 144279508 heartbeat IPC: 0.6166 cumulative IPC: 0.6158 (Simulation time: 00 hr 10 min 13 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 160494278 heartbeat IPC: 0.6167 cumulative IPC: 0.6159 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 162358894 cumulative IPC: 0.6159 (Simulation time: 00 hr 11 min 51 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 162358894 cumulative IPC: 0.6159 (Simulation time: 00 hr 11 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv22.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6159 instructions: 100000003 cycles: 162358894
CPU 0 Branch Prediction Accuracy: 70.62% MPKI: 52.18 Average ROB Occupancy at Mispredict: 3.479
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.538
BRANCH_INDIRECT: 36.2
BRANCH_CONDITIONAL: 10.2
BRANCH_DIRECT_CALL: 1.65
BRANCH_INDIRECT_CALL: 2.28
BRANCH_RETURN: 1.36

L1D TOTAL        ACCESS:   34897234 HIT:   31187876 MISS:    3709358
L1D LOAD         ACCESS:   20891506 HIT:   18820438 MISS:    2071068
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   14004948 HIT:   12367438 MISS:    1637510
L1D TRANSLATION  ACCESS:        780 HIT:          0 MISS:        780
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.578 cycles
L1I TOTAL        ACCESS:   13623163 HIT:    5307585 MISS:    8315578
L1I LOAD         ACCESS:   13623163 HIT:    5307585 MISS:    8315578
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.205 cycles
L2C TOTAL        ACCESS:   10019237 HIT:    9748989 MISS:     270248
L2C LOAD         ACCESS:    8314745 HIT:    8051073 MISS:     263672
L2C RFO          ACCESS:     588843 HIT:     585718 MISS:       3125
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1114870 HIT:    1111772 MISS:       3098
L2C TRANSLATION  ACCESS:        779 HIT:        426 MISS:        353
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 25.33 cycles
LLC TOTAL        ACCESS:     272210 HIT:     264658 MISS:       7552
LLC LOAD         ACCESS:     263672 HIT:     256158 MISS:       7514
LLC RFO          ACCESS:       3125 HIT:       3123 MISS:          2
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5060 HIT:       5060 MISS:          0
LLC TRANSLATION  ACCESS:        353 HIT:        317 MISS:         36
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 197.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27859779 HIT:   26731390 MISS:    1128389
cpu0_DTLB LOAD         ACCESS:   27859779 HIT:   26731390 MISS:    1128389
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.749 cycles
cpu0_ITLB TOTAL        ACCESS:   12080519 HIT:    9712075 MISS:    2368444
cpu0_ITLB LOAD         ACCESS:   12080519 HIT:    9712075 MISS:    2368444
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.954 cycles
cpu0_STLB TOTAL        ACCESS:    2121214 HIT:    2120439 MISS:        775
cpu0_STLB LOAD         ACCESS:    2121214 HIT:    2120439 MISS:        775
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 44.87 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3483
  ROW_BUFFER_MISS:       4069
 AVG DBUS CONGESTED CYCLE: 3.957
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
