;redcode
;assert 1
	SPL 0, #-502
	CMP -2, <-420
	MOV -1, <-20
	MOV 277, <-20
	DJN -1, @-20
	SUB @121, 103
	SPL -0, 90
	SPL <100, 90
	SPL <100, 90
	SUB #0, -50
	MOV 0, <-20
	ADD 30, 9
	SPL 0, <2
	JMZ 3, 21
	ADD 30, 9
	MOV <1, <26
	SPL <104, 90
	SUB @11, 0
	SUB 11, -200
	SUB #0, 700
	SUB @11, 0
	SPL <100, <-0
	SPL 700, <2
	SPL 700, <2
	SUB 1, @20
	JMZ 3, 21
	JMZ 3, 21
	SUB @11, 0
	JMZ 3, 21
	ADD -110, 9
	SPL 0, #-502
	JMZ 3, 21
	JMZ 3, 21
	SUB 1, @20
	SLT @3, 0
	SUB @7, 6
	SUB 1, @20
	ADD 0, 2
	SUB 3, 21
	SUB @11, 0
	SUB 130, 9
	SPL <0, <2
	SPL 0, #-502
	SLT @3, 0
	JMP <3
	SUB 130, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SPL 0, <2
	MOV 277, <-20
