{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561088214812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561088214828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 00:36:54 2019 " "Processing started: Fri Jun 21 00:36:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561088214828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088214828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microarquitetura -c microarquitetura " "Command: quartus_map --read_settings_files=on --write_settings_files=off microarquitetura -c microarquitetura" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088214828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561088215859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561088215859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/microarquiteturaqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/microarquiteturaqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys " "Found entity 1: microarquiteturaQsys" {  } { { "microarquiteturaQsys/synthesis/microarquiteturaQsys.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088237979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088237979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088237994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088237994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088237994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088237994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_irq_mapper " "Found entity 1: microarquiteturaQsys_irq_mapper" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_irq_mapper.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0 " "Found entity 1: microarquiteturaQsys_mm_interconnect_0" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_rsp_mux " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_rsp_mux" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238041 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_rsp_demux " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_rsp_demux" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_cmd_mux " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_cmd_mux" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_cmd_demux " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_cmd_demux" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microarquiteturaQsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at microarquiteturaQsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561088238057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microarquiteturaQsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at microarquiteturaQsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561088238057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_router_002_default_decode" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238072 ""} { "Info" "ISGN_ENTITY_NAME" "2 microarquiteturaQsys_mm_interconnect_0_router_002 " "Found entity 2: microarquiteturaQsys_mm_interconnect_0_router_002" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microarquiteturaQsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at microarquiteturaQsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561088238072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microarquiteturaQsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at microarquiteturaQsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561088238072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_router_default_decode " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_router_default_decode" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238072 ""} { "Info" "ISGN_ENTITY_NAME" "2 microarquiteturaQsys_mm_interconnect_0_router " "Found entity 2: microarquiteturaQsys_mm_interconnect_0_router" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "microarquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_onchip_memory2_0 " "Found entity 1: microarquiteturaQsys_onchip_memory2_0" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_onchip_memory2_0.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0 " "Found entity 1: microarquiteturaQsys_nios2_gen2_0" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "2 microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "3 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "4 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "5 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "6 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "7 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "8 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "9 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "10 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "11 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "12 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "13 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "14 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "15 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "16 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "17 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "18 microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "19 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "20 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""} { "Info" "ISGN_ENTITY_NAME" "21 microarquiteturaQsys_nios2_gen2_0_cpu " "Found entity 21: microarquiteturaQsys_nios2_gen2_0_cpu" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_test_bench" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_leds " "Found entity 1: microarquiteturaQsys_leds" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_leds.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: microarquiteturaQsys_jtag_uart_0_sim_scfifo_w" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238244 ""} { "Info" "ISGN_ENTITY_NAME" "2 microarquiteturaQsys_jtag_uart_0_scfifo_w " "Found entity 2: microarquiteturaQsys_jtag_uart_0_scfifo_w" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238244 ""} { "Info" "ISGN_ENTITY_NAME" "3 microarquiteturaQsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: microarquiteturaQsys_jtag_uart_0_sim_scfifo_r" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238244 ""} { "Info" "ISGN_ENTITY_NAME" "4 microarquiteturaQsys_jtag_uart_0_scfifo_r " "Found entity 4: microarquiteturaQsys_jtag_uart_0_scfifo_r" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238244 ""} { "Info" "ISGN_ENTITY_NAME" "5 microarquiteturaQsys_jtag_uart_0 " "Found entity 5: microarquiteturaQsys_jtag_uart_0" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/microarquiteturaqsys_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_buttons " "Found entity 1: microarquiteturaQsys_buttons" {  } { { "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_buttons.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquiteturaqsys/synthesis/submodules/init_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file microarquiteturaqsys/synthesis/submodules/init_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_lcd " "Found entity 1: init_lcd" {  } { { "microarquiteturaQsys/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquiteturaQsys/synthesis/submodules/init_lcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquitetura.bdf 1 1 " "Found 1 design units, including 1 entities, in source file microarquitetura.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microarquitetura " "Found entity 1: microarquitetura" {  } { { "microarquitetura.bdf" "" { Schematic "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquitetura.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561088238260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microarquitetura " "Elaborating entity \"microarquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561088238400 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "pin_name5 \"lcd_data_out\[7..0\]\" (ID microarquiteturaQsys:inst) " "Width mismatch in pin_name5 -- source is \"\"lcd_data_out\[7..0\]\" (ID microarquiteturaQsys:inst)\"" {  } { { "microarquitetura.bdf" "" { Schematic "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquitetura.bdf" { { 216 232 264 216 "" "" } { 32 264 568 344 "inst" "" } { 208 56 232 224 "pin_name5" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561088238432 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "pin_name7 \"leds_export\[4..0\]\" (ID microarquiteturaQsys:inst) " "Width mismatch in pin_name7 -- source is \"\"leds_export\[4..0\]\" (ID microarquiteturaQsys:inst)\"" {  } { { "microarquitetura.bdf" "" { Schematic "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquitetura.bdf" { { 272 232 264 272 "" "" } { 32 264 568 344 "inst" "" } { 264 56 232 280 "pin_name7" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561088238432 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "buttons_export\[3..0\] microarquiteturaQsys inst \"pin_name1\" " "Width mismatch in port \"buttons_export\[3..0\]\" of instance \"inst\" and type microarquiteturaQsys -- source is \"\"pin_name1\"\"" {  } { { "microarquitetura.bdf" "" { Schematic "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/microarquitetura.bdf" { { 104 256 264 104 "" "" } { 40 216 256 40 "" "" } { 40 256 256 56 "" "" } { 56 208 256 56 "" "" } { 72 208 256 72 "" "" } { 56 256 256 72 "" "" } { 88 208 256 88 "" "" } { 72 256 256 88 "" "" } { 88 256 256 104 "" "" } { 32 40 216 48 "pin_name1" "" } { 32 264 568 344 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561088238432 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561088238432 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/output_files/microarquitetura.map.smsg " "Generated suppressed messages file C:/Users/Jaevillen/Desktop/Ecomp/MI - Sistemas Digitais/Problema_1/microarquitetura/output_files/microarquitetura.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088238541 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561088240384 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 21 00:37:20 2019 " "Processing ended: Fri Jun 21 00:37:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561088240384 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561088240384 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561088240384 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088240384 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561088241181 ""}
