void\r\nF_1 (\r\nT_1 * V_1 ,\r\nint V_2 ,\r\nT_2 V_3 )\r\n{\r\nT_3 V_4 ;\r\nT_4 V_5 ;\r\nint V_6 ;\r\nfor ( V_6 = 0 ; V_6 < V_2 ; V_6 ++ ) {\r\nT_4 * V_7 = F_2 ( V_1 , V_6 ) ;\r\nV_5 . V_8 = F_3 ( & V_7 -> V_8 ) ;\r\nV_5 . V_9 = F_3 ( & V_7 -> V_9 ) ;\r\nF_4 ( & V_5 , & V_4 ) ;\r\nif ( V_3 == V_10 )\r\nASSERT ( V_4 . V_11 == V_12 ) ;\r\n}\r\n}\r\nint\r\nF_5 (\r\nT_5 * V_13 ,\r\nT_6 * V_14 )\r\n{\r\nT_7 * V_15 ;\r\nint V_16 ;\r\nint error = 0 ;\r\nT_8 V_17 ;\r\nif ( F_6 ( F_7 ( V_14 -> V_18 ) +\r\nF_8 ( V_14 -> V_19 ) >\r\nF_9 ( V_14 -> V_20 ) ) ) {\r\nF_10 ( V_13 -> V_21 ,\r\nL_1 ,\r\n( unsigned long long ) V_13 -> V_22 ,\r\n( int ) ( F_7 ( V_14 -> V_18 ) +\r\nF_8 ( V_14 -> V_19 ) ) ,\r\n( unsigned long long )\r\nF_9 ( V_14 -> V_20 ) ) ;\r\nF_11 ( L_2 , V_23 ,\r\nV_13 -> V_21 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nif ( F_6 ( V_14 -> V_25 > V_13 -> V_21 -> V_26 . V_27 ) ) {\r\nF_10 ( V_13 -> V_21 , L_3 ,\r\n( unsigned long long ) V_13 -> V_22 ,\r\nV_14 -> V_25 ) ;\r\nF_11 ( L_4 , V_23 ,\r\nV_13 -> V_21 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nif ( F_6 ( ( V_13 -> V_28 . V_29 & V_30 ) &&\r\n! V_13 -> V_21 -> V_31 ) ) {\r\nF_10 ( V_13 -> V_21 ,\r\nL_5 ,\r\nV_13 -> V_22 ) ;\r\nF_11 ( L_6 ,\r\nV_23 , V_13 -> V_21 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nswitch ( V_13 -> V_28 . V_32 & V_33 ) {\r\ncase V_34 :\r\ncase V_35 :\r\ncase V_36 :\r\ncase V_37 :\r\nif ( F_6 ( V_14 -> V_38 != V_39 ) ) {\r\nF_11 ( L_7 , V_23 ,\r\nV_13 -> V_21 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nV_13 -> V_28 . V_17 = 0 ;\r\nV_13 -> V_40 . V_41 . V_42 = F_13 ( V_14 ) ;\r\nbreak;\r\ncase V_43 :\r\ncase V_44 :\r\ncase V_45 :\r\nswitch ( V_14 -> V_38 ) {\r\ncase V_46 :\r\nif ( F_6 ( F_14 ( F_8 ( V_14 -> V_32 ) ) ) ) {\r\nF_10 ( V_13 -> V_21 ,\r\nL_8 ,\r\n( unsigned long long ) V_13 -> V_22 ) ;\r\nF_11 ( L_9 ,\r\nV_23 ,\r\nV_13 -> V_21 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nV_17 = F_9 ( V_14 -> V_17 ) ;\r\nif ( F_6 ( V_17 < 0 ||\r\nV_17 > F_15 ( V_14 , V_13 -> V_21 ) ) ) {\r\nF_10 ( V_13 -> V_21 ,\r\nL_10 ,\r\n( unsigned long long ) V_13 -> V_22 ,\r\n( long long ) V_17 ) ;\r\nF_11 ( L_11 ,\r\nV_23 ,\r\nV_13 -> V_21 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nV_16 = ( int ) V_17 ;\r\nerror = F_16 ( V_13 , V_14 , V_47 , V_16 ) ;\r\nbreak;\r\ncase V_48 :\r\nerror = F_17 ( V_13 , V_14 , V_47 ) ;\r\nbreak;\r\ncase V_49 :\r\nerror = F_18 ( V_13 , V_14 , V_47 ) ;\r\nbreak;\r\ndefault:\r\nF_19 ( L_12 , V_23 ,\r\nV_13 -> V_21 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nF_19 ( L_13 , V_23 , V_13 -> V_21 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nif ( error ) {\r\nreturn error ;\r\n}\r\nif ( ! F_20 ( V_14 ) )\r\nreturn 0 ;\r\nASSERT ( V_13 -> V_50 == NULL ) ;\r\nV_13 -> V_50 = F_21 ( V_51 , V_52 | V_53 ) ;\r\nswitch ( V_14 -> V_54 ) {\r\ncase V_46 :\r\nV_15 = ( T_7 * ) F_22 ( V_14 ) ;\r\nV_16 = F_8 ( V_15 -> V_55 . V_56 ) ;\r\nif ( F_6 ( V_16 < sizeof( struct V_57 ) ) ) {\r\nF_10 ( V_13 -> V_21 ,\r\nL_14 ,\r\n( unsigned long long ) V_13 -> V_22 ,\r\n( long long ) V_16 ) ;\r\nF_11 ( L_15 ,\r\nV_23 ,\r\nV_13 -> V_21 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nerror = F_16 ( V_13 , V_14 , V_58 , V_16 ) ;\r\nbreak;\r\ncase V_48 :\r\nerror = F_17 ( V_13 , V_14 , V_58 ) ;\r\nbreak;\r\ncase V_49 :\r\nerror = F_18 ( V_13 , V_14 , V_58 ) ;\r\nbreak;\r\ndefault:\r\nerror = F_12 ( V_24 ) ;\r\nbreak;\r\n}\r\nif ( error ) {\r\nF_23 ( V_51 , V_13 -> V_50 ) ;\r\nV_13 -> V_50 = NULL ;\r\nF_24 ( V_13 , V_47 ) ;\r\n}\r\nreturn error ;\r\n}\r\nSTATIC int\r\nF_16 (\r\nT_5 * V_13 ,\r\nT_6 * V_14 ,\r\nint V_59 ,\r\nint V_16 )\r\n{\r\nT_1 * V_1 ;\r\nint V_60 ;\r\nif ( F_6 ( V_16 > F_25 ( V_14 , V_13 -> V_21 , V_59 ) ) ) {\r\nF_10 ( V_13 -> V_21 ,\r\nL_16 ,\r\n( unsigned long long ) V_13 -> V_22 , V_16 ,\r\nF_25 ( V_14 , V_13 -> V_21 , V_59 ) ) ;\r\nF_11 ( L_17 , V_23 ,\r\nV_13 -> V_21 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nV_1 = F_26 ( V_13 , V_59 ) ;\r\nV_60 = 0 ;\r\nif ( V_16 == 0 )\r\nV_1 -> V_61 . V_62 = NULL ;\r\nelse if ( V_16 <= sizeof( V_1 -> V_41 . V_63 ) )\r\nV_1 -> V_61 . V_62 = V_1 -> V_41 . V_63 ;\r\nelse {\r\nV_60 = F_27 ( V_16 , 4 ) ;\r\nV_1 -> V_61 . V_62 = F_28 ( V_60 , V_52 | V_53 ) ;\r\n}\r\nV_1 -> V_64 = V_16 ;\r\nV_1 -> V_65 = V_60 ;\r\nif ( V_16 )\r\nmemcpy ( V_1 -> V_61 . V_62 , F_29 ( V_14 , V_59 ) , V_16 ) ;\r\nV_1 -> V_66 &= ~ V_67 ;\r\nV_1 -> V_66 |= V_68 ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_17 (\r\nT_5 * V_13 ,\r\nT_6 * V_14 ,\r\nint V_59 )\r\n{\r\nT_9 * V_69 ;\r\nT_1 * V_1 ;\r\nint V_70 ;\r\nint V_16 ;\r\nint V_6 ;\r\nV_1 = F_26 ( V_13 , V_59 ) ;\r\nV_70 = F_30 ( V_14 , V_59 ) ;\r\nV_16 = V_70 * ( V_71 ) sizeof( T_9 ) ;\r\nif ( F_6 ( V_16 < 0 || V_16 > F_25 ( V_14 , V_13 -> V_21 , V_59 ) ) ) {\r\nF_10 ( V_13 -> V_21 , L_18 ,\r\n( unsigned long long ) V_13 -> V_22 , V_70 ) ;\r\nF_11 ( L_19 , V_23 ,\r\nV_13 -> V_21 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nV_1 -> V_65 = 0 ;\r\nif ( V_70 == 0 )\r\nV_1 -> V_61 . V_72 = NULL ;\r\nelse if ( V_70 <= V_73 )\r\nV_1 -> V_61 . V_72 = V_1 -> V_41 . V_74 ;\r\nelse\r\nF_31 ( V_1 , 0 , V_70 ) ;\r\nV_1 -> V_64 = V_16 ;\r\nif ( V_16 ) {\r\nV_69 = ( T_9 * ) F_29 ( V_14 , V_59 ) ;\r\nF_1 ( V_1 , V_70 , F_32 ( V_13 ) ) ;\r\nfor ( V_6 = 0 ; V_6 < V_70 ; V_6 ++ , V_69 ++ ) {\r\nT_4 * V_7 = F_2 ( V_1 , V_6 ) ;\r\nV_7 -> V_8 = F_33 ( & V_69 -> V_8 ) ;\r\nV_7 -> V_9 = F_33 ( & V_69 -> V_9 ) ;\r\n}\r\nF_34 ( V_13 , V_70 , V_59 ) ;\r\nif ( V_59 != V_47 ||\r\nF_32 ( V_13 ) == V_10 )\r\nif ( F_6 ( F_35 (\r\nV_1 , 0 , V_70 ) ) ) {\r\nF_19 ( L_20 ,\r\nV_23 ,\r\nV_13 -> V_21 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\n}\r\nV_1 -> V_66 |= V_67 ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_18 (\r\nT_5 * V_13 ,\r\nT_6 * V_14 ,\r\nint V_59 )\r\n{\r\nstruct V_75 * V_76 = V_13 -> V_21 ;\r\nT_10 * V_77 ;\r\nT_1 * V_1 ;\r\nint V_2 ;\r\nint V_16 ;\r\nV_1 = F_26 ( V_13 , V_59 ) ;\r\nV_77 = ( T_10 * ) F_29 ( V_14 , V_59 ) ;\r\nV_16 = F_36 ( V_76 , V_77 ) ;\r\nV_2 = F_8 ( V_77 -> V_78 ) ;\r\nif ( F_6 ( F_37 ( V_13 , V_59 ) <=\r\nF_38 ( V_13 , V_59 ) ||\r\nF_39 ( V_2 ) >\r\nF_25 ( V_14 , V_76 , V_59 ) ||\r\nF_37 ( V_13 , V_59 ) > V_13 -> V_28 . V_20 ) ) {\r\nF_10 ( V_76 , L_21 ,\r\n( unsigned long long ) V_13 -> V_22 ) ;\r\nF_11 ( L_22 , V_23 ,\r\nV_76 , V_14 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nV_1 -> V_79 = V_16 ;\r\nV_1 -> V_80 = F_28 ( V_16 , V_52 | V_53 ) ;\r\nASSERT ( V_1 -> V_80 != NULL ) ;\r\nF_40 ( V_13 , V_77 , F_25 ( V_14 , V_13 -> V_21 , V_59 ) ,\r\nV_1 -> V_80 , V_16 ) ;\r\nV_1 -> V_66 &= ~ V_67 ;\r\nV_1 -> V_66 |= V_81 ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_41 (\r\nT_11 * V_82 ,\r\nT_5 * V_13 ,\r\nint V_59 )\r\n{\r\nint error ;\r\nT_1 * V_1 ;\r\nT_12 V_83 ;\r\nASSERT ( F_42 ( V_13 , V_84 ) ) ;\r\nif ( F_6 ( F_43 ( V_13 , V_59 ) != V_49 ) ) {\r\nF_19 ( L_23 , V_23 ,\r\nV_13 -> V_21 ) ;\r\nreturn F_12 ( V_24 ) ;\r\n}\r\nV_83 = F_37 ( V_13 , V_59 ) ;\r\nV_1 = F_26 ( V_13 , V_59 ) ;\r\nV_1 -> V_64 = V_1 -> V_65 = 0 ;\r\nV_1 -> V_66 |= V_67 ;\r\nF_31 ( V_1 , 0 , V_83 ) ;\r\nerror = F_44 ( V_82 , V_13 , V_59 ) ;\r\nif ( error ) {\r\nF_45 ( V_1 ) ;\r\nV_1 -> V_66 &= ~ V_67 ;\r\nreturn error ;\r\n}\r\nF_1 ( V_1 , V_83 , F_32 ( V_13 ) ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_46 (\r\nT_5 * V_13 ,\r\nint V_85 ,\r\nint V_59 )\r\n{\r\nstruct V_75 * V_76 = V_13 -> V_21 ;\r\nint V_86 ;\r\nT_1 * V_1 ;\r\nstruct V_87 * V_88 ;\r\nint V_89 ;\r\nT_13 V_90 ;\r\nchar * V_91 ;\r\nchar * V_92 ;\r\nif ( V_85 == 0 ) {\r\nreturn;\r\n}\r\nV_1 = F_26 ( V_13 , V_59 ) ;\r\nif ( V_85 > 0 ) {\r\nif ( V_1 -> V_79 == 0 ) {\r\nV_90 = F_47 ( V_76 , V_85 ) ;\r\nV_1 -> V_80 = F_28 ( V_90 , V_52 | V_53 ) ;\r\nV_1 -> V_79 = ( int ) V_90 ;\r\nreturn;\r\n}\r\nV_86 = F_48 ( V_76 , V_1 -> V_79 , 0 ) ;\r\nV_89 = V_86 + V_85 ;\r\nV_90 = F_47 ( V_76 , V_89 ) ;\r\nV_1 -> V_80 = F_49 ( V_1 -> V_80 , V_90 ,\r\nF_47 ( V_76 , V_86 ) ,\r\nV_52 | V_53 ) ;\r\nV_92 = ( char * ) F_50 ( V_76 , V_1 -> V_80 , 1 ,\r\nV_1 -> V_79 ) ;\r\nV_91 = ( char * ) F_50 ( V_76 , V_1 -> V_80 , 1 ,\r\n( int ) V_90 ) ;\r\nV_1 -> V_79 = ( int ) V_90 ;\r\nASSERT ( F_51 ( V_1 -> V_80 ) <=\r\nF_52 ( V_13 , V_59 ) ) ;\r\nmemmove ( V_91 , V_92 , V_86 * ( V_71 ) sizeof( V_93 ) ) ;\r\nreturn;\r\n}\r\nASSERT ( ( V_1 -> V_80 != NULL ) && ( V_1 -> V_79 > 0 ) ) ;\r\nV_86 = F_48 ( V_76 , V_1 -> V_79 , 0 ) ;\r\nV_89 = V_86 + V_85 ;\r\nASSERT ( V_89 >= 0 ) ;\r\nif ( V_89 > 0 )\r\nV_90 = F_47 ( V_76 , V_89 ) ;\r\nelse\r\nV_90 = 0 ;\r\nif ( V_90 > 0 ) {\r\nV_88 = F_28 ( V_90 , V_52 | V_53 ) ;\r\nmemcpy ( V_88 , V_1 -> V_80 ,\r\nF_53 ( V_13 -> V_21 ) ) ;\r\n} else {\r\nV_88 = NULL ;\r\nV_1 -> V_66 &= ~ V_81 ;\r\n}\r\nif ( V_89 > 0 ) {\r\nV_92 = ( char * ) F_54 ( V_76 , V_1 -> V_80 , 1 ) ;\r\nV_91 = ( char * ) F_54 ( V_76 , V_88 , 1 ) ;\r\nmemcpy ( V_91 , V_92 , V_89 * ( V_71 ) sizeof( T_9 ) ) ;\r\nV_92 = ( char * ) F_50 ( V_76 , V_1 -> V_80 , 1 ,\r\nV_1 -> V_79 ) ;\r\nV_91 = ( char * ) F_50 ( V_76 , V_88 , 1 ,\r\n( int ) V_90 ) ;\r\nmemcpy ( V_91 , V_92 , V_89 * ( V_71 ) sizeof( V_93 ) ) ;\r\n}\r\nF_55 ( V_1 -> V_80 ) ;\r\nV_1 -> V_80 = V_88 ;\r\nV_1 -> V_79 = ( int ) V_90 ;\r\nif ( V_1 -> V_80 )\r\nASSERT ( F_51 ( V_1 -> V_80 ) <=\r\nF_52 ( V_13 , V_59 ) ) ;\r\nreturn;\r\n}\r\nvoid\r\nF_56 (\r\nT_5 * V_13 ,\r\nint V_94 ,\r\nint V_59 )\r\n{\r\nT_1 * V_1 ;\r\nint V_90 ;\r\nint V_60 ;\r\nif ( V_94 == 0 ) {\r\nreturn;\r\n}\r\nV_1 = F_26 ( V_13 , V_59 ) ;\r\nV_90 = ( int ) V_1 -> V_64 + V_94 ;\r\nASSERT ( V_90 >= 0 ) ;\r\nif ( V_90 == 0 ) {\r\nif ( V_1 -> V_61 . V_62 != V_1 -> V_41 . V_63 ) {\r\nF_55 ( V_1 -> V_61 . V_62 ) ;\r\n}\r\nV_1 -> V_61 . V_62 = NULL ;\r\nV_60 = 0 ;\r\n} else if ( V_90 <= sizeof( V_1 -> V_41 . V_63 ) ) {\r\nif ( V_1 -> V_61 . V_62 == NULL ) {\r\nV_1 -> V_61 . V_62 = V_1 -> V_41 . V_63 ;\r\n} else if ( V_1 -> V_61 . V_62 != V_1 -> V_41 . V_63 ) {\r\nASSERT ( V_1 -> V_65 != 0 ) ;\r\nmemcpy ( V_1 -> V_41 . V_63 , V_1 -> V_61 . V_62 ,\r\nV_90 ) ;\r\nF_55 ( V_1 -> V_61 . V_62 ) ;\r\nV_1 -> V_61 . V_62 = V_1 -> V_41 . V_63 ;\r\n}\r\nV_60 = 0 ;\r\n} else {\r\nV_60 = F_27 ( V_90 , 4 ) ;\r\nif ( V_1 -> V_61 . V_62 == NULL ) {\r\nASSERT ( V_1 -> V_65 == 0 ) ;\r\nV_1 -> V_61 . V_62 = F_28 ( V_60 ,\r\nV_52 | V_53 ) ;\r\n} else if ( V_1 -> V_61 . V_62 != V_1 -> V_41 . V_63 ) {\r\nif ( V_1 -> V_65 != V_60 ) {\r\nV_1 -> V_61 . V_62 =\r\nF_49 ( V_1 -> V_61 . V_62 ,\r\nV_60 ,\r\nV_1 -> V_65 ,\r\nV_52 | V_53 ) ;\r\n}\r\n} else {\r\nASSERT ( V_1 -> V_65 == 0 ) ;\r\nV_1 -> V_61 . V_62 = F_28 ( V_60 ,\r\nV_52 | V_53 ) ;\r\nmemcpy ( V_1 -> V_61 . V_62 , V_1 -> V_41 . V_63 ,\r\nV_1 -> V_64 ) ;\r\n}\r\n}\r\nV_1 -> V_65 = V_60 ;\r\nV_1 -> V_64 = V_90 ;\r\nASSERT ( V_1 -> V_64 <= F_52 ( V_13 , V_59 ) ) ;\r\n}\r\nvoid\r\nF_24 (\r\nT_5 * V_13 ,\r\nint V_59 )\r\n{\r\nT_1 * V_1 ;\r\nV_1 = F_26 ( V_13 , V_59 ) ;\r\nif ( V_1 -> V_80 != NULL ) {\r\nF_55 ( V_1 -> V_80 ) ;\r\nV_1 -> V_80 = NULL ;\r\n}\r\nif ( F_43 ( V_13 , V_59 ) == V_46 ) {\r\nif ( ( V_1 -> V_61 . V_62 != V_1 -> V_41 . V_63 ) &&\r\n( V_1 -> V_61 . V_62 != NULL ) ) {\r\nASSERT ( V_1 -> V_65 != 0 ) ;\r\nF_55 ( V_1 -> V_61 . V_62 ) ;\r\nV_1 -> V_61 . V_62 = NULL ;\r\nV_1 -> V_65 = 0 ;\r\n}\r\n} else if ( ( V_1 -> V_66 & V_67 ) &&\r\n( ( V_1 -> V_66 & V_95 ) ||\r\n( ( V_1 -> V_61 . V_72 != NULL ) &&\r\n( V_1 -> V_61 . V_72 != V_1 -> V_41 . V_74 ) ) ) ) {\r\nASSERT ( V_1 -> V_65 != 0 ) ;\r\nF_45 ( V_1 ) ;\r\n}\r\nASSERT ( V_1 -> V_61 . V_72 == NULL ||\r\nV_1 -> V_61 . V_72 == V_1 -> V_41 . V_74 ) ;\r\nASSERT ( V_1 -> V_65 == 0 ) ;\r\nif ( V_59 == V_58 ) {\r\nF_23 ( V_51 , V_13 -> V_50 ) ;\r\nV_13 -> V_50 = NULL ;\r\n}\r\n}\r\nint\r\nF_57 (\r\nT_5 * V_13 ,\r\nT_9 * V_69 ,\r\nint V_59 )\r\n{\r\nint V_96 ;\r\nint V_6 ;\r\nT_1 * V_1 ;\r\nint V_2 ;\r\nT_14 V_97 ;\r\nV_1 = F_26 ( V_13 , V_59 ) ;\r\nASSERT ( F_42 ( V_13 , V_84 | V_98 ) ) ;\r\nASSERT ( V_1 -> V_64 > 0 ) ;\r\nV_2 = V_1 -> V_64 / ( V_71 ) sizeof( T_9 ) ;\r\nF_34 ( V_13 , V_2 , V_59 ) ;\r\nASSERT ( V_2 > 0 ) ;\r\nV_96 = 0 ;\r\nfor ( V_6 = 0 ; V_6 < V_2 ; V_6 ++ ) {\r\nT_4 * V_7 = F_2 ( V_1 , V_6 ) ;\r\nV_97 = F_58 ( V_7 ) ;\r\nif ( F_59 ( V_97 ) ) {\r\ncontinue;\r\n}\r\nF_60 ( V_7 -> V_8 , & V_69 -> V_8 ) ;\r\nF_60 ( V_7 -> V_9 , & V_69 -> V_9 ) ;\r\nV_69 ++ ;\r\nV_96 ++ ;\r\n}\r\nASSERT ( V_96 != 0 ) ;\r\nF_1 ( V_1 , V_96 , F_32 ( V_13 ) ) ;\r\nreturn ( V_96 * ( V_71 ) sizeof( T_9 ) ) ;\r\n}\r\nvoid\r\nF_61 (\r\nT_5 * V_13 ,\r\nT_6 * V_14 ,\r\nT_15 * V_99 ,\r\nint V_59 ,\r\nT_16 * V_100 )\r\n{\r\nchar * V_101 ;\r\nT_1 * V_1 ;\r\nT_17 * V_76 ;\r\nstatic const short V_102 [ 2 ] =\r\n{ V_103 , V_104 } ;\r\nstatic const short V_105 [ 2 ] =\r\n{ V_106 , V_107 } ;\r\nstatic const short V_108 [ 2 ] =\r\n{ V_109 , V_110 } ;\r\nif ( ! V_99 )\r\nreturn;\r\nV_1 = F_26 ( V_13 , V_59 ) ;\r\nif ( ! V_1 ) {\r\nASSERT ( V_59 == V_58 ) ;\r\nreturn;\r\n}\r\nV_101 = F_29 ( V_14 , V_59 ) ;\r\nV_76 = V_13 -> V_21 ;\r\nswitch ( F_43 ( V_13 , V_59 ) ) {\r\ncase V_46 :\r\nif ( ( V_99 -> V_111 & V_105 [ V_59 ] ) &&\r\n( V_1 -> V_64 > 0 ) ) {\r\nASSERT ( V_1 -> V_61 . V_62 != NULL ) ;\r\nASSERT ( V_1 -> V_64 <= F_52 ( V_13 , V_59 ) ) ;\r\nmemcpy ( V_101 , V_1 -> V_61 . V_62 , V_1 -> V_64 ) ;\r\n}\r\nbreak;\r\ncase V_48 :\r\nASSERT ( ( V_1 -> V_66 & V_67 ) ||\r\n! ( V_99 -> V_111 & V_108 [ V_59 ] ) ) ;\r\nif ( ( V_99 -> V_111 & V_108 [ V_59 ] ) &&\r\n( V_1 -> V_64 > 0 ) ) {\r\nASSERT ( F_2 ( V_1 , 0 ) ) ;\r\nASSERT ( F_37 ( V_13 , V_59 ) > 0 ) ;\r\n( void ) F_57 ( V_13 , ( T_9 * ) V_101 ,\r\nV_59 ) ;\r\n}\r\nbreak;\r\ncase V_49 :\r\nif ( ( V_99 -> V_111 & V_102 [ V_59 ] ) &&\r\n( V_1 -> V_79 > 0 ) ) {\r\nASSERT ( V_1 -> V_80 != NULL ) ;\r\nASSERT ( F_51 ( V_1 -> V_80 ) <=\r\nF_52 ( V_13 , V_59 ) ) ;\r\nF_62 ( V_76 , V_1 -> V_80 , V_1 -> V_79 ,\r\n( T_10 * ) V_101 ,\r\nF_25 ( V_14 , V_76 , V_59 ) ) ;\r\n}\r\nbreak;\r\ncase V_39 :\r\nif ( V_99 -> V_111 & V_112 ) {\r\nASSERT ( V_59 == V_47 ) ;\r\nF_63 ( V_14 , V_13 -> V_40 . V_41 . V_42 ) ;\r\n}\r\nbreak;\r\ncase V_113 :\r\nif ( V_99 -> V_111 & V_114 ) {\r\nASSERT ( V_59 == V_47 ) ;\r\nmemcpy ( F_64 ( V_14 ) ,\r\n& V_13 -> V_40 . V_41 . V_115 ,\r\nsizeof( V_116 ) ) ;\r\n}\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nT_4 *\r\nF_2 (\r\nT_1 * V_1 ,\r\nT_12 V_117 )\r\n{\r\nASSERT ( V_117 >= 0 ) ;\r\nASSERT ( V_117 < V_1 -> V_64 / sizeof( T_9 ) ) ;\r\nif ( ( V_1 -> V_66 & V_95 ) && ( V_117 == 0 ) ) {\r\nreturn V_1 -> V_61 . V_118 -> V_119 ;\r\n} else if ( V_1 -> V_66 & V_95 ) {\r\nT_18 * V_120 ;\r\nint V_121 = 0 ;\r\nT_12 V_122 = V_117 ;\r\nV_120 = F_65 ( V_1 , & V_122 , & V_121 , 0 ) ;\r\nreturn & V_120 -> V_119 [ V_122 ] ;\r\n} else if ( V_1 -> V_64 ) {\r\nreturn & V_1 -> V_61 . V_72 [ V_117 ] ;\r\n} else {\r\nreturn NULL ;\r\n}\r\n}\r\nvoid\r\nF_66 (\r\nT_5 * V_13 ,\r\nT_12 V_117 ,\r\nT_12 V_123 ,\r\nT_3 * V_124 ,\r\nint V_125 )\r\n{\r\nT_1 * V_1 = ( V_125 & V_126 ) ? V_13 -> V_50 : & V_13 -> V_40 ;\r\nT_12 V_6 ;\r\nF_67 ( V_13 , V_117 , V_124 , V_125 , V_127 ) ;\r\nASSERT ( V_1 -> V_66 & V_67 ) ;\r\nF_31 ( V_1 , V_117 , V_123 ) ;\r\nfor ( V_6 = V_117 ; V_6 < V_117 + V_123 ; V_6 ++ , V_124 ++ )\r\nF_68 ( F_2 ( V_1 , V_6 ) , V_124 ) ;\r\n}\r\nvoid\r\nF_31 (\r\nT_1 * V_1 ,\r\nT_12 V_117 ,\r\nint V_128 )\r\n{\r\nint V_94 ;\r\nint V_90 ;\r\nT_12 V_83 ;\r\nV_83 = V_1 -> V_64 / ( V_71 ) sizeof( T_9 ) ;\r\nASSERT ( ( V_117 >= 0 ) && ( V_117 <= V_83 ) ) ;\r\nV_94 = V_128 * sizeof( T_9 ) ;\r\nV_90 = V_1 -> V_64 + V_94 ;\r\nif ( V_83 + V_128 <= V_73 ) {\r\nif ( V_117 < V_83 ) {\r\nmemmove ( & V_1 -> V_41 . V_74 [ V_117 + V_128 ] ,\r\n& V_1 -> V_41 . V_74 [ V_117 ] ,\r\n( V_83 - V_117 ) * sizeof( T_9 ) ) ;\r\nmemset ( & V_1 -> V_41 . V_74 [ V_117 ] , 0 , V_94 ) ;\r\n}\r\nV_1 -> V_61 . V_72 = V_1 -> V_41 . V_74 ;\r\nV_1 -> V_65 = 0 ;\r\n}\r\nelse if ( V_83 + V_128 <= V_129 ) {\r\nF_69 ( V_1 , V_90 ) ;\r\nif ( V_117 < V_83 ) {\r\nmemmove ( & V_1 -> V_61 . V_72 [ V_117 + V_128 ] ,\r\n& V_1 -> V_61 . V_72 [ V_117 ] ,\r\n( V_83 - V_117 ) * sizeof( T_9 ) ) ;\r\nmemset ( & V_1 -> V_61 . V_72 [ V_117 ] , 0 , V_94 ) ;\r\n}\r\n}\r\nelse {\r\nT_18 * V_120 ;\r\nint V_121 = 0 ;\r\nint V_122 = V_117 ;\r\nASSERT ( V_83 + V_128 > V_129 ) ;\r\nif ( V_1 -> V_66 & V_95 ) {\r\nV_120 = F_65 ( V_1 , & V_122 , & V_121 , 1 ) ;\r\n} else {\r\nF_70 ( V_1 ) ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_120 = V_1 -> V_61 . V_118 ;\r\n}\r\nif ( V_120 && V_120 -> V_130 + V_128 <= V_129 ) {\r\nif ( V_122 < V_120 -> V_130 ) {\r\nmemmove ( & V_120 -> V_119 [ V_122 + V_128 ] ,\r\n& V_120 -> V_119 [ V_122 ] ,\r\n( V_120 -> V_130 - V_122 ) *\r\nsizeof( T_9 ) ) ;\r\nmemset ( & V_120 -> V_119 [ V_122 ] , 0 , V_94 ) ;\r\n}\r\nV_120 -> V_130 += V_128 ;\r\nF_71 ( V_1 , V_121 + 1 , V_128 ) ;\r\n}\r\nelse if ( V_120 ) {\r\nF_72 ( V_1 ,\r\nV_121 , V_122 , V_128 ) ;\r\n}\r\nelse {\r\nV_71 V_123 = V_128 ;\r\nwhile ( V_123 ) {\r\nV_120 = F_73 ( V_1 , V_121 ) ;\r\nV_120 -> V_130 = F_74 ( V_123 , V_129 ) ;\r\nV_123 -= V_120 -> V_130 ;\r\nif ( V_123 )\r\nV_121 ++ ;\r\n}\r\n}\r\n}\r\nV_1 -> V_64 = V_90 ;\r\n}\r\nvoid\r\nF_72 (\r\nT_1 * V_1 ,\r\nint V_121 ,\r\nT_12 V_117 ,\r\nint V_123 )\r\n{\r\nint V_94 ;\r\nT_18 * V_120 ;\r\nT_12 V_128 ;\r\nT_12 V_131 ;\r\nT_12 V_132 ;\r\nT_9 * V_133 = NULL ;\r\nint V_134 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_120 = & V_1 -> V_61 . V_118 [ V_121 ] ;\r\nV_132 = V_120 -> V_130 - V_117 ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nif ( V_132 ) {\r\nV_94 = V_132 * sizeof( T_9 ) ;\r\nV_133 = ( T_9 * ) F_28 ( V_94 , V_53 ) ;\r\nmemmove ( V_133 , & V_120 -> V_119 [ V_117 ] , V_94 ) ;\r\nV_120 -> V_130 -= V_132 ;\r\nF_71 ( V_1 , V_121 + 1 , - V_132 ) ;\r\nmemset ( & V_120 -> V_119 [ V_117 ] , 0 , V_94 ) ;\r\n}\r\nV_131 = V_123 ;\r\nV_128 = F_75 ( V_131 , ( int ) V_129 - V_120 -> V_130 ) ;\r\nif ( V_128 ) {\r\nV_120 -> V_130 += V_128 ;\r\nF_71 ( V_1 , V_121 + 1 , V_128 ) ;\r\nV_131 -= V_128 ;\r\n}\r\nwhile ( V_131 ) {\r\nV_121 ++ ;\r\nV_120 = F_73 ( V_1 , V_121 ) ;\r\nV_128 = F_75 ( V_131 , ( int ) V_129 ) ;\r\nV_120 -> V_130 = V_128 ;\r\nF_71 ( V_1 , V_121 + 1 , V_128 ) ;\r\nV_131 -= V_128 ;\r\n}\r\nif ( V_132 ) {\r\nT_12 V_136 ;\r\nint V_6 ;\r\nV_94 = V_132 * sizeof( T_9 ) ;\r\nV_136 = V_129 - V_120 -> V_130 ;\r\nV_6 = 0 ;\r\nif ( V_132 <= V_136 ) {\r\nV_6 = V_120 -> V_130 ;\r\n}\r\nelse if ( ( V_121 < V_134 - 1 ) &&\r\n( V_132 <= ( V_136 = V_129 -\r\nV_1 -> V_61 . V_118 [ V_121 + 1 ] . V_130 ) ) ) {\r\nV_121 ++ ;\r\nV_120 ++ ;\r\nmemmove ( & V_120 -> V_119 [ V_132 ] , V_120 -> V_119 ,\r\nV_120 -> V_130 * sizeof( T_9 ) ) ;\r\n}\r\nelse {\r\nV_121 ++ ;\r\nV_120 = F_73 ( V_1 , V_121 ) ;\r\n}\r\nmemmove ( & V_120 -> V_119 [ V_6 ] , V_133 , V_94 ) ;\r\nF_55 ( V_133 ) ;\r\nV_120 -> V_130 += V_132 ;\r\nF_71 ( V_1 , V_121 + 1 , V_132 ) ;\r\n}\r\n}\r\nvoid\r\nF_76 (\r\nT_5 * V_13 ,\r\nT_12 V_117 ,\r\nint V_128 ,\r\nint V_125 )\r\n{\r\nT_1 * V_1 = ( V_125 & V_126 ) ? V_13 -> V_50 : & V_13 -> V_40 ;\r\nT_12 V_83 ;\r\nint V_90 ;\r\nF_77 ( V_13 , V_117 , V_125 , V_127 ) ;\r\nASSERT ( V_128 > 0 ) ;\r\nV_83 = V_1 -> V_64 / ( V_71 ) sizeof( T_9 ) ;\r\nV_90 = ( V_83 - V_128 ) * sizeof( T_9 ) ;\r\nif ( V_90 == 0 ) {\r\nF_45 ( V_1 ) ;\r\n} else if ( V_1 -> V_66 & V_95 ) {\r\nF_78 ( V_1 , V_117 , V_128 ) ;\r\n} else if ( V_1 -> V_65 ) {\r\nF_79 ( V_1 , V_117 , V_128 ) ;\r\n} else {\r\nF_80 ( V_1 , V_117 , V_128 ) ;\r\n}\r\nV_1 -> V_64 = V_90 ;\r\n}\r\nvoid\r\nF_80 (\r\nT_1 * V_1 ,\r\nT_12 V_117 ,\r\nint V_128 )\r\n{\r\nint V_83 ;\r\nASSERT ( ! ( V_1 -> V_66 & V_95 ) ) ;\r\nASSERT ( V_117 < V_73 ) ;\r\nV_83 = V_1 -> V_64 / ( V_71 ) sizeof( T_9 ) ;\r\nASSERT ( ( ( V_83 - V_128 ) > 0 ) &&\r\n( V_83 - V_128 ) < V_73 ) ;\r\nif ( V_117 + V_128 < V_83 ) {\r\nmemmove ( & V_1 -> V_41 . V_74 [ V_117 ] ,\r\n& V_1 -> V_41 . V_74 [ V_117 + V_128 ] ,\r\n( V_83 - ( V_117 + V_128 ) ) *\r\nsizeof( T_9 ) ) ;\r\nmemset ( & V_1 -> V_41 . V_74 [ V_83 - V_128 ] ,\r\n0 , V_128 * sizeof( T_9 ) ) ;\r\n} else {\r\nmemset ( & V_1 -> V_41 . V_74 [ V_117 ] , 0 ,\r\nV_128 * sizeof( T_9 ) ) ;\r\n}\r\n}\r\nvoid\r\nF_79 (\r\nT_1 * V_1 ,\r\nT_12 V_117 ,\r\nint V_128 )\r\n{\r\nT_12 V_83 ;\r\nint V_90 ;\r\nASSERT ( ! ( V_1 -> V_66 & V_95 ) ) ;\r\nV_90 = V_1 -> V_64 -\r\n( V_128 * sizeof( T_9 ) ) ;\r\nV_83 = V_1 -> V_64 / ( V_71 ) sizeof( T_9 ) ;\r\nif ( V_90 == 0 ) {\r\nF_45 ( V_1 ) ;\r\nreturn;\r\n}\r\nif ( V_117 + V_128 < V_83 ) {\r\nmemmove ( & V_1 -> V_61 . V_72 [ V_117 ] ,\r\n& V_1 -> V_61 . V_72 [ V_117 + V_128 ] ,\r\n( V_83 - ( V_117 + V_128 ) ) *\r\nsizeof( T_9 ) ) ;\r\n}\r\nmemset ( & V_1 -> V_61 . V_72 [ V_83 - V_128 ] ,\r\n0 , V_128 * sizeof( T_9 ) ) ;\r\nF_69 ( V_1 , V_90 ) ;\r\nV_1 -> V_64 = V_90 ;\r\n}\r\nvoid\r\nF_78 (\r\nT_1 * V_1 ,\r\nT_12 V_117 ,\r\nint V_123 )\r\n{\r\nT_18 * V_120 ;\r\nint V_121 = 0 ;\r\nT_12 V_131 ;\r\nT_12 V_128 ;\r\nT_12 V_137 ;\r\nT_12 V_132 ;\r\nint V_122 = V_117 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_120 = F_65 ( V_1 , & V_122 , & V_121 , 0 ) ;\r\nASSERT ( V_120 != NULL ) ;\r\nV_137 = V_122 ;\r\nV_131 = V_123 ;\r\nwhile ( V_131 ) {\r\nV_132 = F_81 ( ( V_120 -> V_130 - ( V_137 + V_131 ) ) , 0 ) ;\r\nV_128 = F_75 ( V_131 , ( V_120 -> V_130 - V_137 ) ) ;\r\nif ( V_128 == V_120 -> V_130 ) {\r\nF_82 ( V_1 , V_121 ) ;\r\nV_131 -= V_128 ;\r\nV_137 = 0 ;\r\nif ( V_131 ) {\r\nASSERT ( V_121 < V_1 -> V_65 /\r\nV_135 ) ;\r\nV_120 = & V_1 -> V_61 . V_118 [ V_121 ] ;\r\nV_137 = 0 ;\r\ncontinue;\r\n} else {\r\nbreak;\r\n}\r\n}\r\nif ( V_132 ) {\r\nmemmove ( & V_120 -> V_119 [ V_137 ] ,\r\n& V_120 -> V_119 [ V_137 + V_128 ] ,\r\nV_132 * sizeof( T_9 ) ) ;\r\n}\r\nmemset ( & V_120 -> V_119 [ V_137 + V_132 ] , 0 , ( V_135 -\r\n( ( V_137 + V_132 ) * sizeof( T_9 ) ) ) ) ;\r\nV_120 -> V_130 -= V_128 ;\r\nF_71 ( V_1 , V_121 + 1 , - V_128 ) ;\r\nV_131 -= V_128 ;\r\nV_137 = 0 ;\r\nV_121 ++ ;\r\nV_120 ++ ;\r\n}\r\nV_1 -> V_64 -= V_123 * sizeof( T_9 ) ;\r\nF_83 ( V_1 ) ;\r\n}\r\nvoid\r\nF_69 (\r\nT_1 * V_1 ,\r\nint V_90 )\r\n{\r\nint V_138 ;\r\nV_138 = V_90 ;\r\nASSERT ( ! ( V_1 -> V_66 & V_95 ) ||\r\n( ( V_90 >= 0 ) && ( V_90 <= V_135 ) &&\r\n( V_90 != V_1 -> V_65 ) ) ) ;\r\nif ( V_90 == 0 ) {\r\nF_45 ( V_1 ) ;\r\n}\r\nelse if ( V_1 -> V_65 ) {\r\nif ( V_90 <= V_73 * sizeof( T_9 ) ) {\r\nF_84 ( V_1 , V_90 /\r\n( V_71 ) sizeof( T_9 ) ) ;\r\nV_1 -> V_64 = V_90 ;\r\nreturn;\r\n}\r\nif ( ! F_85 ( V_90 ) ) {\r\nV_138 = F_86 ( V_90 ) ;\r\n}\r\nif ( V_138 != V_1 -> V_65 ) {\r\nV_1 -> V_61 . V_72 =\r\nF_49 ( V_1 -> V_61 . V_72 ,\r\nV_138 ,\r\nV_1 -> V_65 , V_53 ) ;\r\n}\r\nif ( V_138 > V_1 -> V_65 ) {\r\nmemset ( & V_1 -> V_61 . V_72 [ V_1 -> V_64 /\r\n( V_71 ) sizeof( T_9 ) ] , 0 ,\r\nV_138 - V_1 -> V_65 ) ;\r\n}\r\n}\r\nelse {\r\nif ( ! F_85 ( V_90 ) ) {\r\nV_138 = F_86 ( V_90 ) ;\r\n}\r\nF_87 ( V_1 , V_138 ) ;\r\n}\r\nV_1 -> V_65 = V_138 ;\r\nV_1 -> V_64 = V_90 ;\r\n}\r\nvoid\r\nF_84 (\r\nT_1 * V_1 ,\r\nT_12 V_83 )\r\n{\r\nASSERT ( V_1 -> V_66 & V_67 ) ;\r\nASSERT ( V_83 <= V_73 ) ;\r\nmemcpy ( V_1 -> V_41 . V_74 , V_1 -> V_61 . V_72 ,\r\nV_83 * sizeof( T_9 ) ) ;\r\nF_55 ( V_1 -> V_61 . V_72 ) ;\r\nV_1 -> V_61 . V_72 = V_1 -> V_41 . V_74 ;\r\nV_1 -> V_65 = 0 ;\r\n}\r\nvoid\r\nF_87 (\r\nT_1 * V_1 ,\r\nint V_90 )\r\n{\r\nV_1 -> V_61 . V_72 = F_28 ( V_90 , V_53 ) ;\r\nmemset ( V_1 -> V_61 . V_72 , 0 , V_90 ) ;\r\nif ( V_1 -> V_64 ) {\r\nmemcpy ( V_1 -> V_61 . V_72 , V_1 -> V_41 . V_74 ,\r\nV_1 -> V_64 ) ;\r\nmemset ( V_1 -> V_41 . V_74 , 0 , V_73 *\r\nsizeof( T_9 ) ) ;\r\n}\r\nV_1 -> V_65 = V_90 ;\r\n}\r\nSTATIC void\r\nF_88 (\r\nT_1 * V_1 ,\r\nint V_90 )\r\n{\r\nint V_134 ;\r\nint V_16 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nV_16 = V_134 * sizeof( T_18 ) ;\r\nASSERT ( V_1 -> V_65 ) ;\r\nASSERT ( ( V_90 >= 0 ) && ( V_90 != V_16 ) ) ;\r\nif ( V_90 == 0 ) {\r\nF_45 ( V_1 ) ;\r\n} else {\r\nV_1 -> V_61 . V_118 = ( T_18 * )\r\nF_49 ( V_1 -> V_61 . V_118 ,\r\nV_90 , V_16 , V_53 ) ;\r\n}\r\n}\r\nSTATIC void\r\nF_89 (\r\nT_1 * V_1 )\r\n{\r\nT_4 * V_7 ;\r\nT_12 V_83 ;\r\nint V_16 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_83 = V_1 -> V_64 / ( V_71 ) sizeof( T_9 ) ;\r\nASSERT ( V_83 <= V_129 ) ;\r\nV_16 = V_83 * sizeof( T_9 ) ;\r\nF_90 ( V_1 ) ;\r\nASSERT ( V_1 -> V_65 == V_135 ) ;\r\nV_7 = V_1 -> V_61 . V_118 -> V_119 ;\r\nF_55 ( V_1 -> V_61 . V_118 ) ;\r\nV_1 -> V_66 &= ~ V_95 ;\r\nV_1 -> V_61 . V_72 = V_7 ;\r\nV_1 -> V_64 = V_16 ;\r\nif ( V_83 < V_129 ) {\r\nF_69 ( V_1 , V_16 ) ;\r\n}\r\n}\r\nvoid\r\nF_45 (\r\nT_1 * V_1 )\r\n{\r\nif ( V_1 -> V_66 & V_95 ) {\r\nint V_121 ;\r\nint V_134 ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nfor ( V_121 = V_134 - 1 ; V_121 >= 0 ; V_121 -- ) {\r\nF_82 ( V_1 , V_121 ) ;\r\n}\r\nV_1 -> V_66 &= ~ V_95 ;\r\n} else if ( V_1 -> V_65 ) {\r\nF_55 ( V_1 -> V_61 . V_72 ) ;\r\n} else if ( V_1 -> V_64 ) {\r\nmemset ( V_1 -> V_41 . V_74 , 0 , V_73 *\r\nsizeof( T_9 ) ) ;\r\n}\r\nV_1 -> V_61 . V_72 = NULL ;\r\nV_1 -> V_65 = 0 ;\r\nV_1 -> V_64 = 0 ;\r\n}\r\nT_4 *\r\nF_91 (\r\nT_1 * V_1 ,\r\nT_19 V_139 ,\r\nT_12 * V_140 )\r\n{\r\nT_4 * V_141 ;\r\nT_20 V_142 = 0 ;\r\nT_4 * V_7 = NULL ;\r\nT_18 * V_120 = NULL ;\r\nint V_143 ;\r\nT_12 V_117 = 0 ;\r\nint V_144 ;\r\nT_12 V_83 ;\r\nT_19 V_145 = 0 ;\r\nV_83 = V_1 -> V_64 / ( V_71 ) sizeof( T_9 ) ;\r\nif ( V_83 == 0 ) {\r\n* V_140 = 0 ;\r\nreturn NULL ;\r\n}\r\nV_144 = 0 ;\r\nif ( V_1 -> V_66 & V_95 ) {\r\nint V_121 = 0 ;\r\nV_120 = F_92 ( V_1 , V_139 , & V_121 ) ;\r\nV_141 = V_120 -> V_119 ;\r\nV_143 = V_120 -> V_130 - 1 ;\r\n} else {\r\nV_141 = V_1 -> V_61 . V_72 ;\r\nV_143 = V_83 - 1 ;\r\n}\r\nwhile ( V_144 <= V_143 ) {\r\nV_117 = ( V_144 + V_143 ) >> 1 ;\r\nV_7 = V_141 + V_117 ;\r\nV_145 = F_93 ( V_7 ) ;\r\nV_142 = F_94 ( V_7 ) ;\r\nif ( V_139 < V_145 ) {\r\nV_143 = V_117 - 1 ;\r\n} else if ( V_139 >= V_145 + V_142 ) {\r\nV_144 = V_117 + 1 ;\r\n} else {\r\nif ( V_1 -> V_66 & V_95 ) {\r\nV_117 += V_120 -> V_146 ;\r\n}\r\n* V_140 = V_117 ;\r\nreturn V_7 ;\r\n}\r\n}\r\nif ( V_1 -> V_66 & V_95 ) {\r\nV_117 += V_120 -> V_146 ;\r\n}\r\nif ( V_139 >= V_145 + V_142 ) {\r\nif ( ++ V_117 == V_83 ) {\r\nV_7 = NULL ;\r\n} else {\r\nV_7 = F_2 ( V_1 , V_117 ) ;\r\n}\r\n}\r\n* V_140 = V_117 ;\r\nreturn V_7 ;\r\n}\r\nT_18 *\r\nF_92 (\r\nT_1 * V_1 ,\r\nT_19 V_139 ,\r\nint * V_147 )\r\n{\r\nT_18 * V_120 = NULL ;\r\nT_18 * V_148 ;\r\nint V_121 ;\r\nint V_134 ;\r\nint V_143 ;\r\nint V_144 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nV_121 = 0 ;\r\nV_144 = 0 ;\r\nV_143 = V_134 - 1 ;\r\nwhile ( V_144 <= V_143 ) {\r\nV_121 = ( V_144 + V_143 ) >> 1 ;\r\nV_120 = & V_1 -> V_61 . V_118 [ V_121 ] ;\r\nV_148 = V_121 < V_134 - 1 ? V_120 + 1 : NULL ;\r\nif ( V_139 < F_93 ( V_120 -> V_119 ) ) {\r\nV_143 = V_121 - 1 ;\r\n} else if ( V_148 && V_139 >=\r\nF_93 ( V_148 -> V_119 ) ) {\r\nV_144 = V_121 + 1 ;\r\n} else {\r\nbreak;\r\n}\r\n}\r\n* V_147 = V_121 ;\r\nreturn V_120 ;\r\n}\r\nT_18 *\r\nF_65 (\r\nT_1 * V_1 ,\r\nT_12 * V_140 ,\r\nint * V_147 ,\r\nint realloc )\r\n{\r\nT_18 * V_149 ;\r\nT_18 * V_120 = NULL ;\r\nint V_121 ;\r\nint V_134 ;\r\nint V_143 ;\r\nint V_144 ;\r\nT_12 V_122 = * V_140 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nASSERT ( V_122 >= 0 ) ;\r\nASSERT ( V_122 <= V_1 -> V_64 / sizeof( T_9 ) ) ;\r\nASSERT ( V_122 < V_1 -> V_64 / sizeof( T_9 ) || realloc ) ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nV_121 = 0 ;\r\nV_144 = 0 ;\r\nV_143 = V_134 - 1 ;\r\nwhile ( V_144 <= V_143 ) {\r\nV_121 = ( V_144 + V_143 ) >> 1 ;\r\nV_120 = & V_1 -> V_61 . V_118 [ V_121 ] ;\r\nV_149 = V_121 > 0 ? V_120 - 1 : NULL ;\r\nif ( V_122 < V_120 -> V_146 || ( V_122 == V_120 -> V_146 &&\r\nrealloc && V_149 && V_149 -> V_130 < V_129 ) ) {\r\nV_143 = V_121 - 1 ;\r\n} else if ( V_122 > V_120 -> V_146 + V_120 -> V_130 ||\r\n( V_122 == V_120 -> V_146 + V_120 -> V_130 &&\r\n! realloc ) ) {\r\nV_144 = V_121 + 1 ;\r\n} else if ( V_122 == V_120 -> V_146 + V_120 -> V_130 &&\r\nV_120 -> V_130 == V_129 ) {\r\nASSERT ( realloc ) ;\r\nV_122 = 0 ;\r\nV_121 ++ ;\r\nV_120 = V_121 < V_134 ? V_120 + 1 : NULL ;\r\nbreak;\r\n} else {\r\nV_122 -= V_120 -> V_146 ;\r\nbreak;\r\n}\r\n}\r\n* V_140 = V_122 ;\r\n* V_147 = V_121 ;\r\nreturn ( V_120 ) ;\r\n}\r\nvoid\r\nF_70 (\r\nT_1 * V_1 )\r\n{\r\nT_18 * V_120 ;\r\nT_12 V_83 ;\r\nASSERT ( ! ( V_1 -> V_66 & V_95 ) ) ;\r\nV_83 = V_1 -> V_64 / ( V_71 ) sizeof( T_9 ) ;\r\nASSERT ( V_83 <= V_129 ) ;\r\nV_120 = F_28 ( sizeof( T_18 ) , V_53 ) ;\r\nif ( V_83 == 0 ) {\r\nV_1 -> V_61 . V_72 = F_28 ( V_135 , V_53 ) ;\r\n} else if ( ! V_1 -> V_65 ) {\r\nF_87 ( V_1 , V_135 ) ;\r\n} else if ( V_1 -> V_65 < V_135 ) {\r\nF_69 ( V_1 , V_135 ) ;\r\n}\r\nV_120 -> V_119 = V_1 -> V_61 . V_72 ;\r\nV_120 -> V_130 = V_83 ;\r\nV_120 -> V_146 = 0 ;\r\nV_1 -> V_66 |= V_95 ;\r\nV_1 -> V_65 = V_135 ;\r\nV_1 -> V_64 = V_83 * sizeof( T_9 ) ;\r\nV_1 -> V_61 . V_118 = V_120 ;\r\nreturn;\r\n}\r\nT_18 *\r\nF_73 (\r\nT_1 * V_1 ,\r\nint V_121 )\r\n{\r\nT_18 * V_120 ;\r\nint V_6 ;\r\nint V_134 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nF_88 ( V_1 , ++ V_134 *\r\nsizeof( T_18 ) ) ;\r\nV_120 = V_1 -> V_61 . V_118 ;\r\nfor ( V_6 = V_134 - 1 ; V_6 > V_121 ; V_6 -- ) {\r\nmemmove ( & V_120 [ V_6 ] , & V_120 [ V_6 - 1 ] , sizeof( T_18 ) ) ;\r\n}\r\nASSERT ( V_6 == V_121 ) ;\r\nV_120 = V_1 -> V_61 . V_118 ;\r\nV_120 [ V_121 ] . V_119 = F_28 ( V_135 , V_53 ) ;\r\nV_1 -> V_65 = V_134 * V_135 ;\r\nmemset ( V_120 [ V_121 ] . V_119 , 0 , V_135 ) ;\r\nV_120 [ V_121 ] . V_130 = 0 ;\r\nV_120 [ V_121 ] . V_146 = V_121 > 0 ?\r\nV_120 [ V_121 - 1 ] . V_146 + V_120 [ V_121 - 1 ] . V_130 : 0 ;\r\nreturn ( & V_120 [ V_121 ] ) ;\r\n}\r\nvoid\r\nF_82 (\r\nT_1 * V_1 ,\r\nint V_121 )\r\n{\r\nT_18 * V_120 ;\r\nint V_6 ;\r\nint V_134 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nV_120 = & V_1 -> V_61 . V_118 [ V_121 ] ;\r\nif ( V_120 -> V_119 ) {\r\nF_71 ( V_1 , V_121 + 1 ,\r\n- V_120 -> V_130 ) ;\r\nF_55 ( V_120 -> V_119 ) ;\r\n}\r\nV_120 = V_1 -> V_61 . V_118 ;\r\nfor ( V_6 = V_121 ; V_6 < V_134 - 1 ; V_6 ++ ) {\r\nmemmove ( & V_120 [ V_6 ] , & V_120 [ V_6 + 1 ] , sizeof( T_18 ) ) ;\r\n}\r\nif ( -- V_134 ) {\r\nF_88 ( V_1 ,\r\nV_134 * sizeof( T_18 ) ) ;\r\n} else {\r\nF_55 ( V_1 -> V_61 . V_118 ) ;\r\n}\r\nV_1 -> V_65 = V_134 * V_135 ;\r\n}\r\nvoid\r\nF_83 (\r\nT_1 * V_1 )\r\n{\r\nT_12 V_83 ;\r\nint V_134 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nV_83 = V_1 -> V_64 / ( V_71 ) sizeof( T_9 ) ;\r\nif ( V_83 == 0 ) {\r\nF_45 ( V_1 ) ;\r\n} else if ( V_83 <= V_73 ) {\r\nF_89 ( V_1 ) ;\r\nF_84 ( V_1 , V_83 ) ;\r\n} else if ( V_83 <= V_129 ) {\r\nF_89 ( V_1 ) ;\r\n} else if ( V_83 < ( V_134 * V_129 ) > > 1 ) {\r\nF_90 ( V_1 ) ;\r\n}\r\n}\r\nvoid\r\nF_90 (\r\nT_1 * V_1 )\r\n{\r\nT_18 * V_120 , * V_148 ;\r\nint V_121 = 0 ;\r\nint V_134 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nwhile ( V_121 < V_134 - 1 ) {\r\nV_120 = & V_1 -> V_61 . V_118 [ V_121 ] ;\r\nV_148 = V_120 + 1 ;\r\nif ( V_148 -> V_130 <=\r\n( V_129 - V_120 -> V_130 ) ) {\r\nmemcpy ( & V_120 -> V_119 [ V_120 -> V_130 ] ,\r\nV_148 -> V_119 , V_148 -> V_130 *\r\nsizeof( T_9 ) ) ;\r\nV_120 -> V_130 += V_148 -> V_130 ;\r\nF_55 ( V_148 -> V_119 ) ;\r\nV_148 -> V_119 = NULL ;\r\nF_82 ( V_1 , V_121 + 1 ) ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\n} else {\r\nV_121 ++ ;\r\n}\r\n}\r\n}\r\nvoid\r\nF_71 (\r\nT_1 * V_1 ,\r\nint V_121 ,\r\nint V_128 )\r\n{\r\nint V_6 ;\r\nint V_134 ;\r\nASSERT ( V_1 -> V_66 & V_95 ) ;\r\nV_134 = V_1 -> V_65 / V_135 ;\r\nfor ( V_6 = V_121 ; V_6 < V_134 ; V_6 ++ ) {\r\nV_1 -> V_61 . V_118 [ V_6 ] . V_146 += V_128 ;\r\n}\r\n}
