This paper attempts to identify the capabilities required to be present in a logic simulation system in order to make it an effective analysis tool for logic design verification and test verification.