{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699351068285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699351068301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 17:57:48 2023 " "Processing started: Tue Nov 07 17:57:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699351068301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351068301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351068301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699351069748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699351069748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down_counter.v 4 4 " "Found 4 design units, including 4 entities, in source file up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351084061 ""} { "Info" "ISGN_ENTITY_NAME" "2 frequency_divider " "Found entity 2: frequency_divider" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351084061 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_display " "Found entity 3: seven_display" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351084061 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter " "Found entity 4: counter" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351084061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084061 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clock_div packed up_down_counter.v(27) " "Verilog HDL Port Declaration warning at up_down_counter.v(27): data type declaration for \"clock_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1699351084061 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clock_div up_down_counter.v(25) " "HDL info at up_down_counter.v(25): see declaration for object \"clock_div\"" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699351084062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "up_down_counter.v(10) " "Verilog HDL Instantiation warning at up_down_counter.v(10): instance has no name" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1699351084062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "up_down_counter.v(15) " "Verilog HDL Instantiation warning at up_down_counter.v(15): instance has no name" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1699351084062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "up_down_counter.v(19) " "Verilog HDL Instantiation warning at up_down_counter.v(19): instance has no name" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1699351084062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "up_down_counter " "Elaborating entity \"up_down_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699351084127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_3\"" {  } { { "up_down_counter.v" "comb_3" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699351084140 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum up_down_counter.v(29) " "Verilog HDL Always Construct warning at up_down_counter.v(29): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699351084142 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] up_down_counter.v(29) " "Inferred latch for \"sum\[0\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084144 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] up_down_counter.v(29) " "Inferred latch for \"sum\[1\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084144 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] up_down_counter.v(29) " "Inferred latch for \"sum\[2\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084144 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] up_down_counter.v(29) " "Inferred latch for \"sum\[3\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084145 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] up_down_counter.v(29) " "Inferred latch for \"sum\[4\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084145 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] up_down_counter.v(29) " "Inferred latch for \"sum\[5\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084145 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] up_down_counter.v(29) " "Inferred latch for \"sum\[6\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084145 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] up_down_counter.v(29) " "Inferred latch for \"sum\[7\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084145 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] up_down_counter.v(29) " "Inferred latch for \"sum\[8\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084145 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[9\] up_down_counter.v(29) " "Inferred latch for \"sum\[9\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084145 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[10\] up_down_counter.v(29) " "Inferred latch for \"sum\[10\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084145 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[11\] up_down_counter.v(29) " "Inferred latch for \"sum\[11\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084145 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[12\] up_down_counter.v(29) " "Inferred latch for \"sum\[12\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084146 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[13\] up_down_counter.v(29) " "Inferred latch for \"sum\[13\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084146 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[14\] up_down_counter.v(29) " "Inferred latch for \"sum\[14\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084146 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[15\] up_down_counter.v(29) " "Inferred latch for \"sum\[15\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084146 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[16\] up_down_counter.v(29) " "Inferred latch for \"sum\[16\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084146 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[17\] up_down_counter.v(29) " "Inferred latch for \"sum\[17\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084146 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[18\] up_down_counter.v(29) " "Inferred latch for \"sum\[18\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084146 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[19\] up_down_counter.v(29) " "Inferred latch for \"sum\[19\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084146 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[20\] up_down_counter.v(29) " "Inferred latch for \"sum\[20\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084146 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[21\] up_down_counter.v(29) " "Inferred latch for \"sum\[21\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084147 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[22\] up_down_counter.v(29) " "Inferred latch for \"sum\[22\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084147 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[23\] up_down_counter.v(29) " "Inferred latch for \"sum\[23\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084147 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[24\] up_down_counter.v(29) " "Inferred latch for \"sum\[24\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084147 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[25\] up_down_counter.v(29) " "Inferred latch for \"sum\[25\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084147 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[26\] up_down_counter.v(29) " "Inferred latch for \"sum\[26\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084147 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[27\] up_down_counter.v(29) " "Inferred latch for \"sum\[27\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084147 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[28\] up_down_counter.v(29) " "Inferred latch for \"sum\[28\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084147 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[29\] up_down_counter.v(29) " "Inferred latch for \"sum\[29\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084148 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[30\] up_down_counter.v(29) " "Inferred latch for \"sum\[30\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084148 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[31\] up_down_counter.v(29) " "Inferred latch for \"sum\[31\]\" at up_down_counter.v(29)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351084148 "|up_down_counter|frequency_divider:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_4 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_4\"" {  } { { "up_down_counter.v" "comb_4" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699351084159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_down_counter.v(89) " "Verilog HDL assignment warning at up_down_counter.v(89): truncated value with size 32 to match size of target (4)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699351084159 "|up_down_counter|counter:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_down_counter.v(95) " "Verilog HDL assignment warning at up_down_counter.v(95): truncated value with size 32 to match size of target (4)" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699351084160 "|up_down_counter|counter:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_display seven_display:comb_5 " "Elaborating entity \"seven_display\" for hierarchy \"seven_display:comb_5\"" {  } { { "up_down_counter.v" "comb_5" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699351084165 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699351084697 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "frequency_divider:comb_3\|clock_div\[0\] frequency_divider:comb_3\|clock_div\[0\]~_emulated frequency_divider:comb_3\|clock_div\[0\]~1 " "Register \"frequency_divider:comb_3\|clock_div\[0\]\" is converted into an equivalent circuit using register \"frequency_divider:comb_3\|clock_div\[0\]~_emulated\" and latch \"frequency_divider:comb_3\|clock_div\[0\]~1\"" {  } { { "up_down_counter.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/up_down_counter/up_down_counter.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699351084709 "|up_down_counter|frequency_divider:comb_3|clock_div[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699351084709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699351084828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699351085194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699351085194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699351085236 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699351085236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699351085236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699351085236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699351085259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 17:58:05 2023 " "Processing ended: Tue Nov 07 17:58:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699351085259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699351085259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699351085259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351085259 ""}
