<profile>

<section name = "Vitis HLS Report for 'Linear_layer_qkv'" level="0">
<item name = "Date">Sat Sep  2 22:24:34 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.274 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7115152, 7115152, 71.152 ms, 71.152 ms, 7115152, 7115152, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62">Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, 9218, 9218, 92.180 us, 92.180 us, 9218, 9218, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68">Linear_layer_qkv_Pipeline_l_j_init, 770, 770, 7.700 us, 7.700 us, 770, 770, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73">Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j, 589837, 589837, 5.898 ms, 5.898 ms, 589837, 589837, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83">Linear_layer_qkv_Pipeline_l_j_back, 770, 770, 7.700 us, 7.700 us, 770, 770, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j1_fu_91">Linear_layer_qkv_Pipeline_l_j1, 776, 776, 7.760 us, 7.760 us, 776, 776, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_bias_i">7105932, 7105932, 592161, -, -, 12, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 39, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 1015, 1409, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 276, -</column>
<column name="Register">-, -, 29, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62">Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, 0, 0, 45, 182, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73">Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j, 0, 3, 527, 596, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j1_fu_91">Linear_layer_qkv_Pipeline_l_j1, 0, 0, 199, 111, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83">Linear_layer_qkv_Pipeline_l_j_back, 0, 0, 27, 79, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68">Linear_layer_qkv_Pipeline_l_j_init, 0, 0, 12, 51, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U17">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="v7_U">Linear_layer_qkv_v7_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 32, 1, 24576</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_fu_114_p2">+, 0, 0, 13, 4, 1</column>
<column name="empty_378_fu_143_p2">-, 0, 0, 17, 14, 14</column>
<column name="icmp_ln27_fu_108_p2">icmp, 0, 0, 9, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="grp_fu_173_ce">14, 3, 1, 3</column>
<column name="grp_fu_173_p0">14, 3, 32, 96</column>
<column name="grp_fu_173_p1">14, 3, 32, 96</column>
<column name="i_fu_54">9, 2, 4, 8</column>
<column name="v3_address0">20, 4, 14, 56</column>
<column name="v3_ce0">20, 4, 1, 4</column>
<column name="v3_ce1">9, 2, 1, 2</column>
<column name="v3_d0">20, 4, 32, 128</column>
<column name="v3_we0">20, 4, 1, 4</column>
<column name="v7_address0">20, 4, 10, 40</column>
<column name="v7_ce0">20, 4, 1, 4</column>
<column name="v7_ce1">9, 2, 1, 2</column>
<column name="v7_d0">14, 3, 32, 96</column>
<column name="v7_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="empty_378_reg_166">6, 0, 14, 8</column>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_157">4, 0, 4, 0</column>
<column name="i_fu_54">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="v220_address0">out, 14, ap_memory, v220, array</column>
<column name="v220_ce0">out, 1, ap_memory, v220, array</column>
<column name="v220_q0">in, 32, ap_memory, v220, array</column>
<column name="v221_address0">out, 20, ap_memory, v221, array</column>
<column name="v221_ce0">out, 1, ap_memory, v221, array</column>
<column name="v221_q0">in, 32, ap_memory, v221, array</column>
<column name="v222_address0">out, 10, ap_memory, v222, array</column>
<column name="v222_ce0">out, 1, ap_memory, v222, array</column>
<column name="v222_q0">in, 32, ap_memory, v222, array</column>
<column name="v3_address0">out, 14, ap_memory, v3, array</column>
<column name="v3_ce0">out, 1, ap_memory, v3, array</column>
<column name="v3_we0">out, 1, ap_memory, v3, array</column>
<column name="v3_d0">out, 32, ap_memory, v3, array</column>
<column name="v3_address1">out, 14, ap_memory, v3, array</column>
<column name="v3_ce1">out, 1, ap_memory, v3, array</column>
<column name="v3_q1">in, 32, ap_memory, v3, array</column>
</table>
</item>
</section>
</profile>
