# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Mealy_Zero_Detector_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo3_1 {D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo3_1/Mealy_Zero_Detector.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mealy_Zero_Detector
# -- Compiling module t_Mealy_Zero_Detector
# 
# Top level modules:
# 	t_Mealy_Zero_Detector
# 
# vlog -vlog01compat -work work +incdir+D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo3_1 {D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo3_1/Mealy_Zero_Detector.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mealy_Zero_Detector
# -- Compiling module t_Mealy_Zero_Detector
# 
# Top level modules:
# 	t_Mealy_Zero_Detector
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  t_Mealy_Zero_Detector
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps t_Mealy_Zero_Detector 
# Loading work.t_Mealy_Zero_Detector
# Loading work.Mealy_Zero_Detector
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo3_1/Mealy_Zero_Detector.v(35)
#    Time: 200 ps  Iteration: 0  Instance: /t_Mealy_Zero_Detector
# 1
# Break in Module t_Mealy_Zero_Detector at D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo3_1/Mealy_Zero_Detector.v line 35
# Simulation Breakpoint: 1
# Break in Module t_Mealy_Zero_Detector at D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo3_1/Mealy_Zero_Detector.v line 35
# MACRO ./Mealy_Zero_Detector_run_msim_rtl_verilog.do PAUSED at line 17
