#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 18:18:52 2023
# Process ID: 22138
# Current directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1
# Command line: vivado -log bd_1361_fanout_aresetn_pcie_slr0_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_fanout_aresetn_pcie_slr0_1_0.tcl
# Log file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_1361_fanout_aresetn_pcie_slr0_1_0.vds
# Journal file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1/vivado.jou
# Running On: wolverine.cs.ucr.edu, OS: Linux, CPU Frequency: 2599.811 MHz, CPU Physical cores: 16, Host memory: 134923 MB
#-----------------------------------------------------------
source bd_1361_fanout_aresetn_pcie_slr0_1_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1845.453 ; gain = 86.984 ; free physical = 89437 ; free virtual = 113010
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr0_1_0
Command: synth_design -top bd_1361_fanout_aresetn_pcie_slr0_1_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22887
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3428.242 ; gain = 354.758 ; free physical = 88916 ; free virtual = 112496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2536.281; parent = 2375.840; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4652.062; parent = 3431.215; children = 1220.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_1361_fanout_aresetn_pcie_slr0_1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_19/synth/bd_1361_fanout_aresetn_pcie_slr0_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_v1_0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3290/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_v1_0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3290/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_1361_fanout_aresetn_pcie_slr0_1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_19/synth/bd_1361_fanout_aresetn_pcie_slr0_1_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3499.188 ; gain = 425.703 ; free physical = 91552 ; free virtual = 115118
Synthesis current peak Physical Memory [PSS] (MB): peak = 2536.281; parent = 2375.840; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4780.516; parent = 3499.184; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3516.996 ; gain = 443.512 ; free physical = 91545 ; free virtual = 115111
Synthesis current peak Physical Memory [PSS] (MB): peak = 2536.281; parent = 2375.840; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4798.328; parent = 3516.996; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3516.996 ; gain = 443.512 ; free physical = 91539 ; free virtual = 115104
Synthesis current peak Physical Memory [PSS] (MB): peak = 2536.281; parent = 2375.840; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4798.328; parent = 3516.996; children = 1281.332
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3516.996 ; gain = 0.000 ; free physical = 91598 ; free virtual = 115145
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.770 ; gain = 0.000 ; free physical = 90009 ; free virtual = 113565
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.680 ; gain = 10.910 ; free physical = 90007 ; free virtual = 113562
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3565.680 ; gain = 492.195 ; free physical = 92781 ; free virtual = 116337
Synthesis current peak Physical Memory [PSS] (MB): peak = 2536.281; parent = 2375.840; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4847.012; parent = 3565.680; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3565.680 ; gain = 492.195 ; free physical = 93280 ; free virtual = 116835
Synthesis current peak Physical Memory [PSS] (MB): peak = 2536.281; parent = 2375.840; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4847.012; parent = 3565.680; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3565.680 ; gain = 492.195 ; free physical = 93812 ; free virtual = 117368
Synthesis current peak Physical Memory [PSS] (MB): peak = 2536.281; parent = 2375.840; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4847.012; parent = 3565.680; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3565.684 ; gain = 492.199 ; free physical = 95995 ; free virtual = 119552
Synthesis current peak Physical Memory [PSS] (MB): peak = 2536.281; parent = 2375.840; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4847.012; parent = 3565.680; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3565.684 ; gain = 492.199 ; free physical = 96931 ; free virtual = 120492
Synthesis current peak Physical Memory [PSS] (MB): peak = 2536.281; parent = 2375.840; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4847.012; parent = 3565.680; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3883.633 ; gain = 810.148 ; free physical = 95010 ; free virtual = 118574
Synthesis current peak Physical Memory [PSS] (MB): peak = 2949.989; parent = 2817.931; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5164.965; parent = 3883.633; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3883.633 ; gain = 810.148 ; free physical = 94982 ; free virtual = 118547
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.050; parent = 2817.999; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5164.965; parent = 3883.633; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3903.660 ; gain = 830.176 ; free physical = 94941 ; free virtual = 118506
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.410; parent = 2818.396; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5184.996; parent = 3903.664; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3907.633 ; gain = 834.148 ; free physical = 93986 ; free virtual = 117551
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.410; parent = 2818.396; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5188.965; parent = 3907.633; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3907.633 ; gain = 834.148 ; free physical = 93974 ; free virtual = 117540
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.410; parent = 2818.396; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5188.965; parent = 3907.633; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3907.633 ; gain = 834.148 ; free physical = 93954 ; free virtual = 117519
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.410; parent = 2818.396; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5188.965; parent = 3907.633; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3907.633 ; gain = 834.148 ; free physical = 93939 ; free virtual = 117505
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.410; parent = 2818.396; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5188.965; parent = 3907.633; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3907.633 ; gain = 834.148 ; free physical = 93969 ; free virtual = 117535
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.410; parent = 2818.396; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5188.965; parent = 3907.633; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3907.633 ; gain = 834.148 ; free physical = 93964 ; free virtual = 117529
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.410; parent = 2818.396; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5188.965; parent = 3907.633; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |FDRE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3907.633 ; gain = 834.148 ; free physical = 93949 ; free virtual = 117515
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.410; parent = 2818.396; children = 160.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5188.965; parent = 3907.633; children = 1281.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3907.633 ; gain = 785.465 ; free physical = 93877 ; free virtual = 117443
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3907.637 ; gain = 834.148 ; free physical = 93842 ; free virtual = 117408
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3917.539 ; gain = 0.000 ; free physical = 93892 ; free virtual = 117458
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3996.188 ; gain = 0.000 ; free physical = 93881 ; free virtual = 117441
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 28bb689
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 3996.188 ; gain = 2042.137 ; free physical = 94100 ; free virtual = 117660
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_1361_fanout_aresetn_pcie_slr0_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_fanout_aresetn_pcie_slr0_1_0, cache-ID = cfccfeb5d99b8dd1
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_1361_fanout_aresetn_pcie_slr0_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_fanout_aresetn_pcie_slr0_1_0_utilization_synth.rpt -pb bd_1361_fanout_aresetn_pcie_slr0_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:20:11 2023...
