[options]
mode bmc
append 0
tbtop wrapper.uut
depth 22

[engines]
smtbmc boolector

[script]
read_verilog -sv inst_and.sv
read_verilog -sv /Users/alexanderzhang/Documents/classes/minaret/core/../core/wrapper.sv
read_verilog /Users/alexanderzhang/Documents/classes/minaret/core/../core/minaret.v
prep -flatten -nordff -top mfi_testbench

[files]
/Users/alexanderzhang/Documents/classes/minaret/core/../checks/mfi_macros.vh
/Users/alexanderzhang/Documents/classes/minaret/core/../checks/mfi_testbench.sv
/Users/alexanderzhang/Documents/classes/minaret/core/../checks/mfi_inst_check.sv
/Users/alexanderzhang/Documents/classes/minaret/core/../insts/inst_and.v

[file defines.sv]
`define MINA_FORMAL
`define MINA_FORMAL_CHECKER mfi_inst_check
`define MINA_FORMAL_RESET_CYCLES 1
`define MINA_FORMAL_CHECK_CYCLE 20
`define MINA_FORMAL_INST_MODEL mfi_inst_and
`define DEBUGNETS
`include "mfi_macros.vh"

[file inst_and.sv]
`include "defines.sv"
`include "mfi_testbench.sv"
`include "mfi_inst_check.sv"
`include "inst_and.v"
