Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 19 16:26:47 2020
| Host         : LAPTOP-O012AA2L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             121 |           42 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             280 |          111 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                             Enable Signal                                                            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[3]_i_1_n_0 |                                      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | boot/uartRecv/shiftReg[7]_i_1__0_n_0                                                                                                 | reset_IBUF                           |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | UartRX/E[0]                                                                                                                          | reset_IBUF                           |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | UartRX/shiftReg[7]_i_1__1_n_0                                                                                                        | reset_IBUF                           |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | dataPath/LD_DDR                                                                                                                      | reset_IBUF                           |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | dataPath/E[0]                                                                                                                        | reset_IBUF                           |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | BufferedUartTX/tx/shiftReg[8]_i_1_n_0                                                                                                | reset_IBUF                           |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                                                                                                                      | BufferedUartTX/tx/cntReg[19]_i_1_n_0 |                5 |             15 |         3.00 |
|  clock_IBUF_BUFG |                                                                                                                                      | dataPath/DSR[14]_i_1_n_0             |                7 |             15 |         2.14 |
|  clock_IBUF_BUFG | dataPath/LD_KBSR                                                                                                                     | dataPath/KBSR[14]_i_1_n_0            |                6 |             15 |         2.50 |
|  clock_IBUF_BUFG | controller/IR_reg[11]_0[0]                                                                                                           | reset_IBUF                           |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG | controller/IR_reg[10]_0[0]                                                                                                           | reset_IBUF                           |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG | controller/IR_reg[10]_1[0]                                                                                                           | reset_IBUF                           |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG | controller/E[0]                                                                                                                      | reset_IBUF                           |                8 |             16 |         2.00 |
|  clock_IBUF_BUFG | controller/IR_reg[10][0]                                                                                                             | reset_IBUF                           |                9 |             16 |         1.78 |
|  clock_IBUF_BUFG | controller/IR_reg[10]_2[0]                                                                                                           | reset_IBUF                           |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG | controller/IR_reg[11][0]                                                                                                             | reset_IBUF                           |                9 |             16 |         1.78 |
|  clock_IBUF_BUFG | controller/IR_reg[11]_1[0]                                                                                                           | reset_IBUF                           |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG | controller/state_reg[5]_1[0]                                                                                                         | reset_IBUF                           |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG | controller/state_reg[5]_2[0]                                                                                                         | reset_IBUF                           |               10 |             16 |         1.60 |
|  clock_IBUF_BUFG | controller/state_reg[5]_3[0]                                                                                                         | reset_IBUF                           |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG | dataPath/PC[15]_i_1_n_0                                                                                                              |                                      |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG |                                                                                                                                      |                                      |               15 |             19 |         1.27 |
|  clock_IBUF_BUFG | boot/uartRecv/cntReg[19]_i_1__0_n_0                                                                                                  | reset_IBUF                           |                6 |             20 |         3.33 |
|  clock_IBUF_BUFG | UartRX/cntReg[19]_i_1__1_n_0                                                                                                         | reset_IBUF                           |                5 |             20 |         4.00 |
|  clock_IBUF_BUFG |                                                                                                                                      | reset_IBUF                           |               30 |             91 |         3.03 |
+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


