-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    layer1_input_V : IN STD_LOGIC_VECTOR (2159 downto 0);
    layer6_out_0_V : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    layer1_input_V_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    layer6_out_0_V_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu13p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.273000,HLS_SYN_LAT=226,HLS_SYN_TPT=222,HLS_SYN_MEM=9,HLS_SYN_DSP=179,HLS_SYN_FF=2950,HLS_SYN_LUT=21224,HLS_VERSION=2019_2}";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_start : STD_LOGIC;
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done : STD_LOGIC;
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue : STD_LOGIC;
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_idle : STD_LOGIC;
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_ready : STD_LOGIC;
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_3 : STD_LOGIC_VECTOR (17 downto 0);
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_channel_done_layer2_out_4_V : STD_LOGIC;
    signal layer2_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_3_V : STD_LOGIC;
    signal layer2_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_2_V : STD_LOGIC;
    signal layer2_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_1_V : STD_LOGIC;
    signal layer2_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_0_V : STD_LOGIC;
    signal layer2_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_0_V : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_channel_done_layer3_out_4_V : STD_LOGIC;
    signal layer3_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer3_out_3_V : STD_LOGIC;
    signal layer3_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer3_out_2_V : STD_LOGIC;
    signal layer3_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer3_out_1_V : STD_LOGIC;
    signal layer3_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer3_out_0_V : STD_LOGIC;
    signal layer3_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_out_0_V : STD_LOGIC;
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_0 : STD_LOGIC_VECTOR (16 downto 0);
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_2 : STD_LOGIC_VECTOR (16 downto 0);
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_3 : STD_LOGIC_VECTOR (16 downto 0);
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_channel_done_layer4_out_4_V : STD_LOGIC;
    signal layer4_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_3_V : STD_LOGIC;
    signal layer4_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_2_V : STD_LOGIC;
    signal layer4_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_1_V : STD_LOGIC;
    signal layer4_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_0_V : STD_LOGIC;
    signal layer4_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_0_V : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_channel_done_layer5_out_0_V : STD_LOGIC;
    signal layer5_out_0_V_full_n : STD_LOGIC;
    signal sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_start : STD_LOGIC;
    signal sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_done : STD_LOGIC;
    signal sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_continue : STD_LOGIC;
    signal sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_idle : STD_LOGIC;
    signal sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_ready : STD_LOGIC;
    signal sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_res_V : STD_LOGIC_VECTOR (17 downto 0);
    signal sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_res_V_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal layer2_out_0_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_out_0_V_empty_n : STD_LOGIC;
    signal layer2_out_1_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_out_1_V_empty_n : STD_LOGIC;
    signal layer2_out_2_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_out_2_V_empty_n : STD_LOGIC;
    signal layer2_out_3_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_out_3_V_empty_n : STD_LOGIC;
    signal layer2_out_4_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_out_4_V_empty_n : STD_LOGIC;
    signal layer3_out_0_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_out_0_V_empty_n : STD_LOGIC;
    signal layer3_out_1_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_out_1_V_empty_n : STD_LOGIC;
    signal layer3_out_2_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_out_2_V_empty_n : STD_LOGIC;
    signal layer3_out_3_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_out_3_V_empty_n : STD_LOGIC;
    signal layer3_out_4_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_out_4_V_empty_n : STD_LOGIC;
    signal layer4_out_0_V_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal layer4_out_0_V_empty_n : STD_LOGIC;
    signal layer4_out_1_V_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal layer4_out_1_V_empty_n : STD_LOGIC;
    signal layer4_out_2_V_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal layer4_out_2_V_empty_n : STD_LOGIC;
    signal layer4_out_3_V_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal layer4_out_3_V_empty_n : STD_LOGIC;
    signal layer4_out_4_V_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal layer4_out_4_V_empty_n : STD_LOGIC;
    signal layer5_out_0_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal layer5_out_0_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_start_full_n : STD_LOGIC;
    signal gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_start_write : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_start_write : STD_LOGIC;
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_start_full_n : STD_LOGIC;
    signal relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_start_write : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_start_write : STD_LOGIC;
    signal sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_start_full_n : STD_LOGIC;
    signal sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_start_write : STD_LOGIC;

    component gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V : IN STD_LOGIC_VECTOR (2159 downto 0);
        data_V_ap_vld : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        res_V : OUT STD_LOGIC_VECTOR (17 downto 0);
        res_V_ap_vld : OUT STD_LOGIC );
    end component;


    component fifo_w18_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w17_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (16 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (16 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0 : component gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_start,
        ap_done => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done,
        ap_continue => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue,
        ap_idle => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_idle,
        ap_ready => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_ready,
        data_V => layer1_input_V,
        data_V_ap_vld => layer1_input_V_ap_vld,
        ap_return_0 => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_0,
        ap_return_1 => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_1,
        ap_return_2 => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_2,
        ap_return_3 => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_3,
        ap_return_4 => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_4);

    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0 : component dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_start,
        ap_done => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_ready,
        data_0_V_read => layer2_out_0_V_dout,
        data_1_V_read => layer2_out_1_V_dout,
        data_2_V_read => layer2_out_2_V_dout,
        data_3_V_read => layer2_out_3_V_dout,
        data_4_V_read => layer2_out_4_V_dout,
        ap_return_0 => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_0,
        ap_return_1 => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_1,
        ap_return_2 => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_2,
        ap_return_3 => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_3,
        ap_return_4 => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_4);

    relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0 : component relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_start,
        ap_done => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done,
        ap_continue => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue,
        ap_idle => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_idle,
        ap_ready => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_ready,
        data_0_V_read => layer3_out_0_V_dout,
        data_1_V_read => layer3_out_1_V_dout,
        data_2_V_read => layer3_out_2_V_dout,
        data_3_V_read => layer3_out_3_V_dout,
        data_4_V_read => layer3_out_4_V_dout,
        ap_return_0 => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_4);

    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0 : component dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_start,
        ap_done => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_ready,
        data_0_V_read => layer4_out_0_V_dout,
        data_1_V_read => layer4_out_1_V_dout,
        data_2_V_read => layer4_out_2_V_dout,
        data_3_V_read => layer4_out_3_V_dout,
        data_4_V_read => layer4_out_4_V_dout,
        ap_return => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_return);

    sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0 : component sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_start,
        ap_done => sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_done,
        ap_continue => sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_continue,
        ap_idle => sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_idle,
        ap_ready => sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_ready,
        data_V_read => layer5_out_0_V_dout,
        res_V => sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_res_V,
        res_V_ap_vld => sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_res_V_ap_vld);

    layer2_out_0_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_0,
        if_full_n => layer2_out_0_V_full_n,
        if_write => ap_channel_done_layer2_out_0_V,
        if_dout => layer2_out_0_V_dout,
        if_empty_n => layer2_out_0_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_ready);

    layer2_out_1_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_1,
        if_full_n => layer2_out_1_V_full_n,
        if_write => ap_channel_done_layer2_out_1_V,
        if_dout => layer2_out_1_V_dout,
        if_empty_n => layer2_out_1_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_ready);

    layer2_out_2_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_2,
        if_full_n => layer2_out_2_V_full_n,
        if_write => ap_channel_done_layer2_out_2_V,
        if_dout => layer2_out_2_V_dout,
        if_empty_n => layer2_out_2_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_ready);

    layer2_out_3_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_3,
        if_full_n => layer2_out_3_V_full_n,
        if_write => ap_channel_done_layer2_out_3_V,
        if_dout => layer2_out_3_V_dout,
        if_empty_n => layer2_out_3_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_ready);

    layer2_out_4_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_4,
        if_full_n => layer2_out_4_V_full_n,
        if_write => ap_channel_done_layer2_out_4_V,
        if_dout => layer2_out_4_V_dout,
        if_empty_n => layer2_out_4_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_ready);

    layer3_out_0_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_0,
        if_full_n => layer3_out_0_V_full_n,
        if_write => ap_channel_done_layer3_out_0_V,
        if_dout => layer3_out_0_V_dout,
        if_empty_n => layer3_out_0_V_empty_n,
        if_read => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_ready);

    layer3_out_1_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_1,
        if_full_n => layer3_out_1_V_full_n,
        if_write => ap_channel_done_layer3_out_1_V,
        if_dout => layer3_out_1_V_dout,
        if_empty_n => layer3_out_1_V_empty_n,
        if_read => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_ready);

    layer3_out_2_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_2,
        if_full_n => layer3_out_2_V_full_n,
        if_write => ap_channel_done_layer3_out_2_V,
        if_dout => layer3_out_2_V_dout,
        if_empty_n => layer3_out_2_V_empty_n,
        if_read => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_ready);

    layer3_out_3_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_3,
        if_full_n => layer3_out_3_V_full_n,
        if_write => ap_channel_done_layer3_out_3_V,
        if_dout => layer3_out_3_V_dout,
        if_empty_n => layer3_out_3_V_empty_n,
        if_read => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_ready);

    layer3_out_4_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_4,
        if_full_n => layer3_out_4_V_full_n,
        if_write => ap_channel_done_layer3_out_4_V,
        if_dout => layer3_out_4_V_dout,
        if_empty_n => layer3_out_4_V_empty_n,
        if_read => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_ready);

    layer4_out_0_V_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_0,
        if_full_n => layer4_out_0_V_full_n,
        if_write => ap_channel_done_layer4_out_0_V,
        if_dout => layer4_out_0_V_dout,
        if_empty_n => layer4_out_0_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_ready);

    layer4_out_1_V_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_1,
        if_full_n => layer4_out_1_V_full_n,
        if_write => ap_channel_done_layer4_out_1_V,
        if_dout => layer4_out_1_V_dout,
        if_empty_n => layer4_out_1_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_ready);

    layer4_out_2_V_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_2,
        if_full_n => layer4_out_2_V_full_n,
        if_write => ap_channel_done_layer4_out_2_V,
        if_dout => layer4_out_2_V_dout,
        if_empty_n => layer4_out_2_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_ready);

    layer4_out_3_V_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_3,
        if_full_n => layer4_out_3_V_full_n,
        if_write => ap_channel_done_layer4_out_3_V,
        if_dout => layer4_out_3_V_dout,
        if_empty_n => layer4_out_3_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_ready);

    layer4_out_4_V_U : component fifo_w17_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_4,
        if_full_n => layer4_out_4_V_full_n,
        if_write => ap_channel_done_layer4_out_4_V,
        if_dout => layer4_out_4_V_dout,
        if_empty_n => layer4_out_4_V_empty_n,
        if_read => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_ready);

    layer5_out_0_V_U : component fifo_w18_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_return,
        if_full_n => layer5_out_0_V_full_n,
        if_write => dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_done,
        if_dout => layer5_out_0_V_dout,
        if_empty_n => layer5_out_0_V_empty_n,
        if_read => sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_ready);





    ap_sync_reg_channel_write_layer2_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_0_V <= ap_const_logic_0;
            else
                if (((gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_0_V <= ap_sync_channel_write_layer2_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_1_V <= ap_const_logic_0;
            else
                if (((gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_1_V <= ap_sync_channel_write_layer2_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_2_V <= ap_const_logic_0;
            else
                if (((gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_2_V <= ap_sync_channel_write_layer2_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_3_V <= ap_const_logic_0;
            else
                if (((gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_3_V <= ap_sync_channel_write_layer2_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_4_V <= ap_const_logic_0;
            else
                if (((gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_4_V <= ap_sync_channel_write_layer2_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_out_0_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer3_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_out_0_V <= ap_sync_channel_write_layer3_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_out_1_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer3_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_out_1_V <= ap_sync_channel_write_layer3_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_out_2_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer3_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_out_2_V <= ap_sync_channel_write_layer3_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_out_3_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer3_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_out_3_V <= ap_sync_channel_write_layer3_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_out_4_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer3_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_out_4_V <= ap_sync_channel_write_layer3_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_0_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_0_V <= ap_sync_channel_write_layer4_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_1_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_1_V <= ap_sync_channel_write_layer4_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_2_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_2_V <= ap_sync_channel_write_layer4_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_3_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_3_V <= ap_sync_channel_write_layer4_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_4_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_4_V <= ap_sync_channel_write_layer4_out_4_V;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_layer2_out_0_V <= (gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and (ap_sync_reg_channel_write_layer2_out_0_V xor ap_const_logic_1));
    ap_channel_done_layer2_out_1_V <= (gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and (ap_sync_reg_channel_write_layer2_out_1_V xor ap_const_logic_1));
    ap_channel_done_layer2_out_2_V <= (gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and (ap_sync_reg_channel_write_layer2_out_2_V xor ap_const_logic_1));
    ap_channel_done_layer2_out_3_V <= (gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and (ap_sync_reg_channel_write_layer2_out_3_V xor ap_const_logic_1));
    ap_channel_done_layer2_out_4_V <= (gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done and (ap_sync_reg_channel_write_layer2_out_4_V xor ap_const_logic_1));
    ap_channel_done_layer3_out_0_V <= ((ap_sync_reg_channel_write_layer3_out_0_V xor ap_const_logic_1) and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done);
    ap_channel_done_layer3_out_1_V <= ((ap_sync_reg_channel_write_layer3_out_1_V xor ap_const_logic_1) and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done);
    ap_channel_done_layer3_out_2_V <= ((ap_sync_reg_channel_write_layer3_out_2_V xor ap_const_logic_1) and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done);
    ap_channel_done_layer3_out_3_V <= ((ap_sync_reg_channel_write_layer3_out_3_V xor ap_const_logic_1) and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done);
    ap_channel_done_layer3_out_4_V <= ((ap_sync_reg_channel_write_layer3_out_4_V xor ap_const_logic_1) and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done);
    ap_channel_done_layer4_out_0_V <= (relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_0_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_1_V <= (relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_1_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_2_V <= (relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_2_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_3_V <= (relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_3_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_4_V <= (relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_4_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_0_V <= dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_done;
    ap_done <= sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_done;
    ap_idle <= (sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_idle and relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_idle and gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_idle and (layer5_out_0_V_empty_n xor ap_const_logic_1) and (layer4_out_4_V_empty_n xor ap_const_logic_1) and (layer4_out_3_V_empty_n xor ap_const_logic_1) and (layer4_out_2_V_empty_n xor ap_const_logic_1) and (layer4_out_1_V_empty_n xor ap_const_logic_1) and (layer4_out_0_V_empty_n xor ap_const_logic_1) and (layer3_out_4_V_empty_n xor ap_const_logic_1) and (layer3_out_3_V_empty_n xor ap_const_logic_1) and (layer3_out_2_V_empty_n xor ap_const_logic_1) and (layer3_out_1_V_empty_n xor ap_const_logic_1) and (layer3_out_0_V_empty_n xor ap_const_logic_1) and (layer2_out_4_V_empty_n xor ap_const_logic_1) and (layer2_out_3_V_empty_n xor ap_const_logic_1) and (layer2_out_2_V_empty_n xor ap_const_logic_1) and (layer2_out_1_V_empty_n xor ap_const_logic_1) and (layer2_out_0_V_empty_n xor ap_const_logic_1) and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_idle and dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_idle);
    ap_ready <= gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_ready;
    ap_sync_channel_write_layer2_out_0_V <= ((layer2_out_0_V_full_n and ap_channel_done_layer2_out_0_V) or ap_sync_reg_channel_write_layer2_out_0_V);
    ap_sync_channel_write_layer2_out_1_V <= ((layer2_out_1_V_full_n and ap_channel_done_layer2_out_1_V) or ap_sync_reg_channel_write_layer2_out_1_V);
    ap_sync_channel_write_layer2_out_2_V <= ((layer2_out_2_V_full_n and ap_channel_done_layer2_out_2_V) or ap_sync_reg_channel_write_layer2_out_2_V);
    ap_sync_channel_write_layer2_out_3_V <= ((layer2_out_3_V_full_n and ap_channel_done_layer2_out_3_V) or ap_sync_reg_channel_write_layer2_out_3_V);
    ap_sync_channel_write_layer2_out_4_V <= ((layer2_out_4_V_full_n and ap_channel_done_layer2_out_4_V) or ap_sync_reg_channel_write_layer2_out_4_V);
    ap_sync_channel_write_layer3_out_0_V <= ((layer3_out_0_V_full_n and ap_channel_done_layer3_out_0_V) or ap_sync_reg_channel_write_layer3_out_0_V);
    ap_sync_channel_write_layer3_out_1_V <= ((layer3_out_1_V_full_n and ap_channel_done_layer3_out_1_V) or ap_sync_reg_channel_write_layer3_out_1_V);
    ap_sync_channel_write_layer3_out_2_V <= ((layer3_out_2_V_full_n and ap_channel_done_layer3_out_2_V) or ap_sync_reg_channel_write_layer3_out_2_V);
    ap_sync_channel_write_layer3_out_3_V <= ((layer3_out_3_V_full_n and ap_channel_done_layer3_out_3_V) or ap_sync_reg_channel_write_layer3_out_3_V);
    ap_sync_channel_write_layer3_out_4_V <= ((layer3_out_4_V_full_n and ap_channel_done_layer3_out_4_V) or ap_sync_reg_channel_write_layer3_out_4_V);
    ap_sync_channel_write_layer4_out_0_V <= ((layer4_out_0_V_full_n and ap_channel_done_layer4_out_0_V) or ap_sync_reg_channel_write_layer4_out_0_V);
    ap_sync_channel_write_layer4_out_1_V <= ((layer4_out_1_V_full_n and ap_channel_done_layer4_out_1_V) or ap_sync_reg_channel_write_layer4_out_1_V);
    ap_sync_channel_write_layer4_out_2_V <= ((layer4_out_2_V_full_n and ap_channel_done_layer4_out_2_V) or ap_sync_reg_channel_write_layer4_out_2_V);
    ap_sync_channel_write_layer4_out_3_V <= ((layer4_out_3_V_full_n and ap_channel_done_layer4_out_3_V) or ap_sync_reg_channel_write_layer4_out_3_V);
    ap_sync_channel_write_layer4_out_4_V <= ((layer4_out_4_V_full_n and ap_channel_done_layer4_out_4_V) or ap_sync_reg_channel_write_layer4_out_4_V);
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_done;
    ap_sync_ready <= gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_ready;
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue <= (ap_sync_channel_write_layer3_out_4_V and ap_sync_channel_write_layer3_out_3_V and ap_sync_channel_write_layer3_out_2_V and ap_sync_channel_write_layer3_out_1_V and ap_sync_channel_write_layer3_out_0_V);
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_start <= (layer2_out_4_V_empty_n and layer2_out_3_V_empty_n and layer2_out_2_V_empty_n and layer2_out_1_V_empty_n and layer2_out_0_V_empty_n);
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_start_write <= ap_const_logic_0;
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_continue <= layer5_out_0_V_full_n;
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_start <= (layer4_out_4_V_empty_n and layer4_out_3_V_empty_n and layer4_out_2_V_empty_n and layer4_out_1_V_empty_n and layer4_out_0_V_empty_n);
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_start_write <= ap_const_logic_0;
    gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue <= (ap_sync_channel_write_layer2_out_4_V and ap_sync_channel_write_layer2_out_3_V and ap_sync_channel_write_layer2_out_2_V and ap_sync_channel_write_layer2_out_1_V and ap_sync_channel_write_layer2_out_0_V);
    gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_start <= ap_start;
    gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_start_full_n <= ap_const_logic_1;
    gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_start_write <= ap_const_logic_0;
    layer6_out_0_V <= sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_res_V;
    layer6_out_0_V_ap_vld <= sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_res_V_ap_vld;
    relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue <= (ap_sync_channel_write_layer4_out_4_V and ap_sync_channel_write_layer4_out_3_V and ap_sync_channel_write_layer4_out_2_V and ap_sync_channel_write_layer4_out_1_V and ap_sync_channel_write_layer4_out_0_V);
    relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_start <= (layer3_out_4_V_empty_n and layer3_out_3_V_empty_n and layer3_out_2_V_empty_n and layer3_out_1_V_empty_n and layer3_out_0_V_empty_n);
    relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_start_full_n <= ap_const_logic_1;
    relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_start_write <= ap_const_logic_0;
    sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_continue <= ap_const_logic_1;
    sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_start <= layer5_out_0_V_empty_n;
    sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_start_full_n <= ap_const_logic_1;
    sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_start_write <= ap_const_logic_0;
end behav;
