
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000225                       # Number of seconds simulated (Second)
simTicks                                    224937000                       # Number of ticks simulated (Tick)
finalTick                                   224937000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.55                       # Real time elapsed on the host (Second)
hostTickRate                                144842790                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     647012                       # Number of bytes of host memory used (Byte)
simInsts                                       123096                       # Number of instructions simulated (Count)
simOps                                         245690                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    79258                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     158191                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           224938                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          259115                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         631500                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     52                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                13420                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             15115                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              203859                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.097729                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.230049                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     42704     20.95%     20.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     19809      9.72%     30.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     16804      8.24%     38.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     14058      6.90%     45.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     59399     29.14%     74.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     28790     14.12%     89.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      9710      4.76%     93.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      4577      2.25%     96.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8008      3.93%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                203859                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     259      0.30%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      0.01%      0.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%      0.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     26      0.03%      0.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    19      0.02%      0.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             85975     99.62%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          672      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        102009     16.15%     16.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            5      0.00%     16.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            22      0.00%     16.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          136      0.02%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     16.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          162      0.03%     16.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     16.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           49      0.01%     16.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          218      0.03%     16.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     16.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     16.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     16.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     16.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     16.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     16.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        73728     11.68%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     28.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         2912      0.46%     28.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1799      0.28%     28.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       449251     71.14%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          537      0.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         631500                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.807440                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               86301                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.136660                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   418770                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  123554                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          105585                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1134442                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   148994                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           148745                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      106910                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       610219                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           610                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           4621                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         3937                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                     259116                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       27                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                        76912                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        2724                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            61                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         3789                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 13                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 49                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             648                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      697                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                            630540                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        451984                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       960                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             454229                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          10667                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2245                       # Number of stores executed (Count)
system.cpu.numRate                           2.803172                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                       254729                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                      254330                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        230690                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                        347987                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.130667                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.662927                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             297                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21079                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      123096                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        245690                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.827338                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.827338                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.547244                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.547244                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1023067                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     92946                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      222731                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     148177                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                       60328                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      56543                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    476615                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads          76912                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2724                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           24                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            1                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   12347                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             11079                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               695                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                10079                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                    9397                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.932335                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     279                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             357                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              345                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           94                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           13312                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               585                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       201732                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.217903                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.983628                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          114287     56.65%     56.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           16111      7.99%     64.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           52274     25.91%     90.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1688      0.84%     91.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             619      0.31%     91.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             688      0.34%     92.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            7183      3.56%     95.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             103      0.05%     95.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            8779      4.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       201732                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               123096                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 245690                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       76918                       # Number of memory references committed (Count)
system.cpu.commit.loads                         75280                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       9935                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     148608                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      171210                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   150                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          195      0.08%      0.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        94331     38.39%     38.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     38.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     38.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          135      0.05%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           96      0.04%     38.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     38.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.02%     38.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.09%     38.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     38.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     38.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     38.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     38.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        73728     30.01%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         1498      0.61%     69.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1171      0.48%     69.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        73782     30.03%     99.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          467      0.19%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       245690                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          8779                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data          13957                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             13957                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data         13957                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            13957                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        68479                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           68479                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        68479                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          68479                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    877314999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    877314999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    877314999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    877314999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data        82436                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         82436                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data        82436                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        82436                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.830693                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.830693                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.830693                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.830693                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 12811.445830                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 12811.445830                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 12811.445830                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 12811.445830                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs       100273                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        49371                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       2.031010                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        54942                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             54942                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        13255                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         13255                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        13255                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        13255                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        55224                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        55224                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        55224                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        55224                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    618522495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    618522495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    618522495                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    618522495                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.669901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.669901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.669901                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.669901                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 11200.247990                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 11200.247990                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 11200.247990                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 11200.247990                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  54942                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        12464                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           12464                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        68334                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         68334                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    862972000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    862972000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        80798                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        80798                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.845739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.845739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 12628.735329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 12628.735329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        13253                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        13253                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        55081                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        55081                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    604469496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    604469496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.681712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.681712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 10974.192480                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 10974.192480                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1493                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1493                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          145                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          145                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     14342999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     14342999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1638                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1638                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.088523                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.088523                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 98917.234483                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 98917.234483                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          143                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          143                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     14052999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     14052999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.087302                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.087302                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 98272.720280                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 98272.720280                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           212.053966                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                69184                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              55195                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.253447                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              229000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   212.053966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.207084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.207084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          253                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          217                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.247070                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             220067                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            220067                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    24346                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                145000                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     11857                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 22046                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    610                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 9522                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   223                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 263090                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1008                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              32560                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         134422                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       12347                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               9688                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        169588                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1662                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           738                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     18805                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   366                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             203859                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.309523                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.687173                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   158154     77.58%     77.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     4358      2.14%     79.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      287      0.14%     79.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     3331      1.63%     81.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     7613      3.73%     85.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     4413      2.16%     87.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      318      0.16%     87.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     5472      2.68%     90.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    19913      9.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               203859                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.054891                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.597596                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          18188                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             18188                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         18188                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            18188                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          617                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             617                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          617                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            617                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     61742999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     61742999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     61742999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     61742999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        18805                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         18805                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        18805                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        18805                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.032810                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.032810                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.032810                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.032810                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 100069.690438                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 100069.690438                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 100069.690438                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 100069.690438                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          244                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      48.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          132                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           132                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          132                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          132                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          485                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          485                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          485                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          485                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     50575999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     50575999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     50575999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     50575999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.025791                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.025791                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.025791                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.025791                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 104280.410309                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 104280.410309                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 104280.410309                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 104280.410309                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    239                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        18188                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           18188                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          617                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           617                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     61742999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     61742999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        18805                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        18805                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.032810                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.032810                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 100069.690438                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 100069.690438                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          132                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          132                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          485                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          485                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     50575999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     50575999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.025791                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.025791                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 104280.410309                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 104280.410309                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           223.246229                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                18672                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                484                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              38.578512                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              109000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   223.246229                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.872056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.872056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          245                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          206                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.957031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              38094                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             38094                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         211                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1632                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1086                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  47230                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              75280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             33.622131                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            30.677386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  11861     15.76%     15.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                19716     26.19%     41.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                13538     17.98%     59.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 9219     12.25%     72.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2400      3.19%     75.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2923      3.88%     79.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 4473      5.94%     85.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 4429      5.88%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2643      3.51%     94.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1928      2.56%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1039      1.38%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                431      0.57%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                176      0.23%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                112      0.15%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 74      0.10%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 68      0.09%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 31      0.04%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 15      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 11      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  5      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  6      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 13      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  8      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 14      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 18      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 20      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 33      0.04%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 25      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 12      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               37      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              426                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                75280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   81079                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    2245                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        84                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        22                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   18934                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       171                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    610                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    33026                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   11217                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             45                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     25055                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                133906                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 261806                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  20953                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 122833                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   5059                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              305496                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      676751                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   284045                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    222794                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                288450                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    17040                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       5                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    112089                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           451799                       # The number of ROB reads (Count)
system.cpu.rob.writes                          520155                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   123096                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     245690                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2_victimbus.transDist::ReadResp           688                       # Transaction distribution (Count)
system.l2_victimbus.transDist::WritebackClean          802                       # Transaction distribution (Count)
system.l2_victimbus.transDist::CleanEvict          239                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeReq           31                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeResp           31                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExReq          114                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExResp          114                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadCleanReq          688                       # Transaction distribution (Count)
system.l2_victimbus.pktCount_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port         1905                       # Packet count per connected requestor and responder (Count)
system.l2_victimbus.pktSize_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port        51328                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_victimbus.snoops                        802                       # Total snoops (Count)
system.l2_victimbus.snoopTraffic                51328                       # Total snoop traffic (Byte)
system.l2_victimbus.snoopFanout::samples         1635                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::mean        0.490520                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::stdev       0.500063                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::0                833     50.95%     50.95% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::1                802     49.05%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::total           1635                       # Request fanout histogram (Count)
system.l2_victimbus.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimbus.reqLayer0.occupancy       1072321                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.l2_victimbus.respLayer0.occupancy      2437197                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.l2_victimbus.snoop_filter.totRequests         1072                       # Total number of requests made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleRequests          270                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimbus.snoop_filter.totSnoops          802                       # Total number of snoops made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleSnoops          802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimcache.demandMisses::cpu.inst          484                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::cpu.data          318                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::total          802                       # number of demand (read+write) misses (Count)
system.l2_victimcache.overallMisses::cpu.inst          484                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::cpu.data          318                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::total          802                       # number of overall misses (Count)
system.l2_victimcache.demandMissLatency::cpu.inst     28781000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::cpu.data     21122291                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::total     49903291                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.inst     28781000                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.data     21122291                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::total     49903291                       # number of overall miss ticks (Tick)
system.l2_victimcache.demandAccesses::cpu.inst          484                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::cpu.data          318                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::total          802                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.inst          484                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.data          318                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::total          802                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.demandAvgMissLatency::cpu.inst 59464.876033                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::cpu.data 66422.298742                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::total 62223.554863                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.inst 59464.876033                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.data 66422.298742                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::total 62223.554863                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l2_victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_victimcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.writebacks::writebacks          802                       # number of writebacks (Count)
system.l2_victimcache.writebacks::total           802                       # number of writebacks (Count)
system.l2_victimcache.demandMshrMisses::cpu.inst          484                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::cpu.data          318                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::total          802                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.inst          484                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.data          318                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::total          802                       # number of overall MSHR misses (Count)
system.l2_victimcache.demandMshrMissLatency::cpu.inst     28781000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::cpu.data     21122291                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::total     49903291                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.inst     28781000                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.data     21122291                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::total     49903291                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.demandAvgMshrMissLatency::cpu.inst 59464.876033                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::cpu.data 66422.298742                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::total 62223.554863                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.inst 59464.876033                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.data 66422.298742                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::total 62223.554863                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.replacements                  0                       # number of replacements (Count)
system.l2_victimcache.CleanEvict.mshrMisses::writebacks          239                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMisses::total          239                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.ReadCleanReq.misses::cpu.inst          484                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::cpu.data          204                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::total          688                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.inst     28781000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.data     14429178                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::total     43210178                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.accesses::cpu.inst          484                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::cpu.data          204                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::total          688                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::cpu.data            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.inst 59464.876033                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.data 70731.264706                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::total 62805.491279                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.inst          484                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.data          204                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::total          688                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.inst     28781000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.data     14429178                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::total     43210178                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.inst 59464.876033                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.data 70731.264706                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::total 62805.491279                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.misses::cpu.data          114                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.misses::total          114                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.missLatency::cpu.data      6693113                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.missLatency::total      6693113                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.accesses::cpu.data          114                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.accesses::total          114                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMissLatency::cpu.data 58711.517544                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMissLatency::total 58711.517544                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.mshrMisses::cpu.data          114                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMisses::total          114                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMissLatency::cpu.data      6693113                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissLatency::total      6693113                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMshrMissLatency::cpu.data 58711.517544                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMshrMissLatency::total 58711.517544                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.misses::cpu.data           31                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.misses::total           31                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.accesses::cpu.data           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.accesses::total           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMisses::cpu.data           31                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMisses::total           31                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMissLatency::cpu.data       309000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissLatency::total       309000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::cpu.data  9967.741935                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::total  9967.741935                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimcache.tags.tagsInUse                0                       # Average ticks per tags in use ((Tick/Count))
system.l2_victimcache.tags.totalRefs                0                       # Total number of references to valid blocks. (Count)
system.l2_victimcache.tags.sampledRefs              0                       # Sample count of references to valid blocks. (Count)
system.l2_victimcache.tags.avgRefs                nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2_victimcache.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_victimcache.tags.tagAccesses           2144                       # Number of tag accesses (Count)
system.l2_victimcache.tags.dataAccesses          2144                       # Number of data accesses (Count)
system.l2_victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp                 4664                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty              2                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           4825                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                239                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 31                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                31                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 114                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                114                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             4180                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq             485                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1208                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.victimcache.mem_side_port::system.l2cache.cpu_side_port        12675                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    13883                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        30976                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.victimcache.mem_side_port::system.l2cache.cpu_side_port       532416                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    563392                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                               802                       # Total snoops (Count)
system.l2bus.snoopTraffic                       51328                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                5612                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.142908                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.350010                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      4810     85.71%     85.71% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       802     14.29%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  5612                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             22346772                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1452000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            12913000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests            9074                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         4295                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               802                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data              3976                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 3976                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data             3976                       # number of overall hits (Count)
system.l2cache.overallHits::total                3976                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             485                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data             318                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total                803                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            485                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data            318                       # number of overall misses (Count)
system.l2cache.overallMisses::total               803                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     49118000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     35075709                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total      84193709                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     49118000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     35075709                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total     84193709                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           485                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          4294                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             4779                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          485                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         4294                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            4779                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.074057                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.168027                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.074057                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.168027                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 101274.226804                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 110300.971698                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 104848.952677                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 101274.226804                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 110300.971698                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 104848.952677                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             802                       # number of writebacks (Count)
system.l2cache.writebacks::total                  802                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          485                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          318                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total            803                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          485                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          318                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total           803                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     39438000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     28715709                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     68153709                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     39438000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     28715709                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     68153709                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.074057                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.168027                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.074057                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.168027                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 81315.463918                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 90300.971698                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 84873.859278                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 81315.463918                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 90300.971698                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 84873.859278                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          239                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          239                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.data         3976                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total          3976                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.data          204                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          204                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.data     23367822                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     23367822                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.data         4180                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         4180                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.data     0.048804                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.048804                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.data 114548.147059                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 114548.147059                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.data          204                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          204                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.data     19287822                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     19287822                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.data     0.048804                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.048804                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.data 94548.147059                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 94548.147059                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.misses::cpu.data          114                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            114                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     11707887                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     11707887                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data          114                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          114                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 102700.763158                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 102700.763158                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          114                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          114                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data      9427887                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total      9427887                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 82700.763158                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 82700.763158                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst          485                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          485                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     49118000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     49118000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          485                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total          485                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 101274.226804                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 101274.226804                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          485                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          485                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     39438000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     39438000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 81315.463918                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 81315.463918                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.misses::cpu.data           31                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total            31                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data           31                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total           31                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data      1021000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total      1021000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 32935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 32935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks         4023                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         4023                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         4023                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         4023                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks            2                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total            2                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total            2                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse               34.541789                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                    8001                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  4025                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.987826                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               48964001                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    34.541789                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.008433                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.008433                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024           49                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              47                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.011963                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 76617                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                76617                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples       484.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       318.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000492498                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1620                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          802                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        802                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.88                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    802                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      504                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      204                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       73                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    51328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               228188337.17885453                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      224819000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      280322.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        30976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        20352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 137709669.818660318851                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 90478667.360194191337                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          484                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          318                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     13611006                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     11115015                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28121.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34952.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        30976                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        20352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           51328                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        30976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        30976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           484                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              802                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       137709670                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        90478667                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          228188337                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    137709670                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      137709670                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      137709670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       90478667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         228188337                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   802                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            98                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            76                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            79                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  9688521                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                4010000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            24726021                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12080.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30830.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  540                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             67.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          252                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   193.523810                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   123.226399                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   240.413380                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          132     52.38%     52.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           65     25.79%     78.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           18      7.14%     85.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           13      5.16%     90.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            6      2.38%     92.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            1      0.40%     93.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            4      1.59%     94.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.40%     95.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           12      4.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          252                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  51328                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               228.188337                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                67.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1106700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           573045                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3113040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 17209920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     28013220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     62785920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      112801845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    501.481948                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    162840505                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      7280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     54816495                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           763980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           383295                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         2613240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 17209920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     26804820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     63803520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      111578775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    496.044559                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    165670255                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      7280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     51986745                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 688                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               238                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                31                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                114                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               114                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             688                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::system.mem_ctrl.port         1873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::total         1873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1873                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_victimcache.mem_side_port::system.mem_ctrl.port        51328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_victimcache.mem_side_port::total        51328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    51328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                833                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      833    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  833                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             2094975                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            4282748                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1071                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          269                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.transDist::ReadResp            55081                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackDirty            4                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackClean        63257                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeReq             31                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeResp            31                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExReq             114                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExResp            114                       # Transaction distribution (Count)
system.victimbus.transDist::ReadSharedReq        55081                       # Transaction distribution (Count)
system.victimbus.pktCount_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port       165394                       # Packet count per connected requestor and responder (Count)
system.victimbus.pktSize_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port      7048768                       # Cumulative packet size per connected requestor and responder (Byte)
system.victimbus.snoops                          8319                       # Total snoops (Count)
system.victimbus.snoopTraffic                  532416                       # Total snoop traffic (Byte)
system.victimbus.snoopFanout::samples           63545                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::mean           0.067574                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::stdev          0.251016                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::0                 59251     93.24%     93.24% # Request fanout histogram (Count)
system.victimbus.snoopFanout::1                  4294      6.76%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::total             63545                       # Request fanout histogram (Count)
system.victimbus.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimbus.reqLayer0.occupancy        166193458                       # Layer occupancy (ticks) (Tick)
system.victimbus.reqLayer0.utilization            0.7                       # Layer utilization (Ratio)
system.victimbus.respLayer0.occupancy       154107270                       # Layer occupancy (ticks) (Tick)
system.victimbus.respLayer0.utilization           0.7                       # Layer utilization (Ratio)
system.victimbus.snoop_filter.totRequests       110710                       # Total number of requests made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleRequests        55515                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.snoop_filter.totSnoops          4294                       # Total number of snoops made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleSnoops         4294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimcache.demandHits::cpu.data         50901                       # number of demand (read+write) hits (Count)
system.victimcache.demandHits::total            50901                       # number of demand (read+write) hits (Count)
system.victimcache.overallHits::cpu.data        50901                       # number of overall hits (Count)
system.victimcache.overallHits::total           50901                       # number of overall hits (Count)
system.victimcache.demandMisses::cpu.data         4294                       # number of demand (read+write) misses (Count)
system.victimcache.demandMisses::total           4294                       # number of demand (read+write) misses (Count)
system.victimcache.overallMisses::cpu.data         4294                       # number of overall misses (Count)
system.victimcache.overallMisses::total          4294                       # number of overall misses (Count)
system.victimcache.demandMissLatency::cpu.data    132444000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.demandMissLatency::total    132444000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.overallMissLatency::cpu.data    132444000                       # number of overall miss ticks (Tick)
system.victimcache.overallMissLatency::total    132444000                       # number of overall miss ticks (Tick)
system.victimcache.demandAccesses::cpu.data        55195                       # number of demand (read+write) accesses (Count)
system.victimcache.demandAccesses::total        55195                       # number of demand (read+write) accesses (Count)
system.victimcache.overallAccesses::cpu.data        55195                       # number of overall (read+write) accesses (Count)
system.victimcache.overallAccesses::total        55195                       # number of overall (read+write) accesses (Count)
system.victimcache.demandMissRate::cpu.data     0.077797                       # miss rate for demand accesses (Ratio)
system.victimcache.demandMissRate::total     0.077797                       # miss rate for demand accesses (Ratio)
system.victimcache.overallMissRate::cpu.data     0.077797                       # miss rate for overall accesses (Ratio)
system.victimcache.overallMissRate::total     0.077797                       # miss rate for overall accesses (Ratio)
system.victimcache.demandAvgMissLatency::cpu.data 30843.968328                       # average overall miss latency ((Cycle/Count))
system.victimcache.demandAvgMissLatency::total 30843.968328                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::cpu.data 30843.968328                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::total 30843.968328                       # average overall miss latency ((Cycle/Count))
system.victimcache.blockedCycles::no_mshrs         7820                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCauses::no_mshrs          678                       # number of times access was blocked (Count)
system.victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.victimcache.avgBlocked::no_mshrs     11.533923                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.writebacks::writebacks         8319                       # number of writebacks (Count)
system.victimcache.writebacks::total             8319                       # number of writebacks (Count)
system.victimcache.demandMshrMisses::cpu.data         4294                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.demandMshrMisses::total         4294                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.overallMshrMisses::cpu.data         4294                       # number of overall MSHR misses (Count)
system.victimcache.overallMshrMisses::total         4294                       # number of overall MSHR misses (Count)
system.victimcache.demandMshrMissLatency::cpu.data    132444000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.demandMshrMissLatency::total    132444000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::cpu.data    132444000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::total    132444000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.demandMshrMissRate::cpu.data     0.077797                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.demandMshrMissRate::total     0.077797                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.overallMshrMissRate::cpu.data     0.077797                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.overallMshrMissRate::total     0.077797                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.demandAvgMshrMissLatency::cpu.data 30843.968328                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.demandAvgMshrMissLatency::total 30843.968328                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::cpu.data 30843.968328                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::total 30843.968328                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.replacements                  4025                       # number of replacements (Count)
system.victimcache.ReadExReq.misses::cpu.data          114                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.misses::total          114                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.missLatency::cpu.data     11823000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.missLatency::total     11823000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.accesses::cpu.data          114                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.accesses::total          114                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMissLatency::cpu.data 103710.526316                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMissLatency::total 103710.526316                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.mshrMisses::cpu.data          114                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMisses::total          114                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMissLatency::cpu.data     11823000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissLatency::total     11823000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMshrMissLatency::cpu.data 103710.526316                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMshrMissLatency::total 103710.526316                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.hits::cpu.data        50901                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.hits::total        50901                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.misses::cpu.data         4180                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.misses::total         4180                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.missLatency::cpu.data    120621000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.missLatency::total    120621000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.accesses::cpu.data        55081                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.accesses::total        55081                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.missRate::cpu.data     0.075888                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.missRate::total     0.075888                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMissLatency::cpu.data 28856.698565                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMissLatency::total 28856.698565                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.mshrMisses::cpu.data         4180                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMisses::total         4180                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMissLatency::cpu.data    120621000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissLatency::total    120621000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissRate::cpu.data     0.075888                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.mshrMissRate::total     0.075888                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMshrMissLatency::cpu.data 28856.698565                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMshrMissLatency::total 28856.698565                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.misses::cpu.data           31                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.misses::total           31                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.accesses::cpu.data           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.accesses::total           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMisses::cpu.data           31                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMisses::total           31                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMissLatency::cpu.data      1703000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissLatency::total      1703000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.avgMshrMissLatency::cpu.data 54935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.avgMshrMissLatency::total 54935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.WritebackClean.hits::writebacks        54940                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.hits::total        54940                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.accesses::writebacks        54940                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackClean.accesses::total        54940                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.hits::writebacks            2                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.hits::total            2                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.accesses::total            2                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimcache.tags.tagsInUse           10.970204                       # Average ticks per tags in use ((Tick/Count))
system.victimcache.tags.totalRefs              105843                       # Total number of references to valid blocks. (Count)
system.victimcache.tags.sampledRefs             54942                       # Sample count of references to valid blocks. (Count)
system.victimcache.tags.avgRefs              1.926450                       # Average number of references to valid blocks. ((Count/Count))
system.victimcache.tags.warmupTick           47858000                       # The tick when the warmup percentage was hit. (Tick)
system.victimcache.tags.occupancies::writebacks    10.970204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.victimcache.tags.avgOccs::writebacks     0.685638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.avgOccs::total       0.685638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.victimcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.victimcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.victimcache.tags.tagAccesses           1817630                       # Number of tag accesses (Count)
system.victimcache.tags.dataAccesses          1817630                       # Number of data accesses (Count)
system.victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    224937000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
