COUNTER_DIG_TIMER_0_0.vhd,vhdl,xil_defaultlib,../../../bd/COUNTER/ip/COUNTER_DIG_TIMER_0_0/sim/COUNTER_DIG_TIMER_0_0.vhd,
COUNTER_PULSE_COUNTER_0_0.vhd,vhdl,xil_defaultlib,../../../bd/COUNTER/ip/COUNTER_PULSE_COUNTER_0_0/sim/COUNTER_PULSE_COUNTER_0_0.vhd,
COUNTER_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/COUNTER/ip/COUNTER_axi_gpio_0_0/sim/COUNTER_axi_gpio_0_0.vhd,
COUNTER_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/COUNTER/ip/COUNTER_axi_gpio_0_1/sim/COUNTER_axi_gpio_0_1.vhd,
COUNTER_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/COUNTER/ip/COUNTER_xlslice_0_0/sim/COUNTER_xlslice_0_0.v,
COUNTER_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/COUNTER/ip/COUNTER_xlslice_1_0/sim/COUNTER_xlslice_1_0.v,
COUNTER.vhd,vhdl,xil_defaultlib,../../../bd/COUNTER/sim/COUNTER.vhd,
COUNTER_xlslice_1_1.v,verilog,xil_defaultlib,../../../bd/COUNTER/ip/COUNTER_xlslice_1_1/sim/COUNTER_xlslice_1_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
