<dec f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.h' l='28' type='void llvm::SparcTargetMachine::SparcTargetMachine(const llvm::Target &amp; T, const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS, const llvm::TargetOptions &amp; Options, Optional&lt;Reloc::Model&gt; RM, Optional&lt;CodeModel::Model&gt; CM, CodeGenOpt::Level OL, bool JIT, bool is64bit)'/>
<def f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='92' ll='104' type='void llvm::SparcTargetMachine::SparcTargetMachine(const llvm::Target &amp; T, const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS, const llvm::TargetOptions &amp; Options, Optional&lt;Reloc::Model&gt; RM, Optional&lt;CodeModel::Model&gt; CM, CodeGenOpt::Level OL, bool JIT, bool is64bit)'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='198' u='c' c='_ZN4llvm20SparcV8TargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod4609456'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='208' u='c' c='_ZN4llvm20SparcV9TargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod16696665'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='218' u='c' c='_ZN4llvm20SparcelTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod12763704'/>
<doc f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='91'>/// Create an ILP32 architecture model</doc>
