INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_115949a8e6f0bfc4'...
Applying external generics to 'addsb_11_0_115949a8e6f0bfc4'...
Delivering associated files for 'addsb_11_0_115949a8e6f0bfc4'...
Generating implementation netlist for 'addsb_11_0_115949a8e6f0bfc4'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_115949a8e6f0bfc4'...
Running synthesis for 'addsb_11_0_115949a8e6f0bfc4'
Running ngcbuild...
Writing VEO instantiation template for 'addsb_11_0_115949a8e6f0bfc4'...
Writing Verilog structural simulation model for 'addsb_11_0_115949a8e6f0bfc4'...
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/addsb_11_0_115949a8e6f0bfc4
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/addsb_11_0_115949a8e6f0bfc4
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_115949a8e6f0bfc4'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_232ff08b73742c1b'...
Applying external generics to 'addsb_11_0_232ff08b73742c1b'...
Delivering associated files for 'addsb_11_0_232ff08b73742c1b'...
Generating implementation netlist for 'addsb_11_0_232ff08b73742c1b'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_232ff08b73742c1b'...
Running synthesis for 'addsb_11_0_232ff08b73742c1b'
Running ngcbuild...
Writing VEO instantiation template for 'addsb_11_0_232ff08b73742c1b'...
Writing Verilog structural simulation model for 'addsb_11_0_232ff08b73742c1b'...
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/addsb_11_0_232ff08b73742c1b
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/addsb_11_0_232ff08b73742c1b
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_232ff08b73742c1b'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'mult_11_2_27d1945b067283da'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'mult_11_2_27d1945b067283da'...
Delivering associated files for 'mult_11_2_27d1945b067283da'...
Generating implementation netlist for 'mult_11_2_27d1945b067283da'...
INFO:sim - Pre-processing HDL files for 'mult_11_2_27d1945b067283da'...
Running synthesis for 'mult_11_2_27d1945b067283da'
Running ngcbuild...
Writing VEO instantiation template for 'mult_11_2_27d1945b067283da'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'mult_11_2_27d1945b067283da'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/mult_11_2_27d1945b067283da
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/mult_11_2_27d1945b067283da
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'mult_11_2_27d1945b067283da'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'mult_11_2_9c87a4aa35fb2a9b'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'mult_11_2_9c87a4aa35fb2a9b'...
Delivering associated files for 'mult_11_2_9c87a4aa35fb2a9b'...
Generating implementation netlist for 'mult_11_2_9c87a4aa35fb2a9b'...
INFO:sim - Pre-processing HDL files for 'mult_11_2_9c87a4aa35fb2a9b'...
Running synthesis for 'mult_11_2_9c87a4aa35fb2a9b'
Running ngcbuild...
Writing VEO instantiation template for 'mult_11_2_9c87a4aa35fb2a9b'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'mult_11_2_9c87a4aa35fb2a9b'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/mult_11_2_9c87a4aa35fb2a9b
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/mult_11_2_9c87a4aa35fb2a9b
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'mult_11_2_9c87a4aa35fb2a9b'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
