{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615919402985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615919402985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 16 19:30:02 2021 " "Processing started: Tue Mar 16 19:30:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615919402985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615919402985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pr7 -c pr7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pr7 -c pr7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615919402985 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615919403360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr7-pr7_arc " "Found design unit 1: pr7-pr7_arc" {  } { { "pr7.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/pr7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403755 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr7 " "Found entity 1: pr7" {  } { { "pr7.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/pr7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arc " "Found design unit 1: alu-alu_arc" {  } { { "alu.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403755 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_func_log.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_func_log.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_func_Log-behavioural " "Found design unit 1: U_func_Log-behavioural" {  } { { "U_Func_Log.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/U_Func_Log.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403762 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_Func_Log " "Found entity 1: U_Func_Log" {  } { { "U_Func_Log.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/U_Func_Log.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador1Bit-Sumador1Bit_arc " "Found design unit 1: Sumador1Bit-Sumador1Bit_arc" {  } { { "Sumador1Bit.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador1Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador1Bit " "Found entity 1: Sumador1Bit" {  } { { "Sumador1Bit.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_restador5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_restador5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_Restador5Bits-Sumador_Restador5Bits_arc " "Found design unit 1: Sumador_Restador5Bits-Sumador_Restador5Bits_arc" {  } { { "Sumador_Restador5bits.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador_Restador5bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Restador5Bits " "Found entity 1: Sumador_Restador5Bits" {  } { { "Sumador_Restador5bits.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador_Restador5bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bits3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5bits3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5bits3to1-mux5bits3to1_arc " "Found design unit 1: mux5bits3to1-mux5bits3to1_arc" {  } { { "mux5bits3to1.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux5bits3to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403772 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5bits3to1 " "Found entity 1: mux5bits3to1" {  } { { "mux5bits3to1.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux5bits3to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5bits-mux5bits_arc " "Found design unit 1: mux5bits-mux5bits_arc" {  } { { "mux5bits.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux5bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5bits " "Found entity 1: mux5bits" {  } { { "mux5bits.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1615919403775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arc " "Found design unit 1: mux-mux_arc" {  } { { "mux.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador5bits_c2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador5bits_c2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador5Bits_C2-Behavioural " "Found design unit 1: Multiplicador5Bits_C2-Behavioural" {  } { { "Multiplicador5Bits_C2.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Multiplicador5Bits_C2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador5Bits_C2 " "Found entity 1: Multiplicador5Bits_C2" {  } { { "Multiplicador5Bits_C2.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Multiplicador5Bits_C2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-Control_arc " "Found design unit 1: Control-Control_arc" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookahead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrylookahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CarryLookAhead-CarryLookAhead_arc " "Found design unit 1: CarryLookAhead-CarryLookAhead_arc" {  } { { "CarryLookAhead.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/CarryLookAhead.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403785 ""} { "Info" "ISGN_ENTITY_NAME" "1 CarryLookAhead " "Found entity 1: CarryLookAhead" {  } { { "CarryLookAhead.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/CarryLookAhead.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919403785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pr7 " "Elaborating entity \"pr7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615919403815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ialu " "Elaborating entity \"alu\" for hierarchy \"alu:ialu\"" {  } { { "pr7.vhd" "ialu" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/pr7.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control alu:ialu\|Control:icontrol " "Elaborating entity \"Control\" for hierarchy \"alu:ialu\|Control:icontrol\"" {  } { { "alu.vhd" "icontrol" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403850 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_ov Control.vhd(22) " "VHDL Process Statement warning at Control.vhd(22): inferring latch(es) for signal or variable \"sel_ov\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_r Control.vhd(22) " "VHDL Process Statement warning at Control.vhd(22): inferring latch(es) for signal or variable \"sel_r\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_b Control.vhd(22) " "VHDL Process Statement warning at Control.vhd(22): inferring latch(es) for signal or variable \"sel_b\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_s Control.vhd(22) " "VHDL Process Statement warning at Control.vhd(22): inferring latch(es) for signal or variable \"sel_s\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_log Control.vhd(22) " "VHDL Process Statement warning at Control.vhd(22): inferring latch(es) for signal or variable \"sel_log\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_log\[0\] Control.vhd(22) " "Inferred latch for \"sel_log\[0\]\" at Control.vhd(22)" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_log\[1\] Control.vhd(22) " "Inferred latch for \"sel_log\[1\]\" at Control.vhd(22)" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_s\[0\] Control.vhd(22) " "Inferred latch for \"sel_s\[0\]\" at Control.vhd(22)" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_s\[1\] Control.vhd(22) " "Inferred latch for \"sel_s\[1\]\" at Control.vhd(22)" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_b Control.vhd(22) " "Inferred latch for \"sel_b\" at Control.vhd(22)" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_r Control.vhd(22) " "Inferred latch for \"sel_r\" at Control.vhd(22)" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ov Control.vhd(22) " "Inferred latch for \"sel_ov\" at Control.vhd(22)" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403850 "|pr7|alu:ialu|Control:icontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bits alu:ialu\|mux5bits:imux5bits " "Elaborating entity \"mux5bits\" for hierarchy \"alu:ialu\|mux5bits:imux5bits\"" {  } { { "alu.vhd" "imux5bits" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_Restador5Bits alu:ialu\|Sumador_Restador5Bits:isumador " "Elaborating entity \"Sumador_Restador5Bits\" for hierarchy \"alu:ialu\|Sumador_Restador5Bits:isumador\"" {  } { { "alu.vhd" "isumador" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador1Bit alu:ialu\|Sumador_Restador5Bits:isumador\|Sumador1Bit:\\GenSum:0:i_Sumador1Bit " "Elaborating entity \"Sumador1Bit\" for hierarchy \"alu:ialu\|Sumador_Restador5Bits:isumador\|Sumador1Bit:\\GenSum:0:i_Sumador1Bit\"" {  } { { "Sumador_Restador5bits.vhd" "\\GenSum:0:i_Sumador1Bit" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador_Restador5bits.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryLookAhead alu:ialu\|Sumador_Restador5Bits:isumador\|CarryLookAhead:i_CarryLookAhead " "Elaborating entity \"CarryLookAhead\" for hierarchy \"alu:ialu\|Sumador_Restador5Bits:isumador\|CarryLookAhead:i_CarryLookAhead\"" {  } { { "Sumador_Restador5bits.vhd" "i_CarryLookAhead" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador_Restador5bits.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador5Bits_C2 alu:ialu\|Multiplicador5Bits_C2:imultiplicador " "Elaborating entity \"Multiplicador5Bits_C2\" for hierarchy \"alu:ialu\|Multiplicador5Bits_C2:imultiplicador\"" {  } { { "alu.vhd" "imultiplicador" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403865 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Multiplicador5Bits_C2.vhd(27) " "VHDL Subtype or Type Declaration warning at Multiplicador5Bits_C2.vhd(27): subtype or type has null range" {  } { { "Multiplicador5Bits_C2.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Multiplicador5Bits_C2.vhd" 27 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1615919403865 "|Multiplicador5Bits_C2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_Func_Log alu:ialu\|U_Func_Log:iunidadlog " "Elaborating entity \"U_Func_Log\" for hierarchy \"alu:ialu\|U_Func_Log:iunidadlog\"" {  } { { "alu.vhd" "iunidadlog" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bits3to1 alu:ialu\|mux5bits3to1:imux5bits3to1 " "Elaborating entity \"mux5bits3to1\" for hierarchy \"alu:ialu\|mux5bits3to1:imux5bits3to1\"" {  } { { "alu.vhd" "imux5bits3to1" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux alu:ialu\|mux:imux " "Elaborating entity \"mux\" for hierarchy \"alu:ialu\|mux:imux\"" {  } { { "alu.vhd" "imux" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403870 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bina7seg_dec.vhd 2 1 " "Using design file bina7seg_dec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinA7Seg_Dec-BinA7Seg_Dec_arc " "Found design unit 1: BinA7Seg_Dec-BinA7Seg_Dec_arc" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403888 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinA7Seg_Dec " "Found entity 1: BinA7Seg_Dec" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919403888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1615919403888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinA7Seg_Dec BinA7Seg_Dec:idisplay " "Elaborating entity \"BinA7Seg_Dec\" for hierarchy \"BinA7Seg_Dec:idisplay\"" {  } { { "pr7.vhd" "idisplay" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/pr7.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615919403890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador bina7seg_dec.vhd(37) " "VHDL Process Statement warning at bina7seg_dec.vhd(37): signal \"restador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador bina7seg_dec.vhd(41) " "VHDL Process Statement warning at bina7seg_dec.vhd(41): signal \"restador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador bina7seg_dec.vhd(45) " "VHDL Process Statement warning at bina7seg_dec.vhd(45): signal \"restador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador bina7seg_dec.vhd(49) " "VHDL Process Statement warning at bina7seg_dec.vhd(49): signal \"restador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador bina7seg_dec.vhd(53) " "VHDL Process Statement warning at bina7seg_dec.vhd(53): signal \"restador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador bina7seg_dec.vhd(57) " "VHDL Process Statement warning at bina7seg_dec.vhd(57): signal \"restador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "restador bina7seg_dec.vhd(29) " "VHDL Process Statement warning at bina7seg_dec.vhd(29): inferring latch(es) for signal or variable \"restador\", which holds its previous value in one or more paths through the process" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador\[0\] bina7seg_dec.vhd(29) " "Inferred latch for \"restador\[0\]\" at bina7seg_dec.vhd(29)" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador\[1\] bina7seg_dec.vhd(29) " "Inferred latch for \"restador\[1\]\" at bina7seg_dec.vhd(29)" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador\[2\] bina7seg_dec.vhd(29) " "Inferred latch for \"restador\[2\]\" at bina7seg_dec.vhd(29)" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403891 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador\[3\] bina7seg_dec.vhd(29) " "Inferred latch for \"restador\[3\]\" at bina7seg_dec.vhd(29)" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403892 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador\[4\] bina7seg_dec.vhd(29) " "Inferred latch for \"restador\[4\]\" at bina7seg_dec.vhd(29)" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403892 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador\[5\] bina7seg_dec.vhd(29) " "Inferred latch for \"restador\[5\]\" at bina7seg_dec.vhd(29)" {  } { { "bina7seg_dec.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/bina7seg_dec.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615919403892 "|pr7|BinA7Seg_Dec:idisplay"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[5\] GND " "Pin \"disp2\[5\]\" is stuck at GND" {  } { { "pr7.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/pr7.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615919404422 "|pr7|disp2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1615919404422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615919404672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615919404672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615919404750 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615919404750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615919404750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615919404750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615919404781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 16 19:30:04 2021 " "Processing ended: Tue Mar 16 19:30:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615919404781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615919404781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615919404781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615919404781 ""}
