; Sample memory initialization file for Single Port Block Memory, 
; v3.0 or later.
; from https://docs.xilinx.com/r/2021.2-English/ug896-vivado-ip/Revision-History (DIsc Tuc Tuc)
; This .COE file specifies initialization values for a block 
; memory of depth=1024, and width=32. The commands are:
; li r1,6  (0xE0010006)
; li r2,7  (0xE0020007)
; add r1,r3,r2  (0x80231030)
; bne r1,r2, 0  (0x40220000)
; beq r1,r2, 0   (0x44220000)
;
; lui r8,4
; lui r10,16
; or r8,r5,r10
; rol r5,r5,1
; ror r5,r5,1
; sw r5,4(r10) 

memory_initialization_radix=2;
memory_initialization_vector=
11100000000000010000000000000110,  
11100000000000100000000000000111,
10000000001000110001000000110000,
01000000001000100000000000000000,
01000100001000100000000000000000,
11100100000010000000000000000100,
11100100000010100000000000001000,
10000000100001010101000000110011,
11001100101001010100000000111100,
11001100101001010100000000111101,
01111100101010100000000000001000 
;
