# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:07 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins_valid[0] ins_valid[1] ins_valid[2] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs_valid \
 index[0] index[1] index_valid

.latch       n110 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n115 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n120 control.tehb.dataReg[0]  0
.latch       n125 control.tehb.dataReg[1]  0
.latch       n130 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n71
01 1
.names control.tehb.control.fullReg new_n71 ins_ready[1]
01 1
.names ins_valid[0] new_n71 new_n73
00 1
.names ins_valid[2] new_n73 new_n74
11 1
.names control.tehb.control.fullReg new_n74 ins_ready[2]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n76
11 1
.names ins_ready[2] new_n76 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n78
11 1
.names ins_ready[1] new_n78 index[0]
00 0
.names ins[10] index[0] new_n80
11 1
.names ins[0] index[0] new_n81
10 1
.names new_n80 new_n81 new_n82
00 1
.names index[1] new_n82 new_n83
00 1
.names index[1] index[0] new_n84
10 1
.names ins[20] new_n84 new_n85
11 1
.names new_n83 new_n85 outs[0]
00 0
.names ins[11] index[0] new_n87
11 1
.names ins[1] index[0] new_n88
10 1
.names new_n87 new_n88 new_n89
00 1
.names index[1] new_n89 new_n90
00 1
.names ins[21] new_n84 new_n91
11 1
.names new_n90 new_n91 outs[1]
00 0
.names ins[12] index[0] new_n93
11 1
.names ins[2] index[0] new_n94
10 1
.names new_n93 new_n94 new_n95
00 1
.names index[1] new_n95 new_n96
00 1
.names ins[22] new_n84 new_n97
11 1
.names new_n96 new_n97 outs[2]
00 0
.names ins[13] index[0] new_n99
11 1
.names ins[3] index[0] new_n100
10 1
.names new_n99 new_n100 new_n101
00 1
.names index[1] new_n101 new_n102
00 1
.names ins[23] new_n84 new_n103
11 1
.names new_n102 new_n103 outs[3]
00 0
.names ins[14] index[0] new_n105
11 1
.names ins[4] index[0] new_n106
10 1
.names new_n105 new_n106 new_n107
00 1
.names index[1] new_n107 new_n108
00 1
.names ins[24] new_n84 new_n109
11 1
.names new_n108 new_n109 outs[4]
00 0
.names ins[15] index[0] new_n111
11 1
.names ins[5] index[0] new_n112
10 1
.names new_n111 new_n112 new_n113
00 1
.names index[1] new_n113 new_n114
00 1
.names ins[25] new_n84 new_n115_1
11 1
.names new_n114 new_n115_1 outs[5]
00 0
.names ins[16] index[0] new_n117
11 1
.names ins[6] index[0] new_n118
10 1
.names new_n117 new_n118 new_n119
00 1
.names index[1] new_n119 new_n120_1
00 1
.names ins[26] new_n84 new_n121
11 1
.names new_n120_1 new_n121 outs[6]
00 0
.names ins[17] index[0] new_n123
11 1
.names ins[7] index[0] new_n124
10 1
.names new_n123 new_n124 new_n125_1
00 1
.names index[1] new_n125_1 new_n126
00 1
.names ins[27] new_n84 new_n127
11 1
.names new_n126 new_n127 outs[7]
00 0
.names ins[18] index[0] new_n129
11 1
.names ins[8] index[0] new_n130_1
10 1
.names new_n129 new_n130_1 new_n131
00 1
.names index[1] new_n131 new_n132
00 1
.names ins[28] new_n84 new_n133
11 1
.names new_n132 new_n133 outs[8]
00 0
.names ins[19] index[0] new_n135
11 1
.names ins[9] index[0] new_n136
10 1
.names new_n135 new_n136 new_n137
00 1
.names index[1] new_n137 new_n138
00 1
.names ins[29] new_n84 new_n139
11 1
.names new_n138 new_n139 outs[9]
00 0
.names new_n73 new_n74 new_n141
00 1
.names new_n74 new_n141 new_n142
00 1
.names control.tehb.control.fullReg new_n142 new_n143
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n143 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n143 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n146
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n147
01 1
.names new_n146 new_n147 new_n148
00 1
.names rst new_n148 new_n149
00 1
.names new_n143 new_n149 n130
01 1
.names new_n146 n130 n110
01 0
.names new_n147 n130 n115
01 0
.names control.tehb.control.fullReg new_n148 new_n153
00 1
.names new_n142 new_n153 new_n154
01 1
.names control.tehb.dataReg[0] new_n154 new_n155
10 1
.names new_n71 new_n154 new_n156
11 1
.names new_n155 new_n156 new_n157
00 1
.names rst new_n157 n120
00 1
.names control.tehb.dataReg[1] new_n154 new_n159
10 1
.names new_n74 new_n154 new_n160
11 1
.names new_n159 new_n160 new_n161
00 1
.names rst new_n161 n125
00 1
.end
