#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Dec 26 00:00:45 2015
# Process ID: 1240
# Log file: D:/workspace/demo/demo.runs/synth_1/top.vds
# Journal file: D:/workspace/demo/demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 244.914 ; gain = 68.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/top.v:1]
	Parameter BLACK bound to: 4'b0000 
	Parameter GREEN bound to: 4'b0001 
	Parameter BLUE bound to: 4'b0010 
	Parameter RED bound to: 4'b0011 
	Parameter ROLE_UP bound to: 4'b0100 
	Parameter ROLE_DOWN bound to: 4'b0101 
	Parameter ROLE_LEFT bound to: 4'b0110 
	Parameter ROLE_RIGHT bound to: 4'b0111 
	Parameter BOMB0 bound to: 4'b1000 
	Parameter BOMB1 bound to: 4'b1001 
	Parameter BOMB2 bound to: 4'b1010 
	Parameter BOMB3 bound to: 4'b1011 
	Parameter EXPLODE bound to: 4'b1100 
	Parameter UP bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter LEFT bound to: 2'b10 
	Parameter RIGHT bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'BTN' [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/clock_divisor.v:21]
INFO: [Synth 8-256] done synthesizing module 'BTN' (1#1) [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/clock_divisor.v:21]
INFO: [Synth 8-638] synthesizing module 'clock_divisor' [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/clock_divisor.v:1]
INFO: [Synth 8-256] done synthesizing module 'clock_divisor' (2#1) [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/clock_divisor.v:1]
INFO: [Synth 8-638] synthesizing module 'pixel_gen' [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:1]
	Parameter BLACK bound to: 4'b0000 
	Parameter GREEN bound to: 4'b0001 
	Parameter BLUE bound to: 4'b0010 
	Parameter RED bound to: 4'b0011 
	Parameter ROLE_UP bound to: 4'b0100 
	Parameter ROLE_DOWN bound to: 4'b0101 
	Parameter ROLE_LEFT bound to: 4'b0110 
	Parameter ROLE_RIGHT bound to: 4'b0111 
	Parameter BOMB0 bound to: 4'b1000 
	Parameter BOMB1 bound to: 4'b1001 
	Parameter BOMB2 bound to: 4'b1010 
	Parameter BOMB3 bound to: 4'b1011 
	Parameter EXPLODE bound to: 4'b1100 
	Parameter UP bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter LEFT bound to: 2'b10 
	Parameter RIGHT bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'pixel_gen' (3#1) [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/vga.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (4#1) [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/vga.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 278.121 ; gain = 101.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 278.121 ; gain = 101.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/workspace/demo/demo.srcs/constrs_1/imports/demo1/Basys3_Master.xdc]
Finished Parsing XDC File [D:/workspace/demo/demo.srcs/constrs_1/imports/demo1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 572.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:51]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:56]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:51]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:56]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:51]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:56]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/pixel_gen.v:61]
INFO: [Synth 8-5544] ROM "vgaRed" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vgaGreen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vgaBlue" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "line_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/workspace/demo/demo.srcs/sources_1/imports/demo1/top.v:51]
INFO: [Synth 8-5544] ROM "role0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "role0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "role0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "role0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "movement" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module BTN 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module pixel_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 4     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 3     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_inst/line_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 572.469 ; gain = 396.000

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 572.469 ; gain = 396.000

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |    28|
|4     |LUT2   |    21|
|5     |LUT3   |    12|
|6     |LUT4   |    26|
|7     |LUT5   |    22|
|8     |LUT6   |    59|
|9     |FDCE   |     8|
|10    |FDRE   |    71|
|11    |IBUF   |     6|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   287|
|2     |  B1             |BTN            |    18|
|3     |  B2             |BTN_0          |    11|
|4     |  B3             |BTN_1          |    11|
|5     |  B4             |BTN_2          |    10|
|6     |  clk_wiz_0_inst |clock_divisor  |    57|
|7     |  pixel_gen_inst |pixel_gen      |     8|
|8     |  vga_inst       |vga_controller |   129|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 572.469 ; gain = 396.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 572.469 ; gain = 87.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 572.469 ; gain = 396.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 572.469 ; gain = 382.855
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 572.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 00:01:19 2015...
