// Seed: 961051055
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    output wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wire id_10
);
  assign id_6 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    output wire id_7
);
  always @(posedge id_3) if (id_6 || 1'b0 == id_4) id_2 <= 1'h0;
  module_0(
      id_7, id_0, id_4, id_0, id_7, id_4, id_5, id_5, id_3, id_3, id_7
  );
endmodule
