INFO-FLOW: Workspace C:/repos/FPGA/lab2/mat_mult/array_mult/hls opened at Fri Jan 30 11:31:42 +0000 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/repos/FPGA/lab2/mat_mult/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/repos/FPGA/lab2/matrix_mult.cpp' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/repos/FPGA/lab2/matrix_mult.cpp' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(8)
Execute     add_files C:/repos/FPGA/lab2/matrix_mult.cpp 
INFO: [HLS 200-10] Adding design file 'C:/repos/FPGA/lab2/matrix_mult.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/repos/FPGA/lab2/matrix_mult.h' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/repos/FPGA/lab2/matrix_mult.h' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(9)
Execute     add_files C:/repos/FPGA/lab2/matrix_mult.h 
INFO: [HLS 200-10] Adding design file 'C:/repos/FPGA/lab2/matrix_mult.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/repos/FPGA/lab2/tb_matrix_mult.cpp' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/repos/FPGA/lab2/tb_matrix_mult.cpp' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(10)
Execute     add_files -tb C:/repos/FPGA/lab2/tb_matrix_mult.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/repos/FPGA/lab2/tb_matrix_mult.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=array_mult' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=array_mult' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(7)
Execute     set_top array_mult 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.526 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.602 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.637 sec.
Execute   apply_ini C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.73 seconds; current allocated memory: 131.102 MB.
Execute       set_directive_top array_mult -name=array_mult 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../matrix_mult.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../matrix_mult.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../matrix_mult.cpp -foptimization-record-file=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.cpp.clang.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/clang.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/.systemc_flag -fix-errors C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.386 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/all.directive.json -fix-errors C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.586 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp.clang.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.167 seconds; current allocated memory: 134.320 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/matrix_mult.g.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.0.bc > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.221 sec.
Execute       run_link_or_opt -opt -out C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=array_mult -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=array_mult -reflow-float-conversion -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.605 sec.
Execute       run_link_or_opt -out C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=array_mult 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=array_mult -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=array_mult -mllvm -hls-db-dir -mllvm C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,789 Compile/Link C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,789 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 661 Unroll/Inline (step 1) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 661 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 496 Unroll/Inline (step 2) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 496 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 485 Unroll/Inline (step 3) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 485 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 485 Unroll/Inline (step 4) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 485 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 486 Array/Struct (step 1) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 486 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 486 Array/Struct (step 2) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 486 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 486 Array/Struct (step 3) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 486 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 486 Array/Struct (step 4) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 486 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 848 Array/Struct (step 5) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 848 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 856 Performance (step 1) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 856 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 838 Performance (step 2) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 838 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 609 Performance (step 3) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 609 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 609 Performance (step 4) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 609 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 472 HW Transforms (step 1) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 472 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 482 HW Transforms (step 2) C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'ROWS_LOOP' (../matrix_mult.cpp:30:13) in function 'array_mult' completely with a factor of 5 (../matrix_mult.cpp:14:0)
INFO: [HLS 214-188] Unrolling loop 'COLS_LOOP' (../matrix_mult.cpp:32:13) in function 'array_mult' partially with a factor of 2 (../matrix_mult.cpp:14:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at ../matrix_mult.cpp:26:19 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.541 seconds; current allocated memory: 136.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 136.188 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top array_mult -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.0.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 141.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.1.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.2.prechk.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 143.613 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.g.1.bc to C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.o.1.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.o.1.tmp.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 167.094 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.o.2.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.118 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.o.3.bc -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 256.457 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.426 sec.
Command     elaborate done; 12.164 sec.
Execute     ap_eval exec zip -j C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.145 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'array_mult' ...
Execute       ap_set_top_model array_mult 
Execute       get_model_list array_mult -filter all-wo-channel -topdown 
Execute       preproc_iomode -model array_mult 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP9 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP8 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP7 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP6 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP5 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP4 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP3 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP2 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP1 
Execute       preproc_iomode -model array_mult_Pipeline_MULT_ACC_LOOP 
Execute       preproc_iomode -model array_mult_Pipeline_VITIS_LOOP_26_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list array_mult -filter all-wo-channel 
INFO-FLOW: Model list for configure: array_mult_Pipeline_VITIS_LOOP_26_1 array_mult_Pipeline_MULT_ACC_LOOP array_mult_Pipeline_MULT_ACC_LOOP1 array_mult_Pipeline_MULT_ACC_LOOP2 array_mult_Pipeline_MULT_ACC_LOOP3 array_mult_Pipeline_MULT_ACC_LOOP4 array_mult_Pipeline_MULT_ACC_LOOP5 array_mult_Pipeline_MULT_ACC_LOOP6 array_mult_Pipeline_MULT_ACC_LOOP7 array_mult_Pipeline_MULT_ACC_LOOP8 array_mult_Pipeline_MULT_ACC_LOOP9 array_mult
INFO-FLOW: Configuring Module : array_mult_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model array_mult_Pipeline_VITIS_LOOP_26_1 
Execute       apply_spec_resource_limit array_mult_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP1 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP1 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP1 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP2 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP2 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP2 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP3 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP3 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP3 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP4 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP4 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP4 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP5 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP5 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP5 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP6 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP6 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP6 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP7 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP7 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP7 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP8 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP8 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP8 
INFO-FLOW: Configuring Module : array_mult_Pipeline_MULT_ACC_LOOP9 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP9 
Execute       apply_spec_resource_limit array_mult_Pipeline_MULT_ACC_LOOP9 
INFO-FLOW: Configuring Module : array_mult ...
Execute       set_default_model array_mult 
Execute       apply_spec_resource_limit array_mult 
INFO-FLOW: Model list for preprocess: array_mult_Pipeline_VITIS_LOOP_26_1 array_mult_Pipeline_MULT_ACC_LOOP array_mult_Pipeline_MULT_ACC_LOOP1 array_mult_Pipeline_MULT_ACC_LOOP2 array_mult_Pipeline_MULT_ACC_LOOP3 array_mult_Pipeline_MULT_ACC_LOOP4 array_mult_Pipeline_MULT_ACC_LOOP5 array_mult_Pipeline_MULT_ACC_LOOP6 array_mult_Pipeline_MULT_ACC_LOOP7 array_mult_Pipeline_MULT_ACC_LOOP8 array_mult_Pipeline_MULT_ACC_LOOP9 array_mult
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model array_mult_Pipeline_VITIS_LOOP_26_1 
Execute       cdfg_preprocess -model array_mult_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess array_mult_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP1 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP1 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP1 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP1 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP2 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP2 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP2 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP2 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP3 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP3 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP3 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP3 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP4 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP4 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP4 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP4 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP5 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP5 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP5 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP5 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP6 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP6 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP6 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP6 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP7 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP7 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP7 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP7 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP8 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP8 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP8 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP8 
INFO-FLOW: Preprocessing Module: array_mult_Pipeline_MULT_ACC_LOOP9 ...
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP9 
Execute       cdfg_preprocess -model array_mult_Pipeline_MULT_ACC_LOOP9 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP9 
INFO-FLOW: Preprocessing Module: array_mult ...
Execute       set_default_model array_mult 
Execute       cdfg_preprocess -model array_mult 
Execute       rtl_gen_preprocess array_mult 
INFO-FLOW: Model list for synthesis: array_mult_Pipeline_VITIS_LOOP_26_1 array_mult_Pipeline_MULT_ACC_LOOP array_mult_Pipeline_MULT_ACC_LOOP1 array_mult_Pipeline_MULT_ACC_LOOP2 array_mult_Pipeline_MULT_ACC_LOOP3 array_mult_Pipeline_MULT_ACC_LOOP4 array_mult_Pipeline_MULT_ACC_LOOP5 array_mult_Pipeline_MULT_ACC_LOOP6 array_mult_Pipeline_MULT_ACC_LOOP7 array_mult_Pipeline_MULT_ACC_LOOP8 array_mult_Pipeline_MULT_ACC_LOOP9 array_mult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_VITIS_LOOP_26_1 
Execute       schedule -model array_mult_Pipeline_VITIS_LOOP_26_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 260.504 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_VITIS_LOOP_26_1.
Execute       set_default_model array_mult_Pipeline_VITIS_LOOP_26_1 
Execute       bind -model array_mult_Pipeline_VITIS_LOOP_26_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 261.680 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_VITIS_LOOP_26_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.113 seconds; current allocated memory: 261.875 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 261.918 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP1 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 262.145 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP1.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP1 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 262.277 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP2 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 262.305 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP2.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP2 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 262.309 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP3 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 262.320 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP3.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP3 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 262.320 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP4 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.447 seconds; current allocated memory: 262.340 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP4.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP4 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 262.340 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP5 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 262.480 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP5.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP5 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 262.703 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP6 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 263.051 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP6.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP6 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 263.184 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP7 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 263.418 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP7.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP7 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 263.574 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP8 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 263.867 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP8.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP8 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 263.875 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult_Pipeline_MULT_ACC_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP9 
Execute       schedule -model array_mult_Pipeline_MULT_ACC_LOOP9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mult_acc_data_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MULT_ACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'MULT_ACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 264.125 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult_Pipeline_MULT_ACC_LOOP9.
Execute       set_default_model array_mult_Pipeline_MULT_ACC_LOOP9 
Execute       bind -model array_mult_Pipeline_MULT_ACC_LOOP9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 264.418 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.bind.adb -f 
INFO-FLOW: Finish binding array_mult_Pipeline_MULT_ACC_LOOP9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mult 
Execute       schedule -model array_mult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 266.137 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.sched.adb -f 
INFO-FLOW: Finish scheduling array_mult.
Execute       set_default_model array_mult 
Execute       bind -model array_mult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 266.551 MB.
Execute       syn_report -verbosereport -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.bind.adb -f 
INFO-FLOW: Finish binding array_mult.
Execute       get_model_list array_mult -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess array_mult_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP1 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP2 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP3 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP4 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP5 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP6 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP7 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP8 
Execute       rtl_gen_preprocess array_mult_Pipeline_MULT_ACC_LOOP9 
Execute       rtl_gen_preprocess array_mult 
INFO-FLOW: Model list for RTL generation: array_mult_Pipeline_VITIS_LOOP_26_1 array_mult_Pipeline_MULT_ACC_LOOP array_mult_Pipeline_MULT_ACC_LOOP1 array_mult_Pipeline_MULT_ACC_LOOP2 array_mult_Pipeline_MULT_ACC_LOOP3 array_mult_Pipeline_MULT_ACC_LOOP4 array_mult_Pipeline_MULT_ACC_LOOP5 array_mult_Pipeline_MULT_ACC_LOOP6 array_mult_Pipeline_MULT_ACC_LOOP7 array_mult_Pipeline_MULT_ACC_LOOP8 array_mult_Pipeline_MULT_ACC_LOOP9 array_mult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_VITIS_LOOP_26_1 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 268.332 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 
Execute       gen_rtl array_mult_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 
Execute       syn_report -csynth -model array_mult_Pipeline_VITIS_LOOP_26_1 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_VITIS_LOOP_26_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_VITIS_LOOP_26_1 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_VITIS_LOOP_26_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_VITIS_LOOP_26_1 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_VITIS_LOOP_26_1 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.adb 
Execute       db_write -model array_mult_Pipeline_VITIS_LOOP_26_1 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_VITIS_LOOP_26_1 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 270.312 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP1 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP1' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 270.949 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP1 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP1 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP1 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP1 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP1 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP1 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP1 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP1 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP1 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP1 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP2 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP2' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 271.910 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP2 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP2 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP2 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP2 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP2 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP2 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP2 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP2 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP2 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP2 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP3 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP3' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 272.965 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP3 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP3 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP3 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP3 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP3 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP3 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP3 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP3 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP3 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP3 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP4 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP4' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 273.695 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP4 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP4 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP4 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP4 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP4 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP4 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP4 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP4 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP4 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP4 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP5 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP5' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP5'.
Command       create_rtl_model done; 1.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.252 seconds; current allocated memory: 274.707 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP5 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP5 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP5 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP5 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP5 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP5 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP5 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP5 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP5 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP5 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP6 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP6' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 275.949 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP6 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP6 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP6 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP6 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP6 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP6 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP6 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP6 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP6 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP6 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP7 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP7' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 276.730 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP7 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP7 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP7 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP7 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP7 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP7 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP7 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP7 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP7 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP7 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP8 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP8' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 278.141 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP8 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP8 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP8 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP8 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP8 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP8 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP8 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP8 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP8 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP8 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult_Pipeline_MULT_ACC_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult_Pipeline_MULT_ACC_LOOP9 -top_prefix array_mult_ -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_mult_Pipeline_MULT_ACC_LOOP9' pipeline 'MULT_ACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult_Pipeline_MULT_ACC_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 278.961 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP9 -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult_array_mult_Pipeline_MULT_ACC_LOOP9 
Execute       gen_rtl array_mult_Pipeline_MULT_ACC_LOOP9 -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult_array_mult_Pipeline_MULT_ACC_LOOP9 
Execute       syn_report -csynth -model array_mult_Pipeline_MULT_ACC_LOOP9 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult_Pipeline_MULT_ACC_LOOP9 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_Pipeline_MULT_ACC_LOOP9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult_Pipeline_MULT_ACC_LOOP9 -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP9 -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.adb 
Execute       db_write -model array_mult_Pipeline_MULT_ACC_LOOP9 -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult_Pipeline_MULT_ACC_LOOP9 -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model array_mult -top_prefix  -sub_prefix array_mult_ -mg_file C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mult/in_a_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mult/in_a_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mult/in_a_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mult/in_a_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mult/in_b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mult/result_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mult/result_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mult/result_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mult/result_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'array_mult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'in_b' to AXI-Lite port DATA_IN_B.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mult'.
INFO: [RTMG 210-278] Implementing memory 'array_mult_in_a_store_data_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'array_mult_in_a_store_keep_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'array_mult_in_a_store_last_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.408 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.516 seconds; current allocated memory: 282.336 MB.
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mult -istop -style xilinx -f -lang vhdl -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/vhdl/array_mult 
Execute       gen_rtl array_mult -istop -style xilinx -f -lang vlog -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/verilog/array_mult 
Execute       syn_report -csynth -model array_mult -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model array_mult -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/array_mult_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model array_mult -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model array_mult -f -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.adb 
Execute       db_write -model array_mult -bindview -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info array_mult -p C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult 
Execute       export_constraint_db -f -tool general -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.constraint.tcl 
Execute       syn_report -designview -model array_mult -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.design.xml 
Execute       syn_report -csynthDesign -model array_mult -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth.rpt -MHOut C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model array_mult -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model array_mult -o C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.protoinst 
Execute       sc_get_clocks array_mult 
Execute       sc_get_portdomain array_mult 
INFO-FLOW: Model list for RTL component generation: array_mult_Pipeline_VITIS_LOOP_26_1 array_mult_Pipeline_MULT_ACC_LOOP array_mult_Pipeline_MULT_ACC_LOOP1 array_mult_Pipeline_MULT_ACC_LOOP2 array_mult_Pipeline_MULT_ACC_LOOP3 array_mult_Pipeline_MULT_ACC_LOOP4 array_mult_Pipeline_MULT_ACC_LOOP5 array_mult_Pipeline_MULT_ACC_LOOP6 array_mult_Pipeline_MULT_ACC_LOOP7 array_mult_Pipeline_MULT_ACC_LOOP8 array_mult_Pipeline_MULT_ACC_LOOP9 array_mult
INFO-FLOW: Handling components in module [array_mult_Pipeline_VITIS_LOOP_26_1] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.compgen.tcl 
INFO-FLOW: Found component array_mult_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model array_mult_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP1] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP2] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP3] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP4] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP5] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP6] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP7] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP8] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult_Pipeline_MULT_ACC_LOOP9] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.compgen.tcl 
INFO-FLOW: Found component array_mult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [array_mult] ... 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.tcl 
INFO-FLOW: Found component array_mult_in_a_store_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model array_mult_in_a_store_data_RAM_AUTO_1R1W
INFO-FLOW: Found component array_mult_in_a_store_keep_RAM_AUTO_1R1W.
INFO-FLOW: Append model array_mult_in_a_store_keep_RAM_AUTO_1R1W
INFO-FLOW: Found component array_mult_in_a_store_last_RAM_AUTO_1R1W.
INFO-FLOW: Append model array_mult_in_a_store_last_RAM_AUTO_1R1W
INFO-FLOW: Found component array_mult_CTRL_s_axi.
INFO-FLOW: Append model array_mult_CTRL_s_axi
INFO-FLOW: Found component array_mult_DATA_IN_B_s_axi.
INFO-FLOW: Append model array_mult_DATA_IN_B_s_axi
INFO-FLOW: Found component array_mult_regslice_both.
INFO-FLOW: Append model array_mult_regslice_both
INFO-FLOW: Found component array_mult_regslice_both.
INFO-FLOW: Append model array_mult_regslice_both
INFO-FLOW: Found component array_mult_regslice_both.
INFO-FLOW: Append model array_mult_regslice_both
INFO-FLOW: Found component array_mult_regslice_both.
INFO-FLOW: Append model array_mult_regslice_both
INFO-FLOW: Found component array_mult_regslice_both.
INFO-FLOW: Append model array_mult_regslice_both
INFO-FLOW: Found component array_mult_regslice_both.
INFO-FLOW: Append model array_mult_regslice_both
INFO-FLOW: Found component array_mult_regslice_both.
INFO-FLOW: Append model array_mult_regslice_both
INFO-FLOW: Found component array_mult_regslice_both.
INFO-FLOW: Append model array_mult_regslice_both
INFO-FLOW: Append model array_mult_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP1
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP2
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP3
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP4
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP5
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP6
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP7
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP8
INFO-FLOW: Append model array_mult_Pipeline_MULT_ACC_LOOP9
INFO-FLOW: Append model array_mult
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: array_mult_flow_control_loop_pipe_sequential_init array_mult_mac_muladd_16s_16s_16ns_16_4_1 array_mult_flow_control_loop_pipe_sequential_init array_mult_flow_control_loop_pipe_sequential_init array_mult_flow_control_loop_pipe_sequential_init array_mult_flow_control_loop_pipe_sequential_init array_mult_flow_control_loop_pipe_sequential_init array_mult_flow_control_loop_pipe_sequential_init array_mult_flow_control_loop_pipe_sequential_init array_mult_flow_control_loop_pipe_sequential_init array_mult_flow_control_loop_pipe_sequential_init array_mult_flow_control_loop_pipe_sequential_init array_mult_in_a_store_data_RAM_AUTO_1R1W array_mult_in_a_store_keep_RAM_AUTO_1R1W array_mult_in_a_store_last_RAM_AUTO_1R1W array_mult_CTRL_s_axi array_mult_DATA_IN_B_s_axi array_mult_regslice_both array_mult_regslice_both array_mult_regslice_both array_mult_regslice_both array_mult_regslice_both array_mult_regslice_both array_mult_regslice_both array_mult_regslice_both array_mult_Pipeline_VITIS_LOOP_26_1 array_mult_Pipeline_MULT_ACC_LOOP array_mult_Pipeline_MULT_ACC_LOOP1 array_mult_Pipeline_MULT_ACC_LOOP2 array_mult_Pipeline_MULT_ACC_LOOP3 array_mult_Pipeline_MULT_ACC_LOOP4 array_mult_Pipeline_MULT_ACC_LOOP5 array_mult_Pipeline_MULT_ACC_LOOP6 array_mult_Pipeline_MULT_ACC_LOOP7 array_mult_Pipeline_MULT_ACC_LOOP8 array_mult_Pipeline_MULT_ACC_LOOP9 array_mult
INFO-FLOW: Generating C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model array_mult_in_a_store_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model array_mult_in_a_store_keep_RAM_AUTO_1R1W
INFO-FLOW: To file: write model array_mult_in_a_store_last_RAM_AUTO_1R1W
INFO-FLOW: To file: write model array_mult_CTRL_s_axi
INFO-FLOW: To file: write model array_mult_DATA_IN_B_s_axi
INFO-FLOW: To file: write model array_mult_regslice_both
INFO-FLOW: To file: write model array_mult_regslice_both
INFO-FLOW: To file: write model array_mult_regslice_both
INFO-FLOW: To file: write model array_mult_regslice_both
INFO-FLOW: To file: write model array_mult_regslice_both
INFO-FLOW: To file: write model array_mult_regslice_both
INFO-FLOW: To file: write model array_mult_regslice_both
INFO-FLOW: To file: write model array_mult_regslice_both
INFO-FLOW: To file: write model array_mult_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP1
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP2
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP3
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP4
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP5
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP6
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP7
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP8
INFO-FLOW: To file: write model array_mult_Pipeline_MULT_ACC_LOOP9
INFO-FLOW: To file: write model array_mult
INFO-FLOW: Generating C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/vhdl' dstVlogDir='C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/vlog' tclDir='C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db' modelList='array_mult_flow_control_loop_pipe_sequential_init
array_mult_mac_muladd_16s_16s_16ns_16_4_1
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_in_a_store_data_RAM_AUTO_1R1W
array_mult_in_a_store_keep_RAM_AUTO_1R1W
array_mult_in_a_store_last_RAM_AUTO_1R1W
array_mult_CTRL_s_axi
array_mult_DATA_IN_B_s_axi
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_Pipeline_VITIS_LOOP_26_1
array_mult_Pipeline_MULT_ACC_LOOP
array_mult_Pipeline_MULT_ACC_LOOP1
array_mult_Pipeline_MULT_ACC_LOOP2
array_mult_Pipeline_MULT_ACC_LOOP3
array_mult_Pipeline_MULT_ACC_LOOP4
array_mult_Pipeline_MULT_ACC_LOOP5
array_mult_Pipeline_MULT_ACC_LOOP6
array_mult_Pipeline_MULT_ACC_LOOP7
array_mult_Pipeline_MULT_ACC_LOOP8
array_mult_Pipeline_MULT_ACC_LOOP9
array_mult
' expOnly='0'
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.compgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.tcl 
Execute         source ./CTRL.slave.tcl 
Execute         source ./CTRL.slave.tcl 
Execute         source ./DATA_IN_B.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 288.086 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='array_mult_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='array_mult_flow_control_loop_pipe_sequential_init
array_mult_mac_muladd_16s_16s_16ns_16_4_1
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_in_a_store_data_RAM_AUTO_1R1W
array_mult_in_a_store_keep_RAM_AUTO_1R1W
array_mult_in_a_store_last_RAM_AUTO_1R1W
array_mult_CTRL_s_axi
array_mult_DATA_IN_B_s_axi
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_Pipeline_VITIS_LOOP_26_1
array_mult_Pipeline_MULT_ACC_LOOP
array_mult_Pipeline_MULT_ACC_LOOP1
array_mult_Pipeline_MULT_ACC_LOOP2
array_mult_Pipeline_MULT_ACC_LOOP3
array_mult_Pipeline_MULT_ACC_LOOP4
array_mult_Pipeline_MULT_ACC_LOOP5
array_mult_Pipeline_MULT_ACC_LOOP6
array_mult_Pipeline_MULT_ACC_LOOP7
array_mult_Pipeline_MULT_ACC_LOOP8
array_mult_Pipeline_MULT_ACC_LOOP9
array_mult
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.constraint.tcl 
Execute       sc_get_clocks array_mult 
Execute       source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME DATA_IN_B_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME DATA_IN_B DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST array_mult MODULE2INSTS {array_mult array_mult array_mult_Pipeline_VITIS_LOOP_26_1 grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 array_mult_Pipeline_MULT_ACC_LOOP grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 array_mult_Pipeline_MULT_ACC_LOOP1 grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387 array_mult_Pipeline_MULT_ACC_LOOP2 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 array_mult_Pipeline_MULT_ACC_LOOP3 grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405 array_mult_Pipeline_MULT_ACC_LOOP4 grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414 array_mult_Pipeline_MULT_ACC_LOOP5 grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423 array_mult_Pipeline_MULT_ACC_LOOP6 grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432 array_mult_Pipeline_MULT_ACC_LOOP7 grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441 array_mult_Pipeline_MULT_ACC_LOOP8 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 array_mult_Pipeline_MULT_ACC_LOOP9 grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459} INST2MODULE {array_mult array_mult grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 array_mult_Pipeline_VITIS_LOOP_26_1 grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 array_mult_Pipeline_MULT_ACC_LOOP grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387 array_mult_Pipeline_MULT_ACC_LOOP1 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 array_mult_Pipeline_MULT_ACC_LOOP2 grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405 array_mult_Pipeline_MULT_ACC_LOOP3 grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414 array_mult_Pipeline_MULT_ACC_LOOP4 grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423 array_mult_Pipeline_MULT_ACC_LOOP5 grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432 array_mult_Pipeline_MULT_ACC_LOOP6 grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441 array_mult_Pipeline_MULT_ACC_LOOP7 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 array_mult_Pipeline_MULT_ACC_LOOP8 grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459 array_mult_Pipeline_MULT_ACC_LOOP9} INSTDATA {array_mult {DEPTH 1 CHILDREN {grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405 grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414 grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423 grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432 grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459}} grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 {DEPTH 2 CHILDREN {}} grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459 {DEPTH 2 CHILDREN {}}} MODULEDATA {array_mult_Pipeline_VITIS_LOOP_26_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_132_p2 SOURCE ../matrix_mult.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_138_p2 SOURCE ../matrix_mult.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_118_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_124_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_16 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U9 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U9 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data_7 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_118_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_14_fu_124_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_14 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U15 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U15 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_120_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_13_fu_126_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_13 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_4_fu_136_p2 SOURCE ../matrix_mult.cpp:39 VARIABLE add_ln39_4 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U20 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U20 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_120_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_12_fu_126_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_12 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_7_fu_136_p2 SOURCE ../matrix_mult.cpp:39 VARIABLE add_ln39_7 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U25 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U25 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_120_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_11_fu_126_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_11 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_10_fu_136_p2 SOURCE ../matrix_mult.cpp:39 VARIABLE add_ln39_10 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U30 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U30 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data_6 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_120_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_10_fu_126_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_10 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_136_p2 SOURCE ../matrix_mult.cpp:39 VARIABLE add_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U35 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U35 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data_5 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_120_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_8_fu_126_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_8 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_136_p2 SOURCE ../matrix_mult.cpp:39 VARIABLE add_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U40 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U40 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data_4 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_120_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_6_fu_126_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_6 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_136_p2 SOURCE ../matrix_mult.cpp:39 VARIABLE add_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U45 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U45 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data_3 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_120_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_126_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_4 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_136_p2 SOURCE ../matrix_mult.cpp:39 VARIABLE add_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U50 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U50 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data_2 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult_Pipeline_MULT_ACC_LOOP9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_120_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE icmp_ln36 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_2_fu_126_p2 SOURCE ../matrix_mult.cpp:36 VARIABLE k_2 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_136_p2 SOURCE ../matrix_mult.cpp:39 VARIABLE add_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U55 SOURCE ../matrix_mult.cpp:39 VARIABLE mul_ln39 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U55 SOURCE ../matrix_mult.cpp:39 VARIABLE mult_acc_data_1 LOOP MULT_ACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} array_mult {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME in_a_store_data_U SOURCE ../matrix_mult.cpp:23 VARIABLE in_a_store_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME in_a_store_keep_U SOURCE ../matrix_mult.cpp:23 VARIABLE in_a_store_keep LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME in_a_store_strb_U SOURCE ../matrix_mult.cpp:23 VARIABLE in_a_store_strb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME in_a_store_last_U SOURCE ../matrix_mult.cpp:23 VARIABLE in_a_store_last LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp_i_i_0_fu_519_p2 SOURCE {} VARIABLE cmp_i_i_0 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME mult_acc_last_fu_524_p2 SOURCE ../matrix_mult.cpp:40 VARIABLE mult_acc_last LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln32_fu_509_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE icmp_ln32 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_16_fu_548_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE j_16 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp_i_i_1_0_fu_603_p2 SOURCE {} VARIABLE cmp_i_i_1_0 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME mult_acc_last_1_fu_608_p2 SOURCE ../matrix_mult.cpp:40 VARIABLE mult_acc_last_1 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln32_1_fu_593_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE icmp_ln32_1 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_18_fu_632_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE j_18 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp_i_i_2_0_fu_687_p2 SOURCE {} VARIABLE cmp_i_i_2_0 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME mult_acc_last_2_fu_692_p2 SOURCE ../matrix_mult.cpp:40 VARIABLE mult_acc_last_2 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln32_2_fu_677_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE icmp_ln32_2 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_20_fu_716_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE j_20 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp_i_i_3_0_fu_743_p2 SOURCE {} VARIABLE cmp_i_i_3_0 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME mult_acc_last_3_fu_749_p2 SOURCE ../matrix_mult.cpp:40 VARIABLE mult_acc_last_3 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln32_3_fu_772_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE icmp_ln32_3 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_23_fu_800_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE j_23 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp_i_i_4_0_fu_855_p2 SOURCE {} VARIABLE cmp_i_i_4_0 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME mult_acc_last_4_fu_860_p2 SOURCE ../matrix_mult.cpp:40 VARIABLE mult_acc_last_4 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln32_4_fu_845_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE icmp_ln32_4 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_26_fu_884_p2 SOURCE ../matrix_mult.cpp:32 VARIABLE j_26 LOOP COLS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 10 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 294.297 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_mult.
INFO: [VLOG 209-307] Generating Verilog RTL for array_mult.
Execute       syn_report -model array_mult -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 162.71 MHz
Command     autosyn done; 13.336 sec.
Command   csynth_design done; 25.755 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/repos/FPGA/lab2/mat_mult/array_mult/hls opened at Fri Jan 30 11:32:35 +0000 2026
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.548 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.635 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.661 sec.
Execute   apply_ini C:/repos/FPGA/lab2/mat_mult/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/repos/FPGA/lab2/matrix_mult.cpp' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/repos/FPGA/lab2/matrix_mult.cpp' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(8)
Execute     add_files C:/repos/FPGA/lab2/matrix_mult.cpp 
INFO: [HLS 200-10] Adding design file 'C:/repos/FPGA/lab2/matrix_mult.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/repos/FPGA/lab2/matrix_mult.h' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/repos/FPGA/lab2/matrix_mult.h' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(9)
Execute     add_files C:/repos/FPGA/lab2/matrix_mult.h 
INFO: [HLS 200-10] Adding design file 'C:/repos/FPGA/lab2/matrix_mult.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/repos/FPGA/lab2/tb_matrix_mult.cpp' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/repos/FPGA/lab2/tb_matrix_mult.cpp' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(10)
Execute     add_files -tb C:/repos/FPGA/lab2/tb_matrix_mult.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/repos/FPGA/lab2/tb_matrix_mult.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=array_mult' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=array_mult' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(7)
Execute     set_top array_mult 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.128 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.207 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/repos/FPGA/lab2/mat_mult/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.244 sec.
Execute   apply_ini C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline 
Execute   export_design -flow impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=array_mult xml_exists=0
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to array_mult
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=37 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='array_mult_flow_control_loop_pipe_sequential_init
array_mult_mac_muladd_16s_16s_16ns_16_4_1
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_flow_control_loop_pipe_sequential_init
array_mult_in_a_store_data_RAM_AUTO_1R1W
array_mult_in_a_store_keep_RAM_AUTO_1R1W
array_mult_in_a_store_last_RAM_AUTO_1R1W
array_mult_CTRL_s_axi
array_mult_DATA_IN_B_s_axi
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_regslice_both
array_mult_Pipeline_VITIS_LOOP_26_1
array_mult_Pipeline_MULT_ACC_LOOP
array_mult_Pipeline_MULT_ACC_LOOP1
array_mult_Pipeline_MULT_ACC_LOOP2
array_mult_Pipeline_MULT_ACC_LOOP3
array_mult_Pipeline_MULT_ACC_LOOP4
array_mult_Pipeline_MULT_ACC_LOOP5
array_mult_Pipeline_MULT_ACC_LOOP6
array_mult_Pipeline_MULT_ACC_LOOP7
array_mult_Pipeline_MULT_ACC_LOOP8
array_mult_Pipeline_MULT_ACC_LOOP9
array_mult
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.rtl_wrap.cfg.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.compgen.dataonly.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP1.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP2.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP3.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP4.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP5.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP6.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP7.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP8.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult_Pipeline_MULT_ACC_LOOP9.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.constraint.tcl 
Execute     sc_get_clocks array_mult 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.constraint.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.constraint.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/array_mult.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/repos/FPGA/lab2/mat_mult/array_mult/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix array_mult_ TopModuleNoPrefix array_mult TopModuleWithPrefix array_mult' export_design_flow='impl' impl_dir='C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000020A6255DC8C' export_design_flow='impl' export_rpt='C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000020A6257E814' export_design_flow='syn' export_rpt='C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s array_mult/array_mult.zip 
INFO: [HLS 200-802] Generated output file array_mult/array_mult.zip
Command   export_design done; 269.265 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
