// Seed: 4010871764
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
macromodule module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    id_20,
    output supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input logic id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri1 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply0 id_16,
    output tri0 id_17,
    output logic id_18
);
  id_21(
      id_13, -1
  );
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  wire id_22;
  assign id_4 = -1;
  tri id_23, id_24, id_25;
  wire id_26;
  wire id_27;
  wire id_28;
  always if (-1 - 1) $display;
  always id_18 <= id_7;
  wire id_29;
  wire id_30, id_31, id_32, id_33;
  pmos (id_11, -1, id_4, -1'b0, 1, id_11, id_24, -1, 1 - 1, 1, -1, -1'h0);
endmodule
