top: paj_raygentop_hierarchy_no_mem_random

include_all_verilog_files: yes

clocks:
  - name: clk
    period:  1.000
