{
  "module_name": "cache.json",
  "hash_id": "a6d0a172dfdd0d29b5df7f06558ae5b69cfcaa05ee55e01c4bac45b07cc57554",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/amdzen4/cache.json",
  "human_readable_source": "[\n  {\n    \"EventName\": \"ls_mab_alloc.load_store_allocations\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"Miss Address Buffer (MAB) entries allocated by a Load-Store (LS) pipe for load-store allocations.\",\n    \"UMask\": \"0x3f\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.hardware_prefetcher_allocations\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"Miss Address Buffer (MAB) entries allocated by a Load-Store (LS) pipe for hardware prefetcher allocations.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.all_allocations\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"Miss Address Buffer (MAB) entries allocated by a Load-Store (LS) pipe for all types of allocations.\",\n    \"UMask\": \"0x7f\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.local_l2\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand data cache fills from local L2 cache.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.local_ccx\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand data cache fills from L3 cache or different L2 cache in the same CCX.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.near_cache\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand data cache fills from cache of another CCX when the address was in the same NUMA node.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.dram_io_near\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand data cache fills from either DRAM or MMIO in the same NUMA node.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.far_cache\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand data cache fills from cache of another CCX when the address was in a different NUMA node.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.dram_io_far\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand data cache fills from either DRAM or MMIO in a different NUMA node (same or different socket).\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.alternate_memories\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand data cache fills from extension memory.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"ls_dmnd_fills_from_sys.all\",\n    \"EventCode\": \"0x43\",\n    \"BriefDescription\": \"Demand data cache fills from all types of data sources.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.local_l2\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from local L2 cache.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.local_ccx\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from L3 cache or different L2 cache in the same CCX.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.local_all\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from local L2 cache or L3 cache or different L2 cache in the same CCX.\",\n    \"UMask\": \"0x03\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.near_cache\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from cache of another CCX when the address was in the same NUMA node.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.dram_io_near\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from either DRAM or MMIO in the same NUMA node.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.far_cache\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from cache of another CCX when the address was in a different NUMA node.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.remote_cache\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from cache of another CCX when the address was in the same or a different NUMA node.\",\n    \"UMask\": \"0x14\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.dram_io_far\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from either DRAM or MMIO in a different NUMA node (same or different socket).\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.dram_io_all\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from either DRAM or MMIO in any NUMA node (same or different socket).\",\n    \"UMask\": \"0x48\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.far_all\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from either cache of another CCX, DRAM or MMIO when the address was in a different NUMA node (same or different socket).\",\n    \"UMask\": \"0x50\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.all_dram_io\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from either DRAM or MMIO in any NUMA node (same or different socket).\",\n    \"UMask\": \"0x48\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.alternate_memories\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from extension memory.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"ls_any_fills_from_sys.all\",\n    \"EventCode\": \"0x44\",\n    \"BriefDescription\": \"Any data cache fills from all types of data sources.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software prefetch instructions dispatched (speculative) of type PrefetchT0 (move data to all cache levels), T1 (move data to all cache levels except L1) and T2 (move data to all cache levels except L1 and L2).\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch_w\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software prefetch instructions dispatched (speculative) of type PrefetchW (move data to L1 cache and mark it modifiable).\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch_nta\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software prefetch instructions dispatched (speculative) of type PrefetchNTA (move data with minimum cache pollution i.e. non-temporal access).\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.all\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software prefetch instructions dispatched (speculative) of all types.\",\n    \"UMask\": \"0x07\"\n  },\n  {\n    \"EventName\": \"ls_inef_sw_pref.data_pipe_sw_pf_dc_hit\",\n    \"EventCode\": \"0x52\",\n    \"BriefDescription\": \"Software prefetches that did not fetch data outside of the processor core as the PREFETCH instruction saw a data cache hit.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_inef_sw_pref.mab_mch_cnt\",\n    \"EventCode\": \"0x52\",\n    \"BriefDescription\": \"Software prefetches that did not fetch data outside of the processor core as the PREFETCH instruction saw a match on an already allocated Miss Address Buffer (MAB).\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_inef_sw_pref.all\",\n    \"EventCode\": \"0x52\",\n    \"BriefDescript6ion\": \"Software prefetches that did not fetch data outside of the processor core for any reason.\",\n    \"UMask\": \"0x03\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.local_l2\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software prefetch data cache fills from local L2 cache.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.local_ccx\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software prefetch data cache fills from L3 cache or different L2 cache in the same CCX.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.near_cache\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software prefetch data cache fills from cache of another CCX in the same NUMA node.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.dram_io_near\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software prefetch data cache fills from either DRAM or MMIO in the same NUMA node.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.far_cache\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software prefetch data cache fills from cache of another CCX in a different NUMA node.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.dram_io_far\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software prefetch data cache fills from either DRAM or MMIO in a different NUMA node (same or different socket).\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.alternate_memories\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software prefetch data cache fills from extension memory.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"ls_sw_pf_dc_fills.all\",\n    \"EventCode\": \"0x59\",\n    \"BriefDescription\": \"Software prefetch data cache fills from all types of data sources.\",\n    \"UMask\": \"0xdf\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.local_l2\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware prefetch data cache fills from local L2 cache.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.local_ccx\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware prefetch data cache fills from L3 cache or different L2 cache in the same CCX.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.near_cache\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware prefetch data cache fills from cache of another CCX when the address was in the same NUMA node.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.dram_io_near\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware prefetch data cache fills from either DRAM or MMIO in the same NUMA node.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.far_cache\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware prefetch data cache fills from cache of another CCX when the address was in a different NUMA node.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.dram_io_far\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware prefetch data cache fills from either DRAM or MMIO in a different NUMA node (same or different socket).\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.alternate_memories\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware prefetch data cache fills from extension memory.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"ls_hw_pf_dc_fills.all\",\n    \"EventCode\": \"0x5a\",\n    \"BriefDescription\": \"Hardware prefetch data cache fills from all types of data sources.\",\n    \"UMask\": \"0xdf\"\n  },\n  {\n    \"EventName\": \"ls_alloc_mab_count\",\n    \"EventCode\": \"0x5f\",\n    \"BriefDescription\": \"In-flight L1 data cache misses i.e. Miss Address Buffer (MAB) allocations each cycle.\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.group2\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests of non-cacheable type (non-cached data and instructions reads, self-modifying code checks).\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.l2_hw_pf\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests: from hardware prefetchers to prefetch directly into L2 (hit or miss).\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.prefetch_l2_cmd\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests: prefetch directly into L2.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.change_to_x\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests: data cache state change to writable, check L2 for current state.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.cacheable_ic_read\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests: instruction cache reads.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.ls_rd_blk_c_s\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests: data cache shared reads.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.rd_blk_x\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests: data cache stores.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.rd_blk_l\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests: data cache reads including hardware and software prefetch.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.all_dc\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests of common types from L1 data cache (including prefetches).\",\n    \"UMask\": \"0xe8\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.all_no_prefetch\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests of common types not including prefetches.\",\n    \"UMask\": \"0xf9\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.all\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 cache requests of all types.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_fill_miss\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) with status: instruction cache request miss in L2.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_fill_hit_s\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) with status: instruction cache hit non-modifiable line in L2.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_fill_hit_x\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) with status: instruction cache hit modifiable line in L2.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_hit_in_l2\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) for instruction cache hits.\",\n    \"UMask\": \"0x06\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_access_in_l2\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) for instruction cache access.\",\n    \"UMask\": \"0x07\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_c\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) with status: data cache request miss in L2.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_dc_miss_in_l2\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) for data and instruction cache misses.\",\n    \"UMask\": \"0x09\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_x\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) with status: data cache store or state change hit in L2.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_l_hit_s\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) with status: data cache read hit non-modifiable line in L2.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_l_hit_x\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) with status: data cache read hit modifiable line in L2.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_cs\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) with status: data cache shared read hit in L2.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.dc_hit_in_l2\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) for data cache hits.\",\n    \"UMask\": \"0xf0\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_dc_hit_in_l2\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) for data and instruction cache hits.\",\n    \"UMask\": \"0xf6\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.dc_access_in_l2\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) for data cache access.\",\n    \"UMask\": \"0xf8\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.all\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cache requests (not including L2 prefetch) for data and instruction cache access.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2.l2_stream\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which hit in the L2 cache of type L2Stream (fetch additional sequential lines into L2 cache).\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2.l2_next_line\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which hit in the L2 cache of type L2NextLine (fetch the next line into L2 cache).\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2.l2_up_down\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which hit in the L2 cache of type L2UpDown (fetch the next or previous line into L2 cache for all memory accesses).\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2.l2_burst\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which hit in the L2 cache of type L2Burst (aggressively fetch additional sequential lines into L2 cache).\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2.l2_stride\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which hit in the L2 cache of type L2Stride (fetch additional lines into L2 cache when each access is at a constant distance from the previous).\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2.l1_stream\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which hit in the L2 cache of type L1Stream (fetch additional sequential lines into L1 cache).\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2.l1_stride\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which hit in the L2 cache of type L1Stride (fetch additional lines into L1 cache when each access is a constant distance from the previous).\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2.l1_region\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which hit in the L2 cache of type L1Region (fetch additional lines into L1 cache when the data access for a given instruction tends to be followed by a consistent pattern of other accesses within a localized region).\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2.all\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which hit in the L2 cache of all types.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3.l2_stream\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit in the L3 cache of type L2Stream (fetch additional sequential lines into L2 cache).\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3.l2_next_line\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit in the L3 cache of type L2NextLine (fetch the next line into L2 cache).\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3.l2_up_down\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit in the L3 cache of type L2UpDown (fetch the next or previous line into L2 cache for all memory accesses).\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3.l2_burst\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit in the L3 cache of type L2Burst (aggressively fetch additional sequential lines into L2 cache).\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3.l2_stride\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit in the L3 cache of type L2Stride (fetch additional lines into L2 cache when each access is a constant distance from the previous).\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3.l1_stream\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit in the L3 cache of type L1Stream (fetch additional sequential lines into L1 cache).\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3.l1_stride\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit in the L3 cache of type L1Stride (fetch additional lines into L1 cache when each access is a constant distance from the previous).\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3.l1_region\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit in the L3 cache of type L1Region (fetch additional lines into L1 cache when the data access for a given instruction tends to be followed by a consistent pattern of other accesses within a localized region).\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3.all\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit in the L3 cache cache of all types.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3.l2_stream\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches of type L2Stream (fetch additional sequential lines into L2 cache).\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3.l2_next_line\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches of type L2NextLine (fetch the next line into L2 cache).\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3.l2_up_down\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches of type L2UpDown (fetch the next or previous line into L2 cache for all memory accesses).\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3.l2_burst\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches of type L2Burst (aggressively fetch additional sequential lines into L2 cache).\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3.l2_stride\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches of type L2Stride (fetch additional lines into L2 cache when each access is a constant distance from the previous).\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3.l1_stream\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches of type L1Stream (fetch additional sequential lines into L1 cache).\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3.l1_stride\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches of type L1Stride (fetch additional lines into L1 cache when each access is a constant distance from the previous).\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3.l1_region\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches of type L1Region (fetch additional lines into L1 cache when the data access for a given instruction tends to be followed by a consistent pattern of other accesses within a localized region).\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3.all\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches of all types.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ic_cache_fill_l2\",\n    \"EventCode\": \"0x82\",\n    \"BriefDescription\": \"Instruction cache lines (64 bytes) fulfilled from the L2 cache.\"\n  },\n  {\n    \"EventName\": \"ic_cache_fill_sys\",\n    \"EventCode\": \"0x83\",\n    \"BriefDescription\": \"Instruction cache lines (64 bytes) fulfilled from system memory or another cache.\"\n  },\n  {\n    \"EventName\": \"ic_tag_hit_miss.instruction_cache_hit\",\n    \"EventCode\": \"0x18e\",\n    \"BriefDescription\": \"Instruction cache hits.\",\n    \"UMask\": \"0x07\"\n  },\n  {\n    \"EventName\": \"ic_tag_hit_miss.instruction_cache_miss\",\n    \"EventCode\": \"0x18e\",\n    \"BriefDescription\": \"Instruction cache misses.\",\n    \"UMask\": \"0x18\"\n  },\n  {\n    \"EventName\": \"ic_tag_hit_miss.all_instruction_cache_accesses\",\n    \"EventCode\": \"0x18e\",\n    \"BriefDescription\": \"Instruction cache accesses of all types.\",\n    \"UMask\": \"0x1f\"\n  },\n  {\n    \"EventName\": \"op_cache_hit_miss.op_cache_hit\",\n    \"EventCode\": \"0x28f\",\n    \"BriefDescription\": \"Op cache hits.\",\n    \"UMask\": \"0x03\"\n  },\n  {\n    \"EventName\": \"op_cache_hit_miss.op_cache_miss\",\n    \"EventCode\": \"0x28f\",\n    \"BriefDescription\": \"Op cache misses.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"op_cache_hit_miss.all_op_cache_accesses\",\n    \"EventCode\": \"0x28f\",\n    \"BriefDescription\": \"Op cache accesses of all types.\",\n    \"UMask\": \"0x07\"\n  },\n  {\n    \"EventName\": \"l3_lookup_state.l3_miss\",\n    \"EventCode\": \"0x04\",\n    \"BriefDescription\": \"L3 cache misses.\",\n    \"UMask\": \"0x01\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_lookup_state.l3_hit\",\n    \"EventCode\": \"0x04\",\n    \"BriefDescription\": \"L3 cache hits.\",\n    \"UMask\": \"0xfe\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_lookup_state.all_coherent_accesses_to_l3\",\n    \"EventCode\": \"0x04\",\n    \"BriefDescription\": \"L3 cache requests for all coherent accesses.\",\n    \"UMask\": \"0xff\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency.dram_near\",\n    \"EventCode\": \"0xac\",\n    \"BriefDescription\": \"Average sampled latency when data is sourced from DRAM in the same NUMA node.\",\n    \"UMask\": \"0x01\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency.dram_far\",\n    \"EventCode\": \"0xac\",\n    \"BriefDescription\": \"Average sampled latency when data is sourced from DRAM in a different NUMA node.\",\n    \"UMask\": \"0x02\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency.near_cache\",\n    \"EventCode\": \"0xac\",\n    \"BriefDescription\": \"Average sampled latency when data is sourced from another CCX's cache when the address was in the same NUMA node.\",\n    \"UMask\": \"0x04\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency.far_cache\",\n    \"EventCode\": \"0xac\",\n    \"BriefDescription\": \"Average sampled latency when data is sourced from another CCX's cache when the address was in a different NUMA node.\",\n    \"UMask\": \"0x08\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency.ext_near\",\n    \"EventCode\": \"0xac\",\n    \"BriefDescription\": \"Average sampled latency when data is sourced from extension memory (CXL) in the same NUMA node.\",\n    \"UMask\": \"0x10\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency.ext_far\",\n    \"EventCode\": \"0xac\",\n    \"BriefDescription\": \"Average sampled latency when data is sourced from extension memory (CXL) in a different NUMA node.\",\n    \"UMask\": \"0x20\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency.all\",\n    \"EventCode\": \"0xac\",\n    \"BriefDescription\": \"Average sampled latency from all data sources.\",\n    \"UMask\": \"0x3f\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency_requests.dram_near\",\n    \"EventCode\": \"0xad\",\n    \"BriefDescription\": \"L3 cache fill requests sourced from DRAM in the same NUMA node.\",\n    \"UMask\": \"0x01\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency_requests.dram_far\",\n    \"EventCode\": \"0xad\",\n    \"BriefDescription\": \"L3 cache fill requests sourced from DRAM in a different NUMA node.\",\n    \"UMask\": \"0x02\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency_requests.near_cache\",\n    \"EventCode\": \"0xad\",\n    \"BriefDescription\": \"L3 cache fill requests sourced from another CCX's cache when the address was in the same NUMA node.\",\n    \"UMask\": \"0x04\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency_requests.far_cache\",\n    \"EventCode\": \"0xad\",\n    \"BriefDescription\": \"L3 cache fill requests sourced from another CCX's cache when the address was in a different NUMA node.\",\n    \"UMask\": \"0x08\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency_requests.ext_near\",\n    \"EventCode\": \"0xad\",\n    \"BriefDescription\": \"L3 cache fill requests sourced from extension memory (CXL) in the same NUMA node.\",\n    \"UMask\": \"0x10\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency_requests.ext_far\",\n    \"EventCode\": \"0xad\",\n    \"BriefDescription\": \"L3 cache fill requests sourced from extension memory (CXL) in a different NUMA node.\",\n    \"UMask\": \"0x20\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_xi_sampled_latency_requests.all\",\n    \"EventCode\": \"0xad\",\n    \"BriefDescription\": \"L3 cache fill requests sourced from all data sources.\",\n    \"UMask\": \"0x3f\",\n    \"Unit\": \"L3PMC\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}