--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml sequenceTestSchema.twx sequenceTestSchema.ncd -o
sequenceTestSchema.twr sequenceTestSchema.pcf

Design file:              sequenceTestSchema.ncd
Physical constraint file: sequenceTestSchema.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6057 paths analyzed, 775 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.306ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_14 (SLICE_X1Y76.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_8 (FF)
  Destination:          XLXI_1/clock_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.001 - 0.004)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y73.XQ       Tcko                  0.514   XLXI_1/clock_counter<8>
                                                       XLXI_1/clock_counter_8
    SLICE_X3Y75.G2       net (fanout=8)        1.426   XLXI_1/clock_counter<8>
    SLICE_X3Y75.Y        Tilo                  0.612   N77
                                                       XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X0Y74.F1       net (fanout=1)        0.640   XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X0Y74.X        Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In73
                                                       XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X0Y72.F2       net (fanout=1)        0.314   XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X0Y72.X        Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In108
                                                       XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X12Y73.G1      net (fanout=1)        0.749   XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X12Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X12Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X12Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y76.SR       net (fanout=8)        1.594   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y76.CLK      Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      9.303ns (4.560ns logic, 4.743ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_0 (FF)
  Destination:          XLXI_1/clock_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.266ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_0 to XLXI_1/clock_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y69.XQ       Tcko                  0.514   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_0
    SLICE_X0Y73.G3       net (fanout=3)        0.615   XLXI_1/clock_counter<0>
    SLICE_X0Y73.Y        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6_SW0
    SLICE_X0Y73.F3       net (fanout=2)        0.038   N41
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6
    SLICE_X12Y74.G4      net (fanout=4)        1.279   XLXI_1/N14
    SLICE_X12Y74.Y       Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X13Y72.F1      net (fanout=5)        0.401   XLXI_1/present_state_cmp_eq0001
    SLICE_X13Y72.X       Tilo                  0.612   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.F2      net (fanout=1)        0.779   XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y76.SR       net (fanout=8)        1.594   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y76.CLK      Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (4.560ns logic, 4.706ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_12 (FF)
  Destination:          XLXI_1/clock_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.085ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_12 to XLXI_1/clock_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y75.XQ       Tcko                  0.514   XLXI_1/clock_counter<12>
                                                       XLXI_1/clock_counter_12
    SLICE_X0Y73.G4       net (fanout=3)        0.434   XLXI_1/clock_counter<12>
    SLICE_X0Y73.Y        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6_SW0
    SLICE_X0Y73.F3       net (fanout=2)        0.038   N41
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6
    SLICE_X12Y74.G4      net (fanout=4)        1.279   XLXI_1/N14
    SLICE_X12Y74.Y       Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X13Y72.F1      net (fanout=5)        0.401   XLXI_1/present_state_cmp_eq0001
    SLICE_X13Y72.X       Tilo                  0.612   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.F2      net (fanout=1)        0.779   XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y76.SR       net (fanout=8)        1.594   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y76.CLK      Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      9.085ns (4.560ns logic, 4.525ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_15 (SLICE_X1Y76.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_8 (FF)
  Destination:          XLXI_1/clock_counter_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.001 - 0.004)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y73.XQ       Tcko                  0.514   XLXI_1/clock_counter<8>
                                                       XLXI_1/clock_counter_8
    SLICE_X3Y75.G2       net (fanout=8)        1.426   XLXI_1/clock_counter<8>
    SLICE_X3Y75.Y        Tilo                  0.612   N77
                                                       XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X0Y74.F1       net (fanout=1)        0.640   XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X0Y74.X        Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In73
                                                       XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X0Y72.F2       net (fanout=1)        0.314   XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X0Y72.X        Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In108
                                                       XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X12Y73.G1      net (fanout=1)        0.749   XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X12Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X12Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X12Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y76.SR       net (fanout=8)        1.594   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y76.CLK      Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      9.303ns (4.560ns logic, 4.743ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_0 (FF)
  Destination:          XLXI_1/clock_counter_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.266ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_0 to XLXI_1/clock_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y69.XQ       Tcko                  0.514   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_0
    SLICE_X0Y73.G3       net (fanout=3)        0.615   XLXI_1/clock_counter<0>
    SLICE_X0Y73.Y        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6_SW0
    SLICE_X0Y73.F3       net (fanout=2)        0.038   N41
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6
    SLICE_X12Y74.G4      net (fanout=4)        1.279   XLXI_1/N14
    SLICE_X12Y74.Y       Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X13Y72.F1      net (fanout=5)        0.401   XLXI_1/present_state_cmp_eq0001
    SLICE_X13Y72.X       Tilo                  0.612   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.F2      net (fanout=1)        0.779   XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y76.SR       net (fanout=8)        1.594   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y76.CLK      Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (4.560ns logic, 4.706ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_12 (FF)
  Destination:          XLXI_1/clock_counter_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.085ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_12 to XLXI_1/clock_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y75.XQ       Tcko                  0.514   XLXI_1/clock_counter<12>
                                                       XLXI_1/clock_counter_12
    SLICE_X0Y73.G4       net (fanout=3)        0.434   XLXI_1/clock_counter<12>
    SLICE_X0Y73.Y        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6_SW0
    SLICE_X0Y73.F3       net (fanout=2)        0.038   N41
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6
    SLICE_X12Y74.G4      net (fanout=4)        1.279   XLXI_1/N14
    SLICE_X12Y74.Y       Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X13Y72.F1      net (fanout=5)        0.401   XLXI_1/present_state_cmp_eq0001
    SLICE_X13Y72.X       Tilo                  0.612   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.F2      net (fanout=1)        0.779   XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y76.SR       net (fanout=8)        1.594   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y76.CLK      Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      9.085ns (4.560ns logic, 4.525ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_10 (SLICE_X1Y74.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_8 (FF)
  Destination:          XLXI_1/clock_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.296ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y73.XQ       Tcko                  0.514   XLXI_1/clock_counter<8>
                                                       XLXI_1/clock_counter_8
    SLICE_X3Y75.G2       net (fanout=8)        1.426   XLXI_1/clock_counter<8>
    SLICE_X3Y75.Y        Tilo                  0.612   N77
                                                       XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X0Y74.F1       net (fanout=1)        0.640   XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X0Y74.X        Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In73
                                                       XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X0Y72.F2       net (fanout=1)        0.314   XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X0Y72.X        Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In108
                                                       XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X12Y73.G1      net (fanout=1)        0.749   XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X12Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X12Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X12Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y74.SR       net (fanout=8)        1.587   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y74.CLK      Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      9.296ns (4.560ns logic, 4.736ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_0 (FF)
  Destination:          XLXI_1/clock_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.259ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_0 to XLXI_1/clock_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y69.XQ       Tcko                  0.514   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_0
    SLICE_X0Y73.G3       net (fanout=3)        0.615   XLXI_1/clock_counter<0>
    SLICE_X0Y73.Y        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6_SW0
    SLICE_X0Y73.F3       net (fanout=2)        0.038   N41
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6
    SLICE_X12Y74.G4      net (fanout=4)        1.279   XLXI_1/N14
    SLICE_X12Y74.Y       Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X13Y72.F1      net (fanout=5)        0.401   XLXI_1/present_state_cmp_eq0001
    SLICE_X13Y72.X       Tilo                  0.612   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.F2      net (fanout=1)        0.779   XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y74.SR       net (fanout=8)        1.587   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y74.CLK      Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      9.259ns (4.560ns logic, 4.699ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_12 (FF)
  Destination:          XLXI_1/clock_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.078ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_12 to XLXI_1/clock_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y75.XQ       Tcko                  0.514   XLXI_1/clock_counter<12>
                                                       XLXI_1/clock_counter_12
    SLICE_X0Y73.G4       net (fanout=3)        0.434   XLXI_1/clock_counter<12>
    SLICE_X0Y73.Y        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6_SW0
    SLICE_X0Y73.F3       net (fanout=2)        0.038   N41
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_1/N14
                                                       XLXI_1/present_state_FSM_FFd4-In6
    SLICE_X12Y74.G4      net (fanout=4)        1.279   XLXI_1/N14
    SLICE_X12Y74.Y       Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X13Y72.F1      net (fanout=5)        0.401   XLXI_1/present_state_cmp_eq0001
    SLICE_X13Y72.X       Tilo                  0.612   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.F2      net (fanout=1)        0.779   XLXI_1/present_state_FSM_Out259
    SLICE_X12Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y74.SR       net (fanout=8)        1.587   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y74.CLK      Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      9.078ns (4.560ns logic, 4.518ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_24/present_state_FSM_FFd8 (SLICE_X39Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/present_state_FSM_FFd9 (FF)
  Destination:          XLXI_24/present_state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_24/present_state_FSM_FFd9 to XLXI_24/present_state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.YQ      Tcko                  0.409   XLXI_24/present_state_FSM_FFd9
                                                       XLXI_24/present_state_FSM_FFd9
    SLICE_X39Y71.BX      net (fanout=2)        0.342   XLXI_24/present_state_FSM_FFd9
    SLICE_X39Y71.CLK     Tckdi       (-Th)    -0.080   XLXI_24/present_state_FSM_FFd8
                                                       XLXI_24/present_state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.489ns logic, 0.342ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/present_state_FSM_FFd21 (SLICE_X37Y73.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/present_state_FSM_FFd22 (FF)
  Destination:          XLXI_24/present_state_FSM_FFd21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_24/present_state_FSM_FFd22 to XLXI_24/present_state_FSM_FFd21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.XQ      Tcko                  0.411   XLXI_24/present_state_FSM_FFd22
                                                       XLXI_24/present_state_FSM_FFd22
    SLICE_X37Y73.BY      net (fanout=2)        0.317   XLXI_24/present_state_FSM_FFd22
    SLICE_X37Y73.CLK     Tckdi       (-Th)    -0.117   XLXI_24/present_state_FSM_FFd21
                                                       XLXI_24/present_state_FSM_FFd21
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/present_state_FSM_FFd11 (SLICE_X37Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/present_state_FSM_FFd12 (FF)
  Destination:          XLXI_24/present_state_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_24/present_state_FSM_FFd12 to XLXI_24/present_state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y70.YQ      Tcko                  0.454   XLXI_24/present_state_FSM_FFd13
                                                       XLXI_24/present_state_FSM_FFd12
    SLICE_X37Y72.BX      net (fanout=2)        0.335   XLXI_24/present_state_FSM_FFd12
    SLICE_X37Y72.CLK     Tckdi       (-Th)    -0.080   XLXI_24/present_state_FSM_FFd11
                                                       XLXI_24/present_state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.534ns logic, 0.335ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_24/read_counter<3>/CLK
  Logical resource: XLXI_24/read_counter_3/CK
  Location pin: SLICE_X38Y60.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_24/read_counter<3>/CLK
  Logical resource: XLXI_24/read_counter_3/CK
  Location pin: SLICE_X38Y60.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_1/present_state_FSM_FFd2/CLK
  Logical resource: XLXI_1/present_state_FSM_FFd2/CK
  Location pin: SLICE_X14Y70.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    9.306|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6057 paths, 0 nets, and 1585 connections

Design statistics:
   Minimum period:   9.306ns{1}   (Maximum frequency: 107.458MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 15 10:42:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



