from RapidSilicon.IP.axi_ram.v1_0.litex_sim import AXIGPIO
