{
 "Device" : "GW5AST-138C",
 "Files" : [
  {
   "Path" : "C:/Git/V850/V850/V850.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Git/V850/V850/src/Decorder.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Git/V850/V850/src/Executer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Git/V850/V850/src/IFetcher.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Git/V850/V850/impl/temp/rtl_parser.result",
 "Top" : "V850",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}