<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='765' ll='770' type='void llvm::MachineRegisterInfo::setRegAllocationHint(llvm::Register VReg, unsigned int Type, llvm::Register PrefReg)'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='782' u='c' c='_ZN4llvm19MachineRegisterInfo13setSimpleHintENS_8RegisterES1_'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='762'>/// setRegAllocationHint - Specify a register allocation hint for the
  /// specified virtual register. This is typically used by target, and in case
  /// of an earlier hint it will be overwritten.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6958' u='c' c='_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='360' u='c' c='_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='361' u='c' c='_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='662' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='663' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='747' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='763' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='783' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='791' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='387' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintENS_8RegisterES1_RNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='389' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintENS_8RegisterES1_RNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11275' u='c' c='_ZNK4llvm17ARMTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2451' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2452' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297'/>
