#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 27 13:07:56 2019
# Process ID: 3873
# Current directory: /home/users/saikai/Project/Autonomous_Vehicle_Driving/pspl_comm
# Command line: vivado ip_repo/edit_myip_v1_0.xpr
# Log file: /home/users/saikai/Project/Autonomous_Vehicle_Driving/pspl_comm/vivado.log
# Journal file: /home/users/saikai/Project/Autonomous_Vehicle_Driving/pspl_comm/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ip_repo/edit_myip_v1_0.xpr
INFO: [Project 1-313] Project file moved from '/home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo' since last save.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/users/saikai/Project/Autonomous_Vehicle_Driving/pspl_comm/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/users/saikai/Project/Autonomous_Vehicle_Driving/pspl_comm/ip_repo/myip_1.0/hdl/myip_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2338] Canceling the changes to the IP catalog. Reverting the catalog back to its previous state.
INFO: [IP_Flow 19-2340] The IP catalog has been returned to its previous state.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 13:08:32 2019...
