DECL|DEFINE_CLEAR_BIT_OP|macro|DEFINE_CLEAR_BIT_OP
DECL|DEFINE_MM_REG_READ|macro|DEFINE_MM_REG_READ
DECL|DEFINE_MM_REG_WRITE|macro|DEFINE_MM_REG_WRITE
DECL|DEFINE_SET_BIT_OP|macro|DEFINE_SET_BIT_OP
DECL|DEFINE_TEST_BIT_OP|macro|DEFINE_TEST_BIT_OP
DECL|DW_SPI_CTRLR0_DFS_16|macro|DW_SPI_CTRLR0_DFS_16
DECL|DW_SPI_CTRLR0_DFS_32|macro|DW_SPI_CTRLR0_DFS_32
DECL|DW_SPI_CTRLR0_DFS|macro|DW_SPI_CTRLR0_DFS
DECL|DW_SPI_CTRLR0_DFS|macro|DW_SPI_CTRLR0_DFS
DECL|DW_SPI_CTRLR0_SCPH_BIT|macro|DW_SPI_CTRLR0_SCPH_BIT
DECL|DW_SPI_CTRLR0_SCPH|macro|DW_SPI_CTRLR0_SCPH
DECL|DW_SPI_CTRLR0_SCPOL_BIT|macro|DW_SPI_CTRLR0_SCPOL_BIT
DECL|DW_SPI_CTRLR0_SCPOL|macro|DW_SPI_CTRLR0_SCPOL
DECL|DW_SPI_CTRLR0_SLV_OE_BIT|macro|DW_SPI_CTRLR0_SLV_OE_BIT
DECL|DW_SPI_CTRLR0_SLV_OE|macro|DW_SPI_CTRLR0_SLV_OE
DECL|DW_SPI_CTRLR0_SRL_BIT|macro|DW_SPI_CTRLR0_SRL_BIT
DECL|DW_SPI_CTRLR0_SRL|macro|DW_SPI_CTRLR0_SRL
DECL|DW_SPI_CTRLR0_TMOD_EEPROM|macro|DW_SPI_CTRLR0_TMOD_EEPROM
DECL|DW_SPI_CTRLR0_TMOD_RESET|macro|DW_SPI_CTRLR0_TMOD_RESET
DECL|DW_SPI_CTRLR0_TMOD_RX|macro|DW_SPI_CTRLR0_TMOD_RX
DECL|DW_SPI_CTRLR0_TMOD_SHIFT|macro|DW_SPI_CTRLR0_TMOD_SHIFT
DECL|DW_SPI_CTRLR0_TMOD_TX_RX|macro|DW_SPI_CTRLR0_TMOD_TX_RX
DECL|DW_SPI_CTRLR0_TMOD_TX|macro|DW_SPI_CTRLR0_TMOD_TX
DECL|DW_SPI_FIFO_DEPTH|macro|DW_SPI_FIFO_DEPTH
DECL|DW_SPI_IMR_MASK_RX|macro|DW_SPI_IMR_MASK_RX
DECL|DW_SPI_IMR_MASK_TX|macro|DW_SPI_IMR_MASK_TX
DECL|DW_SPI_IMR_MASK|macro|DW_SPI_IMR_MASK
DECL|DW_SPI_IMR_MSTIM_BIT|macro|DW_SPI_IMR_MSTIM_BIT
DECL|DW_SPI_IMR_MSTIM|macro|DW_SPI_IMR_MSTIM
DECL|DW_SPI_IMR_RXFIM_BIT|macro|DW_SPI_IMR_RXFIM_BIT
DECL|DW_SPI_IMR_RXFIM|macro|DW_SPI_IMR_RXFIM
DECL|DW_SPI_IMR_RXOIM_BIT|macro|DW_SPI_IMR_RXOIM_BIT
DECL|DW_SPI_IMR_RXOIM|macro|DW_SPI_IMR_RXOIM
DECL|DW_SPI_IMR_RXUIM_BIT|macro|DW_SPI_IMR_RXUIM_BIT
DECL|DW_SPI_IMR_RXUIM|macro|DW_SPI_IMR_RXUIM
DECL|DW_SPI_IMR_TXEIM_BIT|macro|DW_SPI_IMR_TXEIM_BIT
DECL|DW_SPI_IMR_TXEIM|macro|DW_SPI_IMR_TXEIM
DECL|DW_SPI_IMR_TXOIM_BIT|macro|DW_SPI_IMR_TXOIM_BIT
DECL|DW_SPI_IMR_TXOIM|macro|DW_SPI_IMR_TXOIM
DECL|DW_SPI_IMR_UNMASK|macro|DW_SPI_IMR_UNMASK
DECL|DW_SPI_ISR_ERRORS_MASK|macro|DW_SPI_ISR_ERRORS_MASK
DECL|DW_SPI_ISR_MSTIS|macro|DW_SPI_ISR_MSTIS
DECL|DW_SPI_ISR_RXFIS|macro|DW_SPI_ISR_RXFIS
DECL|DW_SPI_ISR_RXOIS|macro|DW_SPI_ISR_RXOIS
DECL|DW_SPI_ISR_RXUIS|macro|DW_SPI_ISR_RXUIS
DECL|DW_SPI_ISR_TXEIS|macro|DW_SPI_ISR_TXEIS
DECL|DW_SPI_ISR_TXOIS|macro|DW_SPI_ISR_TXOIS
DECL|DW_SPI_RXFTLR_DFLT|macro|DW_SPI_RXFTLR_DFLT
DECL|DW_SPI_SR_BUSY_BIT|macro|DW_SPI_SR_BUSY_BIT
DECL|DW_SPI_SR_ICR_BIT|macro|DW_SPI_SR_ICR_BIT
DECL|DW_SPI_SR_RFNE_BIT|macro|DW_SPI_SR_RFNE_BIT
DECL|DW_SPI_SR_TFNF_BIT|macro|DW_SPI_SR_TFNF_BIT
DECL|DW_SPI_SSIENR_SSIEN_BIT|macro|DW_SPI_SSIENR_SSIEN_BIT
DECL|DW_SPI_TXFTLR_DFLT|macro|DW_SPI_TXFTLR_DFLT
DECL|SPI_DW_CLK_DIVIDER|macro|SPI_DW_CLK_DIVIDER
DECL|SPI_DW_CLK_DIVIDER|macro|SPI_DW_CLK_DIVIDER
DECL|SPI_WS_TO_DFS|macro|SPI_WS_TO_DFS
DECL|ZEPHYR_DRIVERS_SPI_SPI_DW_H_|macro|ZEPHYR_DRIVERS_SPI_SPI_DW_H_
DECL|_INT_UNMASK|macro|_INT_UNMASK
DECL|_INT_UNMASK|macro|_INT_UNMASK
DECL|_REG_CLEAR_BIT|macro|_REG_CLEAR_BIT
DECL|_REG_CLEAR_BIT|macro|_REG_CLEAR_BIT
DECL|_REG_READ|macro|_REG_READ
DECL|_REG_READ|macro|_REG_READ
DECL|_REG_SET_BIT|macro|_REG_SET_BIT
DECL|_REG_SET_BIT|macro|_REG_SET_BIT
DECL|_REG_TEST_BIT|macro|_REG_TEST_BIT
DECL|_REG_TEST_BIT|macro|_REG_TEST_BIT
DECL|_REG_WRITE|macro|_REG_WRITE
DECL|_REG_WRITE|macro|_REG_WRITE
DECL|_clock_config|function|static inline int _clock_config(struct device *dev)
DECL|_clock_off|function|static inline void _clock_off(struct device *dev)
DECL|_clock_on|function|static inline void _clock_on(struct device *dev)
DECL|_extra_clock_off|macro|_extra_clock_off
DECL|_extra_clock_on|macro|_extra_clock_on
DECL|_spi_int_unmask|macro|_spi_int_unmask
DECL|_spi_int_unmask|macro|_spi_int_unmask
DECL|_unused|member|u16_t _unused;
DECL|clock_data|member|void *clock_data;
DECL|clock_name|member|const char *clock_name;
DECL|clock|member|struct device *clock;
DECL|config_func|member|spi_dw_config_t config_func;
DECL|ctx|member|struct spi_context ctx;
DECL|dfs|member|u8_t dfs; /* dfs in bytes: 1,2 or 4 */
DECL|fifo_diff|member|u8_t fifo_diff; /* cannot be bigger than FIFO depth */
DECL|op_modes|member|u8_t op_modes;
DECL|regs|member|u32_t regs;
DECL|spi_dw_config_t|typedef|typedef void (*spi_dw_config_t)(void);
DECL|spi_dw_config|struct|struct spi_dw_config {
DECL|spi_dw_data|struct|struct spi_dw_data {
