 Timing Path to outReg/Q_reg[63]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707  1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                       1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109    10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                        | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                       1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857   7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                       7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878   5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130                       1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260             11.2198   7.59723  18.8171           8       100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                       0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q                 DFF_X1        Rise  0.3280 0.1210 0.0340             0.81238   12.8034  13.6158           4       100      F             | 
|    inRegA/Q[31]                                     Rise  0.3280 0.0000                                                                                        | 
|    M64/a[31]                                        Rise  0.3280 0.0000                                                                                        | 
|    M64/i_0_0_63/A                     INV_X4        Rise  0.3280 0.0000 0.0340                       6.25843                                                   | 
|    M64/i_0_0_63/ZN                    INV_X4        Fall  0.3670 0.0390 0.0230             16.3242   56.3122  72.6363           29      100                    | 
|    M64/i_0_0_559/A2                   NOR2_X1       Fall  0.3750 0.0080 0.0250                       1.56385                                                   | 
|    M64/i_0_0_559/ZN                   NOR2_X1       Rise  0.4810 0.1060 0.0810             2.58372   13.2095  15.7932           7       100                    | 
|    M64/A1_6/in1[63]                                 Rise  0.4810 0.0000                                                                                        | 
|    M64/A1_6/i_0_159/B                 XOR2_X1       Rise  0.4820 0.0010 0.0810                       2.36355                                                   | 
|    M64/A1_6/i_0_159/Z                 XOR2_X1       Rise  0.5570 0.0750 0.0390             0.547136  4.82291  5.37004           2       100                    | 
|    M64/A1_6/i_0_158/B                 XOR2_X1       Rise  0.5570 0.0000 0.0390                       2.36355                                                   | 
|    M64/A1_6/i_0_158/Z                 XOR2_X1       Rise  0.6410 0.0840 0.0510             1.04409   6.97496  8.01905           4       100                    | 
|    M64/A1_6/sum[63]                                 Rise  0.6410 0.0000                                                                                        | 
|    M64/A2_4/in2[63]                                 Rise  0.6410 0.0000                                                                                        | 
|    M64/A2_4/i_0_166/A                 XOR2_X1       Rise  0.6410 0.0000 0.0510                       2.23214                                                   | 
|    M64/A2_4/i_0_166/Z                 XOR2_X1       Rise  0.7120 0.0710 0.0400             0.430229  4.82291  5.25314           2       100                    | 
|    M64/A2_4/i_0_165/B                 XOR2_X1       Rise  0.7120 0.0000 0.0400                       2.36355                                                   | 
|    M64/A2_4/i_0_165/Z                 XOR2_X1       Rise  0.8220 0.1100 0.0750             1.53603   11.5367  13.0727           6       100                    | 
|    M64/A2_4/sum[63]                                 Rise  0.8220 0.0000                                                                                        | 
|    M64/A3_3/in1[63]                                 Rise  0.8220 0.0000                                                                                        | 
|    M64/A3_3/i_0_176/B                 XOR2_X1       Rise  0.8220 0.0000 0.0750                       2.36355                                                   | 
|    M64/A3_3/i_0_176/Z                 XOR2_X1       Rise  0.9440 0.1220 0.0820             1.84743   12.868   14.7155           5       100                    | 
|    M64/A3_3/i_0_175/B                 XNOR2_X1      Rise  0.9450 0.0010 0.0820                       2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN                XNOR2_X1      Rise  1.0140 0.0690 0.0510             1.64222   6.97496  8.61719           4       100                    | 
|    M64/A3_3/sum[63]                                 Rise  1.0140 0.0000                                                                                        | 
|    M64/A4_2/in2[63]                                 Rise  1.0140 0.0000                                                                                        | 
|    M64/A4_2/i_0_198/A                 XOR2_X1       Rise  1.0140 0.0000 0.0510                       2.23214                                                   | 
|    M64/A4_2/i_0_198/Z                 XOR2_X1       Rise  1.0850 0.0710 0.0490             0.330284  4.82291  5.15319           2       100                    | 
|    M64/A4_2/i_0_197/B                 XOR2_X1       Rise  1.0850 0.0000 0.0490                       2.36355                                                   | 
|    M64/A4_2/i_0_197/Z                 XOR2_X1       Rise  1.1610 0.0760 0.0420             1.12981   4.94781  6.07762           3       100                    | 
|    M64/A4_2/sum[63]                                 Rise  1.1610 0.0000                                                                                        | 
|    M64/A5_1/in3[63]                                 Rise  1.1610 0.0000                                                                                        | 
|    M64/A5_1/i_0_230/A                 AOI21_X1      Rise  1.1610 0.0000 0.0420                       1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN                AOI21_X1      Fall  1.1810 0.0200 0.0150             0.305934  1.65135  1.95728           1       100                    | 
|    M64/A5_1/i_0_227/A2                NOR2_X1       Fall  1.1810 0.0000 0.0150                       1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN                NOR2_X1       Rise  1.2840 0.1030 0.0820             2.36335   13.6262  15.9895           6       100                    | 
|    M64/A5_1/sum[63]                                 Rise  1.2840 0.0000                                                                                        | 
|    M64/A6/in1[63]                                   Rise  1.2840 0.0000                                                                                        | 
|    M64/A6/i_0_240/B                   XOR2_X2       Rise  1.2850 0.0010 0.0820                       4.39563                                                   | 
|    M64/A6/i_0_240/Z                   XOR2_X2       Rise  1.3920 0.1070 0.0680             2.52964   20.4267  22.9563           8       100                    | 
|    M64/A6/i_0_233/B                   XNOR2_X1      Rise  1.3920 0.0000 0.0680                       2.57361                                                   | 
|    M64/A6/i_0_233/ZN                  XNOR2_X1      Rise  1.4540 0.0620 0.0420             0.833957  5.8097   6.64366           3       100                    | 
|    M64/A6/sum[57]                                   Rise  1.4540 0.0000                                                                                        | 
|    M64/A7/in1[57]                                   Rise  1.4540 0.0000                                                                                        | 
|    M64/A7/i_0_224/B                   XNOR2_X1      Rise  1.4540 0.0000 0.0420                       2.57361                                                   | 
|    M64/A7/i_0_224/ZN                  XNOR2_X1      Rise  1.5030 0.0490 0.0240             0.191285  2.57361  2.76489           1       100                    | 
|    M64/A7/i_0_223/B                   XNOR2_X1      Rise  1.5030 0.0000 0.0240                       2.57361                                                   | 
|    M64/A7/i_0_223/ZN                  XNOR2_X1      Rise  1.5570 0.0540 0.0410             0.634404  5.8097   6.4441            3       100                    | 
|    M64/A7/sum[57]                                   Rise  1.5570 0.0000                                                                                        | 
|    M64/A8/in1[57]                                   Rise  1.5570 0.0000                                                                                        | 
|    M64/A8/i_0_195/B                   XNOR2_X1      Rise  1.5570 0.0000 0.0410                       2.57361                                                   | 
|    M64/A8/i_0_195/ZN                  XNOR2_X1      Rise  1.6060 0.0490 0.0250             0.31343   2.57361  2.88704           1       100                    | 
|    M64/A8/i_0_194/B                   XNOR2_X1      Rise  1.6060 0.0000 0.0250                       2.57361                                                   | 
|    M64/A8/i_0_194/ZN                  XNOR2_X1      Rise  1.6550 0.0490 0.0300             0.786784  3.38608  4.17287           2       100                    | 
|    M64/A8/sum[57]                                   Rise  1.6550 0.0000                                                                                        | 
|    M64/A9/in1[57]                                   Rise  1.6550 0.0000                                                                                        | 
|    M64/A9/i_0_105/B                   XOR2_X1       Rise  1.6560 0.0010 0.0300    0.0010             2.36355                                                   | 
|    M64/A9/i_0_105/Z                   XOR2_X1       Rise  1.7280 0.0720 0.0420             1.01111   5.03833  6.04944           3       100                    | 
|    M64/A9/sum[57]                                   Rise  1.7280 0.0000                                                                                        | 
|    M64/RESULT/a[57]                                 Rise  1.7280 0.0000                                                                                        | 
|    M64/RESULT/i_0/a[57]                             Rise  1.7280 0.0000                                                                                        | 
|    M64/RESULT/i_0/i_327/A1            NOR2_X1       Rise  1.7280 0.0000 0.0420                       1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN            NOR2_X1       Fall  1.7500 0.0220 0.0160             0.938112  5.00466  5.94278           3       100                    | 
|    M64/RESULT/i_0/i_349/A2            NOR3_X1       Fall  1.7500 0.0000 0.0160                       1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN            NOR3_X1       Rise  1.8130 0.0630 0.0410             0.317381  3.34143  3.65881           2       100                    | 
|    M64/RESULT/i_0/i_348/A             OAI21_X1      Rise  1.8130 0.0000 0.0410                       1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN            OAI21_X1      Fall  1.8450 0.0320 0.0200             0.736759  3.207    3.94376           2       100                    | 
|    M64/RESULT/i_0/i_344/C2            OAI211_X1     Fall  1.8450 0.0000 0.0200                       1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN            OAI211_X1     Rise  1.8950 0.0500 0.0310             0.680073  3.2527   3.93278           2       100                    | 
|    M64/RESULT/i_0/i_359/A             AOI21_X1      Rise  1.8950 0.0000 0.0310                       1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN            AOI21_X1      Fall  1.9140 0.0190 0.0180             0.55079   1.65135  2.20214           1       100                    | 
|    M64/RESULT/i_0/i_358/A2            NOR2_X1       Fall  1.9140 0.0000 0.0180                       1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN            NOR2_X1       Rise  1.9690 0.0550 0.0360             1.21135   5.00287  6.21422           3       100                    | 
|    M64/RESULT/i_0/i_381/B1            OAI21_X1      Rise  1.9690 0.0000 0.0360                       1.66205                                                   | 
|    M64/RESULT/i_0/i_381/ZN            OAI21_X1      Fall  1.9890 0.0200 0.0150             0.260176  1.62303  1.88321           1       100                    | 
|    M64/RESULT/i_0/i_380/B2            AOI22_X1      Fall  1.9890 0.0000 0.0150                       1.52031                                                   | 
|    M64/RESULT/i_0/i_380/ZN            AOI22_X1      Rise  2.0350 0.0460 0.0220             0.338437  0.921561 1.26              1       100                    | 
|    M64/RESULT/i_0/i_379/A3            OR3_X1        Rise  2.0350 0.0000 0.0220                       0.921561                                                  | 
|    M64/RESULT/i_0/i_379/ZN            OR3_X1        Rise  2.0670 0.0320 0.0080             0.327452  1.6642   1.99165           1       100                    | 
|    M64/RESULT/i_0/i_378/A2            NAND2_X1      Rise  2.0670 0.0000 0.0080                       1.6642                                                    | 
|    M64/RESULT/i_0/i_378/ZN            NAND2_X1      Fall  2.0780 0.0110 0.0080             0.0392197 0.918145 0.957365          1       100                    | 
|    M64/RESULT/i_0/sum[63]                           Fall  2.0780 0.0000                                                                                        | 
|    M64/RESULT/S[63]                                 Fall  2.0780 0.0000                                                                                        | 
|    M64/c[63]                                        Fall  2.0780 0.0000                                                                                        | 
|    outReg/D[63]                                     Fall  2.0780 0.0000                                                                                        | 
|    outReg/i_0_65/A1                   AND2_X1       Fall  2.0780 0.0000 0.0080                       0.874832                                                  | 
|    outReg/i_0_65/ZN                   AND2_X1       Fall  2.1050 0.0270 0.0060             0.234788  1.14029  1.37508           1       100                    | 
|    outReg/Q_reg[63]/D                 DFF_X1        Fall  2.1050 0.0000 0.0060                       1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[63]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[63]/CK        DFF_X1        Rise  0.1950 0.0020 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0320 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -2.1050        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[56]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_222/B2            OAI21_X1      Rise  1.8690 0.0000 0.0300            1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN            OAI21_X1      Fall  1.8980 0.0290 0.0170 0.59526    3.84836  4.44362           2       100                    | 
|    M64/RESULT/i_0/i_220/B2            OAI22_X1      Fall  1.8980 0.0000 0.0170            1.55047                                                   | 
|    M64/RESULT/i_0/i_220/ZN            OAI22_X1      Rise  1.9580 0.0600 0.0430 0.980179   3.36443  4.34461           2       100                    | 
|    M64/RESULT/i_0/i_219/A             INV_X1        Rise  1.9580 0.0000 0.0430            1.70023                                                   | 
|    M64/RESULT/i_0/i_219/ZN            INV_X1        Fall  1.9800 0.0220 0.0160 0.672523   5.56529  6.23781           2       100                    | 
|    M64/RESULT/i_0/i_138/B2            OAI22_X2      Fall  1.9800 0.0000 0.0160            3.20412                                                   | 
|    M64/RESULT/i_0/i_138/ZN            OAI22_X2      Rise  2.0250 0.0450 0.0290 0.375509   2.57361  2.94912           1       100                    | 
|    M64/RESULT/i_0/i_137/B             XNOR2_X1      Rise  2.0250 0.0000 0.0290            2.57361                                                   | 
|    M64/RESULT/i_0/i_137/ZN            XNOR2_X1      Rise  2.0670 0.0420 0.0160 0.234677   0.97463  1.20931           1       100                    | 
|    M64/RESULT/i_0/sum[56]                           Rise  2.0670 0.0000                                                                             | 
|    M64/RESULT/S[56]                                 Rise  2.0670 0.0000                                                                             | 
|    M64/c[56]                                        Rise  2.0670 0.0000                                                                             | 
|    outReg/D[56]                                     Rise  2.0670 0.0000                                                                             | 
|    outReg/i_0_58/A2                   AND2_X1       Rise  2.0670 0.0000 0.0160            0.97463                                                   | 
|    outReg/i_0_58/ZN                   AND2_X1       Rise  2.1000 0.0330 0.0080 0.316965   1.14029  1.45726           1       100                    | 
|    outReg/Q_reg[56]/D                 DFF_X1        Rise  2.1000 0.0000 0.0080            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[56]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[56]/CK        DFF_X1        Rise  0.1950 0.0020 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0290 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -2.1000        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[52]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_134/B2            OAI21_X1      Rise  1.8690 0.0000 0.0300            1.57189                                                   | 
|    M64/RESULT/i_0/i_134/ZN            OAI21_X1      Fall  1.8980 0.0290 0.0170 0.697065   3.84836  4.54543           2       100                    | 
|    M64/RESULT/i_0/i_132/B2            OAI22_X1      Fall  1.8980 0.0000 0.0170            1.55047                                                   | 
|    M64/RESULT/i_0/i_132/ZN            OAI22_X1      Rise  1.9560 0.0580 0.0410 0.636751   3.35061  3.98736           2       100                    | 
|    M64/RESULT/i_0/i_131/A             INV_X1        Rise  1.9560 0.0000 0.0410            1.70023                                                   | 
|    M64/RESULT/i_0/i_131/ZN            INV_X1        Fall  1.9740 0.0180 0.0140 0.75728    3.84775  4.60503           2       100                    | 
|    M64/RESULT/i_0/i_125/B2            OAI22_X1      Fall  1.9740 0.0000 0.0140            1.55047                                                   | 
|    M64/RESULT/i_0/i_125/ZN            OAI22_X1      Rise  2.0250 0.0510 0.0360 0.346154   2.57361  2.91976           1       100                    | 
|    M64/RESULT/i_0/i_124/B             XNOR2_X1      Rise  2.0250 0.0000 0.0360            2.57361                                                   | 
|    M64/RESULT/i_0/i_124/ZN            XNOR2_X1      Rise  2.0690 0.0440 0.0160 0.22978    0.97463  1.20441           1       100                    | 
|    M64/RESULT/i_0/sum[52]                           Rise  2.0690 0.0000                                                                             | 
|    M64/RESULT/S[52]                                 Rise  2.0690 0.0000                                                                             | 
|    M64/c[52]                                        Rise  2.0690 0.0000                                                                             | 
|    outReg/D[52]                                     Rise  2.0690 0.0000                                                                             | 
|    outReg/i_0_54/A2                   AND2_X1       Rise  2.0690 0.0000 0.0160            0.97463                                                   | 
|    outReg/i_0_54/ZN                   AND2_X1       Rise  2.1010 0.0320 0.0080 0.282063   1.14029  1.42235           1       100                    | 
|    outReg/Q_reg[52]/D                 DFF_X1        Rise  2.1010 0.0000 0.0080            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[52]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960 0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[52]/CK        DFF_X1        Rise  0.1960 0.0000 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1960 2.1960 | 
| library setup check                       | -0.0280 2.1680 | 
| data required time                        |  2.1680        | 
|                                           |                | 
| data required time                        |  2.1680        | 
| data arrival time                         | -2.1010        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[61]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130                      1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260             11.2198  7.59723  18.8171           8       100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q                 DFF_X1        Rise  0.3280 0.1210 0.0340             0.81238  12.8034  13.6158           4       100      F             | 
|    inRegA/Q[31]                                     Rise  0.3280 0.0000                                                                                       | 
|    M64/a[31]                                        Rise  0.3280 0.0000                                                                                       | 
|    M64/i_0_0_63/A                     INV_X4        Rise  0.3280 0.0000 0.0340                      6.25843                                                   | 
|    M64/i_0_0_63/ZN                    INV_X4        Fall  0.3670 0.0390 0.0230             16.3242  56.3122  72.6363           29      100                    | 
|    M64/i_0_0_559/A2                   NOR2_X1       Fall  0.3750 0.0080 0.0250                      1.56385                                                   | 
|    M64/i_0_0_559/ZN                   NOR2_X1       Rise  0.4810 0.1060 0.0810             2.58372  13.2095  15.7932           7       100                    | 
|    M64/A1_6/in1[63]                                 Rise  0.4810 0.0000                                                                                       | 
|    M64/A1_6/i_0_159/B                 XOR2_X1       Rise  0.4820 0.0010 0.0810                      2.36355                                                   | 
|    M64/A1_6/i_0_159/Z                 XOR2_X1       Rise  0.5570 0.0750 0.0390             0.547136 4.82291  5.37004           2       100                    | 
|    M64/A1_6/i_0_158/B                 XOR2_X1       Rise  0.5570 0.0000 0.0390                      2.36355                                                   | 
|    M64/A1_6/i_0_158/Z                 XOR2_X1       Rise  0.6410 0.0840 0.0510             1.04409  6.97496  8.01905           4       100                    | 
|    M64/A1_6/sum[63]                                 Rise  0.6410 0.0000                                                                                       | 
|    M64/A2_4/in2[63]                                 Rise  0.6410 0.0000                                                                                       | 
|    M64/A2_4/i_0_166/A                 XOR2_X1       Rise  0.6410 0.0000 0.0510                      2.23214                                                   | 
|    M64/A2_4/i_0_166/Z                 XOR2_X1       Rise  0.7120 0.0710 0.0400             0.430229 4.82291  5.25314           2       100                    | 
|    M64/A2_4/i_0_165/B                 XOR2_X1       Rise  0.7120 0.0000 0.0400                      2.36355                                                   | 
|    M64/A2_4/i_0_165/Z                 XOR2_X1       Rise  0.8220 0.1100 0.0750             1.53603  11.5367  13.0727           6       100                    | 
|    M64/A2_4/sum[63]                                 Rise  0.8220 0.0000                                                                                       | 
|    M64/A3_3/in1[63]                                 Rise  0.8220 0.0000                                                                                       | 
|    M64/A3_3/i_0_176/B                 XOR2_X1       Rise  0.8220 0.0000 0.0750                      2.36355                                                   | 
|    M64/A3_3/i_0_176/Z                 XOR2_X1       Rise  0.9440 0.1220 0.0820             1.84743  12.868   14.7155           5       100                    | 
|    M64/A3_3/i_0_175/B                 XNOR2_X1      Rise  0.9450 0.0010 0.0820                      2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN                XNOR2_X1      Rise  1.0140 0.0690 0.0510             1.64222  6.97496  8.61719           4       100                    | 
|    M64/A3_3/sum[63]                                 Rise  1.0140 0.0000                                                                                       | 
|    M64/A4_2/in2[63]                                 Rise  1.0140 0.0000                                                                                       | 
|    M64/A4_2/i_0_198/A                 XOR2_X1       Rise  1.0140 0.0000 0.0510                      2.23214                                                   | 
|    M64/A4_2/i_0_198/Z                 XOR2_X1       Rise  1.0850 0.0710 0.0490             0.330284 4.82291  5.15319           2       100                    | 
|    M64/A4_2/i_0_197/B                 XOR2_X1       Rise  1.0850 0.0000 0.0490                      2.36355                                                   | 
|    M64/A4_2/i_0_197/Z                 XOR2_X1       Rise  1.1610 0.0760 0.0420             1.12981  4.94781  6.07762           3       100                    | 
|    M64/A4_2/sum[63]                                 Rise  1.1610 0.0000                                                                                       | 
|    M64/A5_1/in3[63]                                 Rise  1.1610 0.0000                                                                                       | 
|    M64/A5_1/i_0_230/A                 AOI21_X1      Rise  1.1610 0.0000 0.0420                      1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN                AOI21_X1      Fall  1.1810 0.0200 0.0150             0.305934 1.65135  1.95728           1       100                    | 
|    M64/A5_1/i_0_227/A2                NOR2_X1       Fall  1.1810 0.0000 0.0150                      1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN                NOR2_X1       Rise  1.2840 0.1030 0.0820             2.36335  13.6262  15.9895           6       100                    | 
|    M64/A5_1/sum[63]                                 Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/in1[63]                                   Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/i_0_240/B                   XOR2_X2       Rise  1.2850 0.0010 0.0820                      4.39563                                                   | 
|    M64/A6/i_0_240/Z                   XOR2_X2       Rise  1.3920 0.1070 0.0680             2.52964  20.4267  22.9563           8       100                    | 
|    M64/A6/i_0_233/B                   XNOR2_X1      Rise  1.3920 0.0000 0.0680                      2.57361                                                   | 
|    M64/A6/i_0_233/ZN                  XNOR2_X1      Rise  1.4540 0.0620 0.0420             0.833957 5.8097   6.64366           3       100                    | 
|    M64/A6/sum[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/in1[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/i_0_224/B                   XNOR2_X1      Rise  1.4540 0.0000 0.0420                      2.57361                                                   | 
|    M64/A7/i_0_224/ZN                  XNOR2_X1      Rise  1.5030 0.0490 0.0240             0.191285 2.57361  2.76489           1       100                    | 
|    M64/A7/i_0_223/B                   XNOR2_X1      Rise  1.5030 0.0000 0.0240                      2.57361                                                   | 
|    M64/A7/i_0_223/ZN                  XNOR2_X1      Rise  1.5570 0.0540 0.0410             0.634404 5.8097   6.4441            3       100                    | 
|    M64/A7/sum[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/in1[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/i_0_195/B                   XNOR2_X1      Rise  1.5570 0.0000 0.0410                      2.57361                                                   | 
|    M64/A8/i_0_195/ZN                  XNOR2_X1      Rise  1.6060 0.0490 0.0250             0.31343  2.57361  2.88704           1       100                    | 
|    M64/A8/i_0_194/B                   XNOR2_X1      Rise  1.6060 0.0000 0.0250                      2.57361                                                   | 
|    M64/A8/i_0_194/ZN                  XNOR2_X1      Rise  1.6550 0.0490 0.0300             0.786784 3.38608  4.17287           2       100                    | 
|    M64/A8/sum[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/in1[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/i_0_105/B                   XOR2_X1       Rise  1.6560 0.0010 0.0300    0.0010            2.36355                                                   | 
|    M64/A9/i_0_105/Z                   XOR2_X1       Rise  1.7280 0.0720 0.0420             1.01111  5.03833  6.04944           3       100                    | 
|    M64/A9/sum[57]                                   Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/a[57]                                 Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[57]                             Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_327/A1            NOR2_X1       Rise  1.7280 0.0000 0.0420                      1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN            NOR2_X1       Fall  1.7500 0.0220 0.0160             0.938112 5.00466  5.94278           3       100                    | 
|    M64/RESULT/i_0/i_349/A2            NOR3_X1       Fall  1.7500 0.0000 0.0160                      1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN            NOR3_X1       Rise  1.8130 0.0630 0.0410             0.317381 3.34143  3.65881           2       100                    | 
|    M64/RESULT/i_0/i_348/A             OAI21_X1      Rise  1.8130 0.0000 0.0410                      1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN            OAI21_X1      Fall  1.8450 0.0320 0.0200             0.736759 3.207    3.94376           2       100                    | 
|    M64/RESULT/i_0/i_344/C2            OAI211_X1     Fall  1.8450 0.0000 0.0200                      1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN            OAI211_X1     Rise  1.8950 0.0500 0.0310             0.680073 3.2527   3.93278           2       100                    | 
|    M64/RESULT/i_0/i_359/A             AOI21_X1      Rise  1.8950 0.0000 0.0310                      1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN            AOI21_X1      Fall  1.9140 0.0190 0.0180             0.55079  1.65135  2.20214           1       100                    | 
|    M64/RESULT/i_0/i_358/A2            NOR2_X1       Fall  1.9140 0.0000 0.0180                      1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN            NOR2_X1       Rise  1.9690 0.0550 0.0360             1.21135  5.00287  6.21422           3       100                    | 
|    M64/RESULT/i_0/i_146/A1            NOR2_X1       Rise  1.9690 0.0000 0.0360                      1.71447                                                   | 
|    M64/RESULT/i_0/i_146/ZN            NOR2_X1       Fall  1.9850 0.0160 0.0130             0.420747 3.22324  3.64398           2       100                    | 
|    M64/RESULT/i_0/i_145/B2            OAI21_X1      Fall  1.9850 0.0000 0.0130                      1.55833                                                   | 
|    M64/RESULT/i_0/i_145/ZN            OAI21_X1      Rise  2.0240 0.0390 0.0240             0.35235  2.57361  2.92596           1       100                    | 
|    M64/RESULT/i_0/i_144/B             XNOR2_X1      Rise  2.0240 0.0000 0.0240                      2.57361                                                   | 
|    M64/RESULT/i_0/i_144/ZN            XNOR2_X1      Rise  2.0650 0.0410 0.0170             0.290096 0.97463  1.26473           1       100                    | 
|    M64/RESULT/i_0/sum[61]                           Rise  2.0650 0.0000                                                                                       | 
|    M64/RESULT/S[61]                                 Rise  2.0650 0.0000                                                                                       | 
|    M64/c[61]                                        Rise  2.0650 0.0000                                                                                       | 
|    outReg/D[61]                                     Rise  2.0650 0.0000                                                                                       | 
|    outReg/i_0_63/A2                   AND2_X1       Rise  2.0650 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_63/ZN                   AND2_X1       Rise  2.0980 0.0330 0.0080             0.226797 1.14029  1.36709           1       100                    | 
|    outReg/Q_reg[61]/D                 DFF_X1        Rise  2.0980 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[61]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[61]/CK        DFF_X1        Rise  0.1950 0.0020 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0290 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -2.0980        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[60]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130                      1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260             11.2198  7.59723  18.8171           8       100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q                 DFF_X1        Rise  0.3280 0.1210 0.0340             0.81238  12.8034  13.6158           4       100      F             | 
|    inRegA/Q[31]                                     Rise  0.3280 0.0000                                                                                       | 
|    M64/a[31]                                        Rise  0.3280 0.0000                                                                                       | 
|    M64/i_0_0_63/A                     INV_X4        Rise  0.3280 0.0000 0.0340                      6.25843                                                   | 
|    M64/i_0_0_63/ZN                    INV_X4        Fall  0.3670 0.0390 0.0230             16.3242  56.3122  72.6363           29      100                    | 
|    M64/i_0_0_559/A2                   NOR2_X1       Fall  0.3750 0.0080 0.0250                      1.56385                                                   | 
|    M64/i_0_0_559/ZN                   NOR2_X1       Rise  0.4810 0.1060 0.0810             2.58372  13.2095  15.7932           7       100                    | 
|    M64/A1_6/in1[63]                                 Rise  0.4810 0.0000                                                                                       | 
|    M64/A1_6/i_0_159/B                 XOR2_X1       Rise  0.4820 0.0010 0.0810                      2.36355                                                   | 
|    M64/A1_6/i_0_159/Z                 XOR2_X1       Rise  0.5570 0.0750 0.0390             0.547136 4.82291  5.37004           2       100                    | 
|    M64/A1_6/i_0_158/B                 XOR2_X1       Rise  0.5570 0.0000 0.0390                      2.36355                                                   | 
|    M64/A1_6/i_0_158/Z                 XOR2_X1       Rise  0.6410 0.0840 0.0510             1.04409  6.97496  8.01905           4       100                    | 
|    M64/A1_6/sum[63]                                 Rise  0.6410 0.0000                                                                                       | 
|    M64/A2_4/in2[63]                                 Rise  0.6410 0.0000                                                                                       | 
|    M64/A2_4/i_0_166/A                 XOR2_X1       Rise  0.6410 0.0000 0.0510                      2.23214                                                   | 
|    M64/A2_4/i_0_166/Z                 XOR2_X1       Rise  0.7120 0.0710 0.0400             0.430229 4.82291  5.25314           2       100                    | 
|    M64/A2_4/i_0_165/B                 XOR2_X1       Rise  0.7120 0.0000 0.0400                      2.36355                                                   | 
|    M64/A2_4/i_0_165/Z                 XOR2_X1       Rise  0.8220 0.1100 0.0750             1.53603  11.5367  13.0727           6       100                    | 
|    M64/A2_4/sum[63]                                 Rise  0.8220 0.0000                                                                                       | 
|    M64/A3_3/in1[63]                                 Rise  0.8220 0.0000                                                                                       | 
|    M64/A3_3/i_0_176/B                 XOR2_X1       Rise  0.8220 0.0000 0.0750                      2.36355                                                   | 
|    M64/A3_3/i_0_176/Z                 XOR2_X1       Rise  0.9440 0.1220 0.0820             1.84743  12.868   14.7155           5       100                    | 
|    M64/A3_3/i_0_175/B                 XNOR2_X1      Rise  0.9450 0.0010 0.0820                      2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN                XNOR2_X1      Rise  1.0140 0.0690 0.0510             1.64222  6.97496  8.61719           4       100                    | 
|    M64/A3_3/sum[63]                                 Rise  1.0140 0.0000                                                                                       | 
|    M64/A4_2/in2[63]                                 Rise  1.0140 0.0000                                                                                       | 
|    M64/A4_2/i_0_198/A                 XOR2_X1       Rise  1.0140 0.0000 0.0510                      2.23214                                                   | 
|    M64/A4_2/i_0_198/Z                 XOR2_X1       Rise  1.0850 0.0710 0.0490             0.330284 4.82291  5.15319           2       100                    | 
|    M64/A4_2/i_0_197/B                 XOR2_X1       Rise  1.0850 0.0000 0.0490                      2.36355                                                   | 
|    M64/A4_2/i_0_197/Z                 XOR2_X1       Rise  1.1610 0.0760 0.0420             1.12981  4.94781  6.07762           3       100                    | 
|    M64/A4_2/sum[63]                                 Rise  1.1610 0.0000                                                                                       | 
|    M64/A5_1/in3[63]                                 Rise  1.1610 0.0000                                                                                       | 
|    M64/A5_1/i_0_230/A                 AOI21_X1      Rise  1.1610 0.0000 0.0420                      1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN                AOI21_X1      Fall  1.1810 0.0200 0.0150             0.305934 1.65135  1.95728           1       100                    | 
|    M64/A5_1/i_0_227/A2                NOR2_X1       Fall  1.1810 0.0000 0.0150                      1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN                NOR2_X1       Rise  1.2840 0.1030 0.0820             2.36335  13.6262  15.9895           6       100                    | 
|    M64/A5_1/sum[63]                                 Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/in1[63]                                   Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/i_0_240/B                   XOR2_X2       Rise  1.2850 0.0010 0.0820                      4.39563                                                   | 
|    M64/A6/i_0_240/Z                   XOR2_X2       Rise  1.3920 0.1070 0.0680             2.52964  20.4267  22.9563           8       100                    | 
|    M64/A6/i_0_233/B                   XNOR2_X1      Rise  1.3920 0.0000 0.0680                      2.57361                                                   | 
|    M64/A6/i_0_233/ZN                  XNOR2_X1      Rise  1.4540 0.0620 0.0420             0.833957 5.8097   6.64366           3       100                    | 
|    M64/A6/sum[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/in1[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/i_0_224/B                   XNOR2_X1      Rise  1.4540 0.0000 0.0420                      2.57361                                                   | 
|    M64/A7/i_0_224/ZN                  XNOR2_X1      Rise  1.5030 0.0490 0.0240             0.191285 2.57361  2.76489           1       100                    | 
|    M64/A7/i_0_223/B                   XNOR2_X1      Rise  1.5030 0.0000 0.0240                      2.57361                                                   | 
|    M64/A7/i_0_223/ZN                  XNOR2_X1      Rise  1.5570 0.0540 0.0410             0.634404 5.8097   6.4441            3       100                    | 
|    M64/A7/sum[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/in1[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/i_0_195/B                   XNOR2_X1      Rise  1.5570 0.0000 0.0410                      2.57361                                                   | 
|    M64/A8/i_0_195/ZN                  XNOR2_X1      Rise  1.6060 0.0490 0.0250             0.31343  2.57361  2.88704           1       100                    | 
|    M64/A8/i_0_194/B                   XNOR2_X1      Rise  1.6060 0.0000 0.0250                      2.57361                                                   | 
|    M64/A8/i_0_194/ZN                  XNOR2_X1      Rise  1.6550 0.0490 0.0300             0.786784 3.38608  4.17287           2       100                    | 
|    M64/A8/sum[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/in1[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/i_0_105/B                   XOR2_X1       Rise  1.6560 0.0010 0.0300    0.0010            2.36355                                                   | 
|    M64/A9/i_0_105/Z                   XOR2_X1       Rise  1.7280 0.0720 0.0420             1.01111  5.03833  6.04944           3       100                    | 
|    M64/A9/sum[57]                                   Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/a[57]                                 Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[57]                             Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_327/A1            NOR2_X1       Rise  1.7280 0.0000 0.0420                      1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN            NOR2_X1       Fall  1.7500 0.0220 0.0160             0.938112 5.00466  5.94278           3       100                    | 
|    M64/RESULT/i_0/i_349/A2            NOR3_X1       Fall  1.7500 0.0000 0.0160                      1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN            NOR3_X1       Rise  1.8130 0.0630 0.0410             0.317381 3.34143  3.65881           2       100                    | 
|    M64/RESULT/i_0/i_348/A             OAI21_X1      Rise  1.8130 0.0000 0.0410                      1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN            OAI21_X1      Fall  1.8450 0.0320 0.0200             0.736759 3.207    3.94376           2       100                    | 
|    M64/RESULT/i_0/i_344/C2            OAI211_X1     Fall  1.8450 0.0000 0.0200                      1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN            OAI211_X1     Rise  1.8950 0.0500 0.0310             0.680073 3.2527   3.93278           2       100                    | 
|    M64/RESULT/i_0/i_359/A             AOI21_X1      Rise  1.8950 0.0000 0.0310                      1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN            AOI21_X1      Fall  1.9140 0.0190 0.0180             0.55079  1.65135  2.20214           1       100                    | 
|    M64/RESULT/i_0/i_358/A2            NOR2_X1       Fall  1.9140 0.0000 0.0180                      1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN            NOR2_X1       Rise  1.9690 0.0550 0.0360             1.21135  5.00287  6.21422           3       100                    | 
|    M64/RESULT/i_0/i_146/A1            NOR2_X1       Rise  1.9690 0.0000 0.0360                      1.71447                                                   | 
|    M64/RESULT/i_0/i_146/ZN            NOR2_X1       Fall  1.9850 0.0160 0.0130             0.420747 3.22324  3.64398           2       100                    | 
|    M64/RESULT/i_0/i_142/A2            NOR2_X1       Fall  1.9850 0.0000 0.0130                      1.56385                                                   | 
|    M64/RESULT/i_0/i_142/ZN            NOR2_X1       Rise  2.0200 0.0350 0.0200             0.192543 2.57361  2.76615           1       100                    | 
|    M64/RESULT/i_0/i_141/B             XNOR2_X1      Rise  2.0200 0.0000 0.0200                      2.57361                                                   | 
|    M64/RESULT/i_0/i_141/ZN            XNOR2_X1      Rise  2.0600 0.0400 0.0170             0.267616 0.97463  1.24225           1       100                    | 
|    M64/RESULT/i_0/sum[60]                           Rise  2.0600 0.0000                                                                                       | 
|    M64/RESULT/S[60]                                 Rise  2.0600 0.0000                                                                                       | 
|    M64/c[60]                                        Rise  2.0600 0.0000                                                                                       | 
|    outReg/D[60]                                     Rise  2.0600 0.0000                                                                                       | 
|    outReg/i_0_62/A2                   AND2_X1       Rise  2.0600 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_62/ZN                   AND2_X1       Rise  2.0940 0.0340 0.0090             0.57637  1.14029  1.71666           1       100                    | 
|    outReg/Q_reg[60]/D                 DFF_X1        Rise  2.0940 0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[60]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[60]/CK        DFF_X1        Rise  0.1950 0.0020 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0290 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -2.0940        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[57]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_222/B2            OAI21_X1      Rise  1.8690 0.0000 0.0300            1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN            OAI21_X1      Fall  1.8980 0.0290 0.0170 0.59526    3.84836  4.44362           2       100                    | 
|    M64/RESULT/i_0/i_220/B2            OAI22_X1      Fall  1.8980 0.0000 0.0170            1.55047                                                   | 
|    M64/RESULT/i_0/i_220/ZN            OAI22_X1      Rise  1.9580 0.0600 0.0430 0.980179   3.36443  4.34461           2       100                    | 
|    M64/RESULT/i_0/i_332/A2            NAND2_X1      Rise  1.9580 0.0000 0.0430            1.6642                                                    | 
|    M64/RESULT/i_0/i_332/ZN            NAND2_X1      Fall  1.9780 0.0200 0.0110 0.188533   1.67685  1.86539           1       100                    | 
|    M64/RESULT/i_0/i_333/B2            AOI21_X1      Fall  1.9780 0.0000 0.0110            1.40993                                                   | 
|    M64/RESULT/i_0/i_333/ZN            AOI21_X1      Rise  2.0140 0.0360 0.0250 0.233856   2.23275  2.46661           1       100                    | 
|    M64/RESULT/i_0/i_335/A             XNOR2_X1      Rise  2.0140 0.0000 0.0250            2.23275                                                   | 
|    M64/RESULT/i_0/i_335/ZN            XNOR2_X1      Rise  2.0550 0.0410 0.0160 0.226684   0.97463  1.20131           1       100                    | 
|    M64/RESULT/i_0/sum[57]                           Rise  2.0550 0.0000                                                                             | 
|    M64/RESULT/S[57]                                 Rise  2.0550 0.0000                                                                             | 
|    M64/c[57]                                        Rise  2.0550 0.0000                                                                             | 
|    outReg/D[57]                                     Rise  2.0550 0.0000                                                                             | 
|    outReg/i_0_59/A2                   AND2_X1       Rise  2.0550 0.0000 0.0160            0.97463                                                   | 
|    outReg/i_0_59/ZN                   AND2_X1       Rise  2.0870 0.0320 0.0080 0.203521   1.14029  1.34381           1       100                    | 
|    outReg/Q_reg[57]/D                 DFF_X1        Rise  2.0870 0.0000 0.0080            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[57]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[57]/CK        DFF_X1        Rise  0.1950 0.0020 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0290 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -2.0870        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[53]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_134/B2            OAI21_X1      Rise  1.8690 0.0000 0.0300            1.57189                                                   | 
|    M64/RESULT/i_0/i_134/ZN            OAI21_X1      Fall  1.8980 0.0290 0.0170 0.697065   3.84836  4.54543           2       100                    | 
|    M64/RESULT/i_0/i_132/B2            OAI22_X1      Fall  1.8980 0.0000 0.0170            1.55047                                                   | 
|    M64/RESULT/i_0/i_132/ZN            OAI22_X1      Rise  1.9560 0.0580 0.0410 0.636751   3.35061  3.98736           2       100                    | 
|    M64/RESULT/i_0/i_129/A3            NAND3_X1      Rise  1.9560 0.0000 0.0410            1.65038                                                   | 
|    M64/RESULT/i_0/i_129/ZN            NAND3_X1      Fall  1.9820 0.0260 0.0130 0.191382   1.67072  1.8621            1       100                    | 
|    M64/RESULT/i_0/i_128/A             OAI21_X1      Fall  1.9820 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_128/ZN            OAI21_X1      Rise  2.0070 0.0250 0.0240 0.297789   2.57361  2.8714            1       100                    | 
|    M64/RESULT/i_0/i_127/B             XNOR2_X1      Rise  2.0070 0.0000 0.0240            2.57361                                                   | 
|    M64/RESULT/i_0/i_127/ZN            XNOR2_X1      Rise  2.0480 0.0410 0.0170 0.265536   0.97463  1.24017           1       100                    | 
|    M64/RESULT/i_0/sum[53]                           Rise  2.0480 0.0000                                                                             | 
|    M64/RESULT/S[53]                                 Rise  2.0480 0.0000                                                                             | 
|    M64/c[53]                                        Rise  2.0480 0.0000                                                                             | 
|    outReg/D[53]                                     Rise  2.0480 0.0000                                                                             | 
|    outReg/i_0_55/A2                   AND2_X1       Rise  2.0480 0.0000 0.0170            0.97463                                                   | 
|    outReg/i_0_55/ZN                   AND2_X1       Rise  2.0810 0.0330 0.0080 0.390004   1.14029  1.53029           1       100                    | 
|    outReg/Q_reg[53]/D                 DFF_X1        Rise  2.0810 0.0000 0.0080            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[53]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[53]/CK        DFF_X1        Rise  0.1950 0.0020 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0290 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -2.0810        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[55]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_222/B2            OAI21_X1      Rise  1.8690 0.0000 0.0300            1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN            OAI21_X1      Fall  1.8980 0.0290 0.0170 0.59526    3.84836  4.44362           2       100                    | 
|    M64/RESULT/i_0/i_220/B2            OAI22_X1      Fall  1.8980 0.0000 0.0170            1.55047                                                   | 
|    M64/RESULT/i_0/i_220/ZN            OAI22_X1      Rise  1.9580 0.0600 0.0430 0.980179   3.36443  4.34461           2       100                    | 
|    M64/RESULT/i_0/i_219/A             INV_X1        Rise  1.9580 0.0000 0.0430            1.70023                                                   | 
|    M64/RESULT/i_0/i_219/ZN            INV_X1        Fall  1.9800 0.0220 0.0160 0.672523   5.56529  6.23781           2       100                    | 
|    M64/RESULT/i_0/i_215/A             XOR2_X1       Fall  1.9800 0.0000 0.0160            2.18123                                                   | 
|    M64/RESULT/i_0/i_215/Z             XOR2_X1       Fall  2.0320 0.0520 0.0110 0.228353   0.97463  1.20298           1       100                    | 
|    M64/RESULT/i_0/sum[55]                           Fall  2.0320 0.0000                                                                             | 
|    M64/RESULT/S[55]                                 Fall  2.0320 0.0000                                                                             | 
|    M64/c[55]                                        Fall  2.0320 0.0000                                                                             | 
|    outReg/D[55]                                     Fall  2.0320 0.0000                                                                             | 
|    outReg/i_0_57/A2                   AND2_X1       Fall  2.0320 0.0000 0.0110            0.894119                                                  | 
|    outReg/i_0_57/ZN                   AND2_X1       Fall  2.0640 0.0320 0.0060 0.384397   1.14029  1.52469           1       100                    | 
|    outReg/Q_reg[55]/D                 DFF_X1        Fall  2.0640 0.0000 0.0060            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[55]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[55]/CK        DFF_X1        Rise  0.1950 0.0020 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0320 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -2.0640        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1000        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[59]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130                      1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260             11.2198  7.59723  18.8171           8       100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q                 DFF_X1        Rise  0.3280 0.1210 0.0340             0.81238  12.8034  13.6158           4       100      F             | 
|    inRegA/Q[31]                                     Rise  0.3280 0.0000                                                                                       | 
|    M64/a[31]                                        Rise  0.3280 0.0000                                                                                       | 
|    M64/i_0_0_63/A                     INV_X4        Rise  0.3280 0.0000 0.0340                      6.25843                                                   | 
|    M64/i_0_0_63/ZN                    INV_X4        Fall  0.3670 0.0390 0.0230             16.3242  56.3122  72.6363           29      100                    | 
|    M64/i_0_0_559/A2                   NOR2_X1       Fall  0.3750 0.0080 0.0250                      1.56385                                                   | 
|    M64/i_0_0_559/ZN                   NOR2_X1       Rise  0.4810 0.1060 0.0810             2.58372  13.2095  15.7932           7       100                    | 
|    M64/A1_6/in1[63]                                 Rise  0.4810 0.0000                                                                                       | 
|    M64/A1_6/i_0_159/B                 XOR2_X1       Rise  0.4820 0.0010 0.0810                      2.36355                                                   | 
|    M64/A1_6/i_0_159/Z                 XOR2_X1       Rise  0.5570 0.0750 0.0390             0.547136 4.82291  5.37004           2       100                    | 
|    M64/A1_6/i_0_158/B                 XOR2_X1       Rise  0.5570 0.0000 0.0390                      2.36355                                                   | 
|    M64/A1_6/i_0_158/Z                 XOR2_X1       Rise  0.6410 0.0840 0.0510             1.04409  6.97496  8.01905           4       100                    | 
|    M64/A1_6/sum[63]                                 Rise  0.6410 0.0000                                                                                       | 
|    M64/A2_4/in2[63]                                 Rise  0.6410 0.0000                                                                                       | 
|    M64/A2_4/i_0_166/A                 XOR2_X1       Rise  0.6410 0.0000 0.0510                      2.23214                                                   | 
|    M64/A2_4/i_0_166/Z                 XOR2_X1       Rise  0.7120 0.0710 0.0400             0.430229 4.82291  5.25314           2       100                    | 
|    M64/A2_4/i_0_165/B                 XOR2_X1       Rise  0.7120 0.0000 0.0400                      2.36355                                                   | 
|    M64/A2_4/i_0_165/Z                 XOR2_X1       Rise  0.8220 0.1100 0.0750             1.53603  11.5367  13.0727           6       100                    | 
|    M64/A2_4/sum[63]                                 Rise  0.8220 0.0000                                                                                       | 
|    M64/A3_3/in1[63]                                 Rise  0.8220 0.0000                                                                                       | 
|    M64/A3_3/i_0_176/B                 XOR2_X1       Rise  0.8220 0.0000 0.0750                      2.36355                                                   | 
|    M64/A3_3/i_0_176/Z                 XOR2_X1       Rise  0.9440 0.1220 0.0820             1.84743  12.868   14.7155           5       100                    | 
|    M64/A3_3/i_0_175/B                 XNOR2_X1      Rise  0.9450 0.0010 0.0820                      2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN                XNOR2_X1      Rise  1.0140 0.0690 0.0510             1.64222  6.97496  8.61719           4       100                    | 
|    M64/A3_3/sum[63]                                 Rise  1.0140 0.0000                                                                                       | 
|    M64/A4_2/in2[63]                                 Rise  1.0140 0.0000                                                                                       | 
|    M64/A4_2/i_0_198/A                 XOR2_X1       Rise  1.0140 0.0000 0.0510                      2.23214                                                   | 
|    M64/A4_2/i_0_198/Z                 XOR2_X1       Rise  1.0850 0.0710 0.0490             0.330284 4.82291  5.15319           2       100                    | 
|    M64/A4_2/i_0_197/B                 XOR2_X1       Rise  1.0850 0.0000 0.0490                      2.36355                                                   | 
|    M64/A4_2/i_0_197/Z                 XOR2_X1       Rise  1.1610 0.0760 0.0420             1.12981  4.94781  6.07762           3       100                    | 
|    M64/A4_2/sum[63]                                 Rise  1.1610 0.0000                                                                                       | 
|    M64/A5_1/in3[63]                                 Rise  1.1610 0.0000                                                                                       | 
|    M64/A5_1/i_0_230/A                 AOI21_X1      Rise  1.1610 0.0000 0.0420                      1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN                AOI21_X1      Fall  1.1810 0.0200 0.0150             0.305934 1.65135  1.95728           1       100                    | 
|    M64/A5_1/i_0_227/A2                NOR2_X1       Fall  1.1810 0.0000 0.0150                      1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN                NOR2_X1       Rise  1.2840 0.1030 0.0820             2.36335  13.6262  15.9895           6       100                    | 
|    M64/A5_1/sum[63]                                 Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/in1[63]                                   Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/i_0_240/B                   XOR2_X2       Rise  1.2850 0.0010 0.0820                      4.39563                                                   | 
|    M64/A6/i_0_240/Z                   XOR2_X2       Rise  1.3920 0.1070 0.0680             2.52964  20.4267  22.9563           8       100                    | 
|    M64/A6/i_0_233/B                   XNOR2_X1      Rise  1.3920 0.0000 0.0680                      2.57361                                                   | 
|    M64/A6/i_0_233/ZN                  XNOR2_X1      Rise  1.4540 0.0620 0.0420             0.833957 5.8097   6.64366           3       100                    | 
|    M64/A6/sum[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/in1[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/i_0_224/B                   XNOR2_X1      Rise  1.4540 0.0000 0.0420                      2.57361                                                   | 
|    M64/A7/i_0_224/ZN                  XNOR2_X1      Rise  1.5030 0.0490 0.0240             0.191285 2.57361  2.76489           1       100                    | 
|    M64/A7/i_0_223/B                   XNOR2_X1      Rise  1.5030 0.0000 0.0240                      2.57361                                                   | 
|    M64/A7/i_0_223/ZN                  XNOR2_X1      Rise  1.5570 0.0540 0.0410             0.634404 5.8097   6.4441            3       100                    | 
|    M64/A7/sum[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/in1[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/i_0_195/B                   XNOR2_X1      Rise  1.5570 0.0000 0.0410                      2.57361                                                   | 
|    M64/A8/i_0_195/ZN                  XNOR2_X1      Rise  1.6060 0.0490 0.0250             0.31343  2.57361  2.88704           1       100                    | 
|    M64/A8/i_0_194/B                   XNOR2_X1      Rise  1.6060 0.0000 0.0250                      2.57361                                                   | 
|    M64/A8/i_0_194/ZN                  XNOR2_X1      Rise  1.6550 0.0490 0.0300             0.786784 3.38608  4.17287           2       100                    | 
|    M64/A8/sum[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/in1[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/i_0_105/B                   XOR2_X1       Rise  1.6560 0.0010 0.0300    0.0010            2.36355                                                   | 
|    M64/A9/i_0_105/Z                   XOR2_X1       Rise  1.7280 0.0720 0.0420             1.01111  5.03833  6.04944           3       100                    | 
|    M64/A9/sum[57]                                   Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/a[57]                                 Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[57]                             Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_327/A1            NOR2_X1       Rise  1.7280 0.0000 0.0420                      1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN            NOR2_X1       Fall  1.7500 0.0220 0.0160             0.938112 5.00466  5.94278           3       100                    | 
|    M64/RESULT/i_0/i_349/A2            NOR3_X1       Fall  1.7500 0.0000 0.0160                      1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN            NOR3_X1       Rise  1.8130 0.0630 0.0410             0.317381 3.34143  3.65881           2       100                    | 
|    M64/RESULT/i_0/i_348/A             OAI21_X1      Rise  1.8130 0.0000 0.0410                      1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN            OAI21_X1      Fall  1.8450 0.0320 0.0200             0.736759 3.207    3.94376           2       100                    | 
|    M64/RESULT/i_0/i_344/C2            OAI211_X1     Fall  1.8450 0.0000 0.0200                      1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN            OAI211_X1     Rise  1.8950 0.0500 0.0310             0.680073 3.2527   3.93278           2       100                    | 
|    M64/RESULT/i_0/i_359/A             AOI21_X1      Rise  1.8950 0.0000 0.0310                      1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN            AOI21_X1      Fall  1.9140 0.0190 0.0180             0.55079  1.65135  2.20214           1       100                    | 
|    M64/RESULT/i_0/i_358/A2            NOR2_X1       Fall  1.9140 0.0000 0.0180                      1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN            NOR2_X1       Rise  1.9690 0.0550 0.0360             1.21135  5.00287  6.21422           3       100                    | 
|    M64/RESULT/i_0/i_355/A             AOI21_X1      Rise  1.9690 0.0000 0.0360                      1.62635                                                   | 
|    M64/RESULT/i_0/i_355/ZN            AOI21_X1      Fall  1.9890 0.0200 0.0170             0.213167 2.23275  2.44592           1       100                    | 
|    M64/RESULT/i_0/i_353/A             XNOR2_X1      Fall  1.9890 0.0000 0.0170                      2.12585                                                   | 
|    M64/RESULT/i_0/i_353/ZN            XNOR2_X1      Fall  2.0290 0.0400 0.0120             0.287512 0.97463  1.26214           1       100                    | 
|    M64/RESULT/i_0/sum[59]                           Fall  2.0290 0.0000                                                                                       | 
|    M64/RESULT/S[59]                                 Fall  2.0290 0.0000                                                                                       | 
|    M64/c[59]                                        Fall  2.0290 0.0000                                                                                       | 
|    outReg/D[59]                                     Fall  2.0290 0.0000                                                                                       | 
|    outReg/i_0_61/A2                   AND2_X1       Fall  2.0290 0.0000 0.0120                      0.894119                                                  | 
|    outReg/i_0_61/ZN                   AND2_X1       Fall  2.0610 0.0320 0.0060             0.193605 1.14029  1.33389           1       100                    | 
|    outReg/Q_reg[59]/D                 DFF_X1        Fall  2.0610 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[59]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[59]/CK        DFF_X1        Rise  0.1940 0.0010 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0320 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -2.0610        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[49]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_119/B2            AOI21_X1      Rise  1.8690 0.0000 0.0300            1.67685                                                   | 
|    M64/RESULT/i_0/i_119/ZN            AOI21_X1      Fall  1.8950 0.0260 0.0140 0.58478    3.80404  4.38882           2       100                    | 
|    M64/RESULT/i_0/i_118/B2            OAI21_X1      Fall  1.8950 0.0000 0.0140            1.55833                                                   | 
|    M64/RESULT/i_0/i_118/ZN            OAI21_X1      Rise  1.9310 0.0360 0.0210 0.488627   1.70023  2.18886           1       100                    | 
|    M64/RESULT/i_0/i_117/A             INV_X1        Rise  1.9310 0.0000 0.0210            1.70023                                                   | 
|    M64/RESULT/i_0/i_117/ZN            INV_X1        Fall  1.9450 0.0140 0.0090 0.353662   3.80404  4.1577            2       100                    | 
|    M64/RESULT/i_0/i_115/B2            OAI21_X1      Fall  1.9450 0.0000 0.0090            1.55833                                                   | 
|    M64/RESULT/i_0/i_115/ZN            OAI21_X1      Rise  1.9850 0.0400 0.0260 0.760746   2.57361  3.33435           1       100                    | 
|    M64/RESULT/i_0/i_114/B             XNOR2_X1      Rise  1.9850 0.0000 0.0260            2.57361                                                   | 
|    M64/RESULT/i_0/i_114/ZN            XNOR2_X1      Rise  2.0270 0.0420 0.0170 0.381036   0.97463  1.35567           1       100                    | 
|    M64/RESULT/i_0/sum[49]                           Rise  2.0270 0.0000                                                                             | 
|    M64/RESULT/S[49]                                 Rise  2.0270 0.0000                                                                             | 
|    M64/c[49]                                        Rise  2.0270 0.0000                                                                             | 
|    outReg/D[49]                                     Rise  2.0270 0.0000                                                                             | 
|    outReg/i_0_51/A2                   AND2_X1       Rise  2.0270 0.0000 0.0170            0.97463                                                   | 
|    outReg/i_0_51/ZN                   AND2_X1       Rise  2.0590 0.0320 0.0080 0.157181   1.14029  1.29747           1       100                    | 
|    outReg/Q_reg[49]/D                 DFF_X1        Rise  2.0590 0.0000 0.0080            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[49]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[49]/CK        DFF_X1        Rise  0.1940 0.0010 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0290 2.1650 | 
| data required time                        |  2.1650        | 
|                                           |                | 
| data required time                        |  2.1650        | 
| data arrival time                         | -2.0590        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1070        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[51]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_134/B2            OAI21_X1      Rise  1.8690 0.0000 0.0300            1.57189                                                   | 
|    M64/RESULT/i_0/i_134/ZN            OAI21_X1      Fall  1.8980 0.0290 0.0170 0.697065   3.84836  4.54543           2       100                    | 
|    M64/RESULT/i_0/i_132/B2            OAI22_X1      Fall  1.8980 0.0000 0.0170            1.55047                                                   | 
|    M64/RESULT/i_0/i_132/ZN            OAI22_X1      Rise  1.9560 0.0580 0.0410 0.636751   3.35061  3.98736           2       100                    | 
|    M64/RESULT/i_0/i_131/A             INV_X1        Rise  1.9560 0.0000 0.0410            1.70023                                                   | 
|    M64/RESULT/i_0/i_131/ZN            INV_X1        Fall  1.9740 0.0180 0.0140 0.75728    3.84775  4.60503           2       100                    | 
|    M64/RESULT/i_0/i_123/A             XOR2_X1       Fall  1.9740 0.0000 0.0140            2.18123                                                   | 
|    M64/RESULT/i_0/i_123/Z             XOR2_X1       Fall  2.0250 0.0510 0.0110 0.139174   0.97463  1.1138            1       100                    | 
|    M64/RESULT/i_0/sum[51]                           Fall  2.0250 0.0000                                                                             | 
|    M64/RESULT/S[51]                                 Fall  2.0250 0.0000                                                                             | 
|    M64/c[51]                                        Fall  2.0250 0.0000                                                                             | 
|    outReg/D[51]                                     Fall  2.0250 0.0000                                                                             | 
|    outReg/i_0_53/A2                   AND2_X1       Fall  2.0250 0.0000 0.0110            0.894119                                                  | 
|    outReg/i_0_53/ZN                   AND2_X1       Fall  2.0570 0.0320 0.0060 0.468408   1.14029  1.6087            1       100                    | 
|    outReg/Q_reg[51]/D                 DFF_X1        Fall  2.0570 0.0000 0.0060            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[51]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960 0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[51]/CK        DFF_X1        Rise  0.1960 0.0000 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1960 2.1960 | 
| library setup check                       | -0.0310 2.1650 | 
| data required time                        |  2.1650        | 
|                                           |                | 
| data required time                        |  2.1650        | 
| data arrival time                         | -2.0570        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1090        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[40]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707  1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000           1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109    10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340           1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857   7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250           7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878   5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130           1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566   11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230           0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333  4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                            | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                            | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100           2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926   51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930           1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741  5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                            | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260           2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742  2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170           2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976  5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410           2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804  2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240           2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819   5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430           2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856  2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250           2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988  5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420           2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599  2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250           2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442  5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410           2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844  2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170           2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263  3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                            | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                            | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150           2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289   3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140           2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489  3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140           2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787  3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140           2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255  3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130           1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253   5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200           1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123  3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130           1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321  3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280           3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278  8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130           6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212   7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330           3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519  6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130           5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038    9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540           6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358   6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160           5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862  7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460           3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465  6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150           5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047   11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600           1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654   6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260           5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782    5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7810 0.0040 0.0210           1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.8010 0.0200 0.0150 0.0510367 1.70023  1.75127           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.8010 0.0000 0.0150           1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8280 0.0270 0.0170 0.836164  5.48089  6.31705           3       100                    | 
|    M64/RESULT/i_0/i_92/B2             OAI21_X1      Rise  1.8280 0.0000 0.0170           1.57189                                                   | 
|    M64/RESULT/i_0/i_92/ZN             OAI21_X1      Fall  1.8530 0.0250 0.0220 0.447115  3.84836  4.29548           2       100                    | 
|    M64/RESULT/i_0/i_90/B2             OAI22_X1      Fall  1.8530 0.0000 0.0220           1.55047                                                   | 
|    M64/RESULT/i_0/i_90/ZN             OAI22_X1      Rise  1.9110 0.0580 0.0390 0.279846  3.35061  3.63045           2       100                    | 
|    M64/RESULT/i_0/i_89/A              INV_X1        Rise  1.9110 0.0000 0.0390           1.70023                                                   | 
|    M64/RESULT/i_0/i_89/ZN             INV_X1        Fall  1.9280 0.0170 0.0130 0.521961  3.84775  4.36972           2       100                    | 
|    M64/RESULT/i_0/i_83/B2             OAI22_X1      Fall  1.9280 0.0000 0.0130           1.55047                                                   | 
|    M64/RESULT/i_0/i_83/ZN             OAI22_X1      Rise  1.9820 0.0540 0.0390 1.02406   2.57361  3.59767           1       100                    | 
|    M64/RESULT/i_0/i_82/B              XNOR2_X1      Rise  1.9820 0.0000 0.0390           2.57361                                                   | 
|    M64/RESULT/i_0/i_82/ZN             XNOR2_X1      Rise  2.0260 0.0440 0.0170 0.300717  0.97463  1.27535           1       100                    | 
|    M64/RESULT/i_0/sum[40]                           Rise  2.0260 0.0000                                                                            | 
|    M64/RESULT/S[40]                                 Rise  2.0260 0.0000                                                                            | 
|    M64/c[40]                                        Rise  2.0260 0.0000                                                                            | 
|    outReg/D[40]                                     Rise  2.0260 0.0000                                                                            | 
|    outReg/i_0_42/A2                   AND2_X1       Rise  2.0260 0.0000 0.0170           0.97463                                                   | 
|    outReg/i_0_42/ZN                   AND2_X1       Rise  2.0590 0.0330 0.0090 0.447879  1.14029  1.58817           1       100                    | 
|    outReg/Q_reg[40]/D                 DFF_X1        Rise  2.0590 0.0000 0.0090           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[40]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[40]/CK        DFF_X1        Rise  0.1970 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1970 2.1970 | 
| library setup check                       | -0.0290 2.1680 | 
| data required time                        |  2.1680        | 
|                                           |                | 
| data required time                        |  2.1680        | 
| data arrival time                         | -2.0590        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[62]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130                      1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260             11.2198  7.59723  18.8171           8       100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q                 DFF_X1        Rise  0.3280 0.1210 0.0340             0.81238  12.8034  13.6158           4       100      F             | 
|    inRegA/Q[31]                                     Rise  0.3280 0.0000                                                                                       | 
|    M64/a[31]                                        Rise  0.3280 0.0000                                                                                       | 
|    M64/i_0_0_63/A                     INV_X4        Rise  0.3280 0.0000 0.0340                      6.25843                                                   | 
|    M64/i_0_0_63/ZN                    INV_X4        Fall  0.3670 0.0390 0.0230             16.3242  56.3122  72.6363           29      100                    | 
|    M64/i_0_0_361/A2                   NOR2_X1       Fall  0.3680 0.0010 0.0230                      1.56385                                                   | 
|    M64/i_0_0_361/ZN                   NOR2_X1       Rise  0.4740 0.1060 0.0810             2.70102  13.2095  15.9105           7       100                    | 
|    M64/A1_4/in1[63]                                 Rise  0.4740 0.0000                                                                                       | 
|    M64/A1_4/i_0_159/B                 XOR2_X1       Rise  0.4750 0.0010 0.0810                      2.36355                                                   | 
|    M64/A1_4/i_0_159/Z                 XOR2_X1       Rise  0.5500 0.0750 0.0390             0.464617 4.82291  5.28752           2       100                    | 
|    M64/A1_4/i_0_158/B                 XOR2_X1       Rise  0.5500 0.0000 0.0390                      2.36355                                                   | 
|    M64/A1_4/i_0_158/Z                 XOR2_X1       Rise  0.6580 0.1080 0.0730             1.14304  11.5367  12.6797           6       100                    | 
|    M64/A1_4/sum[63]                                 Rise  0.6580 0.0000                                                                                       | 
|    M64/A2_3/in1[63]                                 Rise  0.6580 0.0000                                                                                       | 
|    M64/A2_3/i_0_165/B                 XOR2_X1       Rise  0.6580 0.0000 0.0730                      2.36355                                                   | 
|    M64/A2_3/i_0_165/Z                 XOR2_X1       Rise  0.7490 0.0910 0.0540             0.955216 7.72082  8.67604           3       100                    | 
|    M64/A2_3/i_0_164/B                 XNOR2_X1      Rise  0.7490 0.0000 0.0540                      2.57361                                                   | 
|    M64/A2_3/i_0_164/ZN                XNOR2_X1      Rise  0.8140 0.0650 0.0500             1.4704   6.97496  8.44536           4       100                    | 
|    M64/A2_3/sum[63]                                 Rise  0.8140 0.0000                                                                                       | 
|    M64/A3_2/in2[63]                                 Rise  0.8140 0.0000                                                                                       | 
|    M64/A3_2/i_0_178/A                 XOR2_X1       Rise  0.8140 0.0000 0.0500                      2.23214                                                   | 
|    M64/A3_2/i_0_178/Z                 XOR2_X1       Rise  0.8860 0.0720 0.0440             0.481558 4.82291  5.30446           2       100                    | 
|    M64/A3_2/i_0_177/B                 XOR2_X1       Rise  0.8860 0.0000 0.0440                      2.36355                                                   | 
|    M64/A3_2/i_0_177/Z                 XOR2_X1       Rise  0.9400 0.0540 0.0230             0.152078 1.70023  1.85231           1       100                    | 
|    M64/A3_2/sum[63]                                 Rise  0.9400 0.0000                                                                                       | 
|    M64/A4_1/in3[63]                                 Rise  0.9400 0.0000                                                                                       | 
|    M64/A4_1/i_0_196/A                 INV_X1        Rise  0.9400 0.0000 0.0230                      1.70023                                                   | 
|    M64/A4_1/i_0_196/ZN                INV_X1        Fall  0.9550 0.0150 0.0090             0.455665 3.90961  4.36527           2       100                    | 
|    M64/A4_1/i_0_189/A                 XNOR2_X1      Fall  0.9550 0.0000 0.0090                      2.12585                                                   | 
|    M64/A4_1/i_0_189/ZN                XNOR2_X1      Rise  1.0840 0.1290 0.1110             3.57398  18.1054  21.6794           11      100                    | 
|    M64/A4_1/sum[63]                                 Rise  1.0840 0.0000                                                                                       | 
|    M64/A5_1/in1[63]                                 Rise  1.0840 0.0000                                                                                       | 
|    M64/A5_1/i_0_249/A1                NAND2_X1      Rise  1.0860 0.0020 0.1110                      1.59903                                                   | 
|    M64/A5_1/i_0_249/ZN                NAND2_X1      Fall  1.1350 0.0490 0.0370             1.33963  6.69166  8.03129           4       100                    | 
|    M64/A5_1/i_0_248/A                 INV_X1        Fall  1.1350 0.0000 0.0370                      1.54936                                                   | 
|    M64/A5_1/i_0_248/ZN                INV_X1        Rise  1.1730 0.0380 0.0210             1.39863  4.98615  6.38478           3       100                    | 
|    M64/A5_1/i_0_246/B1                OAI21_X1      Rise  1.1730 0.0000 0.0210                      1.66205                                                   | 
|    M64/A5_1/i_0_246/ZN                OAI21_X1      Fall  1.1910 0.0180 0.0150             0.561426 1.59903  2.16046           1       100                    | 
|    M64/A5_1/i_0_242/A1                NAND2_X1      Fall  1.1910 0.0000 0.0150                      1.5292                                                    | 
|    M64/A5_1/i_0_242/ZN                NAND2_X1      Rise  1.2200 0.0290 0.0200             0.964331 5.64754  6.61188           3       100                    | 
|    M64/A5_1/sum[49]                                 Rise  1.2200 0.0000                                                                                       | 
|    M64/A6/in1[49]                                   Rise  1.2200 0.0000                                                                                       | 
|    M64/A6/i_0_219/B                   XOR2_X1       Rise  1.2200 0.0000 0.0200                      2.36355                                                   | 
|    M64/A6/i_0_219/Z                   XOR2_X1       Rise  1.2720 0.0520 0.0260             0.220968 2.41145  2.63242           1       100                    | 
|    M64/A6/i_0_218/B                   XOR2_X1       Rise  1.2720 0.0000 0.0260                      2.36355                                                   | 
|    M64/A6/i_0_218/Z                   XOR2_X1       Rise  1.3480 0.0760 0.0460             1.22514  5.74219  6.96733           4       100                    | 
|    M64/A6/sum[49]                                   Rise  1.3480 0.0000                                                                                       | 
|    M64/A7/in1[49]                                   Rise  1.3480 0.0000                                                                                       | 
|    M64/A7/i_0_242/A1                  AND3_X1       Rise  1.3480 0.0000 0.0460                      0.879747                                                  | 
|    M64/A7/i_0_242/ZN                  AND3_X1       Rise  1.4020 0.0540 0.0110             0.234344 1.71447  1.94882           1       100                    | 
|    M64/A7/i_0_244/A1                  NOR2_X1       Rise  1.4020 0.0000 0.0110                      1.71447                                                   | 
|    M64/A7/i_0_244/ZN                  NOR2_X1       Fall  1.4180 0.0160 0.0120             1.03394  5.64754  6.68149           3       100                    | 
|    M64/A7/sum[49]                                   Fall  1.4180 0.0000                                                                                       | 
|    M64/A8/in1[49]                                   Fall  1.4180 0.0000                                                                                       | 
|    M64/A8/i_0_179/B                   XOR2_X1       Fall  1.4180 0.0000 0.0120                      2.41145                                                   | 
|    M64/A8/i_0_179/Z                   XOR2_X1       Fall  1.4760 0.0580 0.0190             0.127064 2.41145  2.53852           1       100                    | 
|    M64/A8/i_0_178/B                   XOR2_X1       Fall  1.4760 0.0000 0.0190                      2.41145                                                   | 
|    M64/A8/i_0_178/Z                   XOR2_X1       Fall  1.5390 0.0630 0.0140             0.395599 3.38608  3.78168           2       100                    | 
|    M64/A8/sum[49]                                   Fall  1.5390 0.0000                                                                                       | 
|    M64/A9/in1[49]                                   Fall  1.5390 0.0000                                                                                       | 
|    M64/A9/i_0_97/B                    XOR2_X1       Fall  1.5390 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_97/Z                    XOR2_X1       Fall  1.6040 0.0650 0.0160             0.954489 5.00505  5.95954           3       100                    | 
|    M64/A9/sum[49]                                   Fall  1.6040 0.0000                                                                                       | 
|    M64/RESULT/a[49]                                 Fall  1.6040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[49]                             Fall  1.6040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_320/A2            NOR2_X1       Fall  1.6040 0.0000 0.0160                      1.56385                                                   | 
|    M64/RESULT/i_0/i_320/ZN            NOR2_X1       Rise  1.6560 0.0520 0.0350             0.853226 4.95224  5.80547           3       100                    | 
|    M64/RESULT/i_0/i_314/A2            NOR3_X1       Rise  1.6560 0.0000 0.0350                      1.66384                                                   | 
|    M64/RESULT/i_0/i_314/ZN            NOR3_X1       Fall  1.6750 0.0190 0.0130             0.342417 3.34143  3.68385           2       100                    | 
|    M64/RESULT/i_0/i_313/A             OAI21_X1      Fall  1.6750 0.0000 0.0130                      1.51857                                                   | 
|    M64/RESULT/i_0/i_313/ZN            OAI21_X1      Rise  1.6980 0.0230 0.0190             0.248394 1.67072  1.91911           1       100                    | 
|    M64/RESULT/i_0/i_312/A             OAI21_X1      Rise  1.6980 0.0000 0.0190                      1.67072                                                   | 
|    M64/RESULT/i_0/i_312/ZN            OAI21_X1      Fall  1.7190 0.0210 0.0130             0.265702 1.62635  1.89205           1       100                    | 
|    M64/RESULT/i_0/i_311/A             AOI21_X1      Fall  1.7190 0.0000 0.0130                      1.53534                                                   | 
|    M64/RESULT/i_0/i_311/ZN            AOI21_X1      Rise  1.7720 0.0530 0.0330             0.816067 3.26589  4.08196           2       100                    | 
|    M64/RESULT/i_0/i_298/C1            OAI211_X1     Rise  1.7780 0.0060 0.0330    0.0060            1.59518                                                   | 
|    M64/RESULT/i_0/i_298/ZN            OAI211_X1     Fall  1.8040 0.0260 0.0170             0.32011  1.70023  2.02034           1       100                    | 
|    M64/RESULT/i_0/i_297/A             INV_X1        Fall  1.8040 0.0000 0.0170                      1.54936                                                   | 
|    M64/RESULT/i_0/i_297/ZN            INV_X1        Rise  1.8270 0.0230 0.0120             0.767996 3.26589  4.03389           2       100                    | 
|    M64/RESULT/i_0/i_344/C1            OAI211_X1     Rise  1.8270 0.0000 0.0120                      1.59518                                                   | 
|    M64/RESULT/i_0/i_344/ZN            OAI211_X1     Fall  1.8530 0.0260 0.0210             0.680073 3.2527   3.93278           2       100                    | 
|    M64/RESULT/i_0/i_341/A             AOI21_X1      Fall  1.8530 0.0000 0.0210                      1.53534                                                   | 
|    M64/RESULT/i_0/i_341/ZN            AOI21_X1      Rise  1.9110 0.0580 0.0340             0.460211 3.89419  4.35441           2       100                    | 
|    M64/RESULT/i_0/i_366/B1            OAI21_X1      Rise  1.9110 0.0000 0.0340                      1.66205                                                   | 
|    M64/RESULT/i_0/i_366/ZN            OAI21_X1      Fall  1.9320 0.0210 0.0130             0.592764 1.67685  2.26962           1       100                    | 
|    M64/RESULT/i_0/i_365/B2            AOI21_X1      Fall  1.9320 0.0000 0.0130                      1.40993                                                   | 
|    M64/RESULT/i_0/i_365/ZN            AOI21_X1      Rise  1.9770 0.0450 0.0330             0.381278 3.85911  4.24038           2       100                    | 
|    M64/RESULT/i_0/i_363/A             XNOR2_X1      Rise  1.9770 0.0000 0.0330                      2.23275                                                   | 
|    M64/RESULT/i_0/i_363/ZN            XNOR2_X1      Rise  2.0210 0.0440 0.0170             0.323007 0.97463  1.29764           1       100                    | 
|    M64/RESULT/i_0/sum[62]                           Rise  2.0210 0.0000                                                                                       | 
|    M64/RESULT/S[62]                                 Rise  2.0210 0.0000                                                                                       | 
|    M64/c[62]                                        Rise  2.0210 0.0000                                                                                       | 
|    outReg/D[62]                                     Rise  2.0210 0.0000                                                                                       | 
|    outReg/i_0_64/A2                   AND2_X1       Rise  2.0210 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_64/ZN                   AND2_X1       Rise  2.0540 0.0330 0.0080             0.354118 1.14029  1.49441           1       100                    | 
|    outReg/Q_reg[62]/D                 DFF_X1        Rise  2.0540 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[62]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[62]/CK        DFF_X1        Rise  0.1950 0.0020 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0290 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -2.0540        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[41]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600            1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654    6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260            5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782     5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7810 0.0040 0.0210            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.8010 0.0200 0.0150 0.0510367  1.70023  1.75127           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.8010 0.0000 0.0150            1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8280 0.0270 0.0170 0.836164   5.48089  6.31705           3       100                    | 
|    M64/RESULT/i_0/i_92/B2             OAI21_X1      Rise  1.8280 0.0000 0.0170            1.57189                                                   | 
|    M64/RESULT/i_0/i_92/ZN             OAI21_X1      Fall  1.8530 0.0250 0.0220 0.447115   3.84836  4.29548           2       100                    | 
|    M64/RESULT/i_0/i_90/B2             OAI22_X1      Fall  1.8530 0.0000 0.0220            1.55047                                                   | 
|    M64/RESULT/i_0/i_90/ZN             OAI22_X1      Rise  1.9110 0.0580 0.0390 0.279846   3.35061  3.63045           2       100                    | 
|    M64/RESULT/i_0/i_87/A3             NAND3_X1      Rise  1.9110 0.0000 0.0390            1.65038                                                   | 
|    M64/RESULT/i_0/i_87/ZN             NAND3_X1      Fall  1.9360 0.0250 0.0120 0.00882721 1.67072  1.67954           1       100                    | 
|    M64/RESULT/i_0/i_86/A              OAI21_X1      Fall  1.9360 0.0000 0.0120            1.51857                                                   | 
|    M64/RESULT/i_0/i_86/ZN             OAI21_X1      Rise  1.9600 0.0240 0.0230 0.218421   2.57361  2.79203           1       100                    | 
|    M64/RESULT/i_0/i_85/B              XNOR2_X1      Rise  1.9600 0.0000 0.0230            2.57361                                                   | 
|    M64/RESULT/i_0/i_85/ZN             XNOR2_X1      Rise  2.0010 0.0410 0.0170 0.390752   0.97463  1.36538           1       100                    | 
|    M64/RESULT/i_0/sum[41]                           Rise  2.0010 0.0000                                                                             | 
|    M64/RESULT/S[41]                                 Rise  2.0010 0.0000                                                                             | 
|    M64/c[41]                                        Rise  2.0010 0.0000                                                                             | 
|    outReg/D[41]                                     Rise  2.0010 0.0000                                                                             | 
|    outReg/i_0_43/A2                   AND2_X1       Rise  2.0010 0.0000 0.0170            0.97463                                                   | 
|    outReg/i_0_43/ZN                   AND2_X1       Rise  2.0350 0.0340 0.0100 0.733975   1.14029  1.87426           1       100                    | 
|    outReg/Q_reg[41]/D                 DFF_X1        Rise  2.0350 0.0000 0.0100            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[41]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[41]/CK        DFF_X1        Rise  0.1980 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0290 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -2.0350        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1350        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[48]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_119/B2            AOI21_X1      Rise  1.8690 0.0000 0.0300            1.67685                                                   | 
|    M64/RESULT/i_0/i_119/ZN            AOI21_X1      Fall  1.8950 0.0260 0.0140 0.58478    3.80404  4.38882           2       100                    | 
|    M64/RESULT/i_0/i_118/B2            OAI21_X1      Fall  1.8950 0.0000 0.0140            1.55833                                                   | 
|    M64/RESULT/i_0/i_118/ZN            OAI21_X1      Rise  1.9310 0.0360 0.0210 0.488627   1.70023  2.18886           1       100                    | 
|    M64/RESULT/i_0/i_117/A             INV_X1        Rise  1.9310 0.0000 0.0210            1.70023                                                   | 
|    M64/RESULT/i_0/i_117/ZN            INV_X1        Fall  1.9450 0.0140 0.0090 0.353662   3.80404  4.1577            2       100                    | 
|    M64/RESULT/i_0/i_112/A             XOR2_X1       Fall  1.9450 0.0000 0.0090            2.18123                                                   | 
|    M64/RESULT/i_0/i_112/Z             XOR2_X1       Fall  1.9940 0.0490 0.0110 0.484802   0.97463  1.45943           1       100                    | 
|    M64/RESULT/i_0/sum[48]                           Fall  1.9940 0.0000                                                                             | 
|    M64/RESULT/S[48]                                 Fall  1.9940 0.0000                                                                             | 
|    M64/c[48]                                        Fall  1.9940 0.0000                                                                             | 
|    outReg/D[48]                                     Fall  1.9940 0.0000                                                                             | 
|    outReg/i_0_50/A2                   AND2_X1       Fall  1.9940 0.0000 0.0110            0.894119                                                  | 
|    outReg/i_0_50/ZN                   AND2_X1       Fall  2.0260 0.0320 0.0060 0.441634   1.14029  1.58192           1       100                    | 
|    outReg/Q_reg[48]/D                 DFF_X1        Fall  2.0260 0.0000 0.0060            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[48]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[48]/CK        DFF_X1        Rise  0.1940 0.0010 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0320 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -2.0260        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1370        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[37]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707  1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000           1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109    10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340           1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857   7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250           7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878   5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130           1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566   11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230           0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333  4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                            | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                            | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100           2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926   51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930           1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741  5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                            | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260           2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742  2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170           2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976  5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410           2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804  2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240           2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819   5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430           2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856  2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250           2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988  5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420           2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599  2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250           2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442  5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410           2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844  2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170           2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263  3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                            | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                            | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150           2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289   3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140           2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489  3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140           2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787  3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140           2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255  3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130           1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253   5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200           1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123  3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130           1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321  3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280           3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278  8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130           6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212   7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330           3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519  6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130           5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038    9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540           6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358   6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160           5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862  7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460           3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465  6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150           5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047   11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600           1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654   6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260           5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782    5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7810 0.0040 0.0210           1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.8010 0.0200 0.0150 0.0510367 1.70023  1.75127           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.8010 0.0000 0.0150           1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8280 0.0270 0.0170 0.836164  5.48089  6.31705           3       100                    | 
|    M64/RESULT/i_0/i_77/B2             AOI21_X1      Rise  1.8280 0.0000 0.0170           1.67685                                                   | 
|    M64/RESULT/i_0/i_77/ZN             AOI21_X1      Fall  1.8550 0.0270 0.0160 2.37394   3.80404  6.17797           2       100                    | 
|    M64/RESULT/i_0/i_76/B2             OAI21_X1      Fall  1.8550 0.0000 0.0160           1.55833                                                   | 
|    M64/RESULT/i_0/i_76/ZN             OAI21_X1      Rise  1.8900 0.0350 0.0190 0.218917  1.70023  1.91915           1       100                    | 
|    M64/RESULT/i_0/i_75/A              INV_X1        Rise  1.8900 0.0000 0.0190           1.70023                                                   | 
|    M64/RESULT/i_0/i_75/ZN             INV_X1        Fall  1.9050 0.0150 0.0090 0.811814  3.80404  4.61585           2       100                    | 
|    M64/RESULT/i_0/i_73/B2             OAI21_X1      Fall  1.9050 0.0000 0.0090           1.55833                                                   | 
|    M64/RESULT/i_0/i_73/ZN             OAI21_X1      Rise  1.9420 0.0370 0.0230 0.177234  2.57361  2.75084           1       100                    | 
|    M64/RESULT/i_0/i_72/B              XNOR2_X1      Rise  1.9420 0.0000 0.0230           2.57361                                                   | 
|    M64/RESULT/i_0/i_72/ZN             XNOR2_X1      Rise  1.9830 0.0410 0.0160 0.235454  0.97463  1.21008           1       100                    | 
|    M64/RESULT/i_0/sum[37]                           Rise  1.9830 0.0000                                                                            | 
|    M64/RESULT/S[37]                                 Rise  1.9830 0.0000                                                                            | 
|    M64/c[37]                                        Rise  1.9830 0.0000                                                                            | 
|    outReg/D[37]                                     Rise  1.9830 0.0000                                                                            | 
|    outReg/i_0_39/A2                   AND2_X1       Rise  1.9830 0.0000 0.0160           0.97463                                                   | 
|    outReg/i_0_39/ZN                   AND2_X1       Rise  2.0160 0.0330 0.0100 0.595162  1.14029  1.73545           1       100                    | 
|    outReg/Q_reg[37]/D                 DFF_X1        Rise  2.0160 0.0000 0.0100           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[37]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[37]/CK        DFF_X1        Rise  0.1980 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0290 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -2.0160        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1540        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[39]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707  1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000           1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109    10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340           1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857   7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250           7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878   5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130           1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566   11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230           0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333  4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                            | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                            | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100           2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926   51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930           1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741  5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                            | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260           2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742  2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170           2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976  5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410           2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804  2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240           2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819   5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430           2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856  2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250           2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988  5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420           2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599  2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250           2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442  5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410           2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844  2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170           2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263  3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                            | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                            | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150           2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289   3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140           2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489  3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140           2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787  3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140           2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255  3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130           1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253   5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200           1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123  3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130           1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321  3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280           3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278  8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130           6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212   7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330           3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519  6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130           5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038    9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540           6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358   6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160           5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862  7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460           3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465  6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150           5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047   11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600           1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654   6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260           5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782    5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7810 0.0040 0.0210           1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.8010 0.0200 0.0150 0.0510367 1.70023  1.75127           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.8010 0.0000 0.0150           1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8280 0.0270 0.0170 0.836164  5.48089  6.31705           3       100                    | 
|    M64/RESULT/i_0/i_92/B2             OAI21_X1      Rise  1.8280 0.0000 0.0170           1.57189                                                   | 
|    M64/RESULT/i_0/i_92/ZN             OAI21_X1      Fall  1.8530 0.0250 0.0220 0.447115  3.84836  4.29548           2       100                    | 
|    M64/RESULT/i_0/i_90/B2             OAI22_X1      Fall  1.8530 0.0000 0.0220           1.55047                                                   | 
|    M64/RESULT/i_0/i_90/ZN             OAI22_X1      Rise  1.9110 0.0580 0.0390 0.279846  3.35061  3.63045           2       100                    | 
|    M64/RESULT/i_0/i_89/A              INV_X1        Rise  1.9110 0.0000 0.0390           1.70023                                                   | 
|    M64/RESULT/i_0/i_89/ZN             INV_X1        Fall  1.9280 0.0170 0.0130 0.521961  3.84775  4.36972           2       100                    | 
|    M64/RESULT/i_0/i_81/A              XOR2_X1       Fall  1.9280 0.0000 0.0130           2.18123                                                   | 
|    M64/RESULT/i_0/i_81/Z              XOR2_X1       Fall  1.9780 0.0500 0.0110 0.155139  0.97463  1.12977           1       100                    | 
|    M64/RESULT/i_0/sum[39]                           Fall  1.9780 0.0000                                                                            | 
|    M64/RESULT/S[39]                                 Fall  1.9780 0.0000                                                                            | 
|    M64/c[39]                                        Fall  1.9780 0.0000                                                                            | 
|    outReg/D[39]                                     Fall  1.9780 0.0000                                                                            | 
|    outReg/i_0_41/A2                   AND2_X1       Fall  1.9780 0.0000 0.0110           0.894119                                                  | 
|    outReg/i_0_41/ZN                   AND2_X1       Fall  2.0100 0.0320 0.0080 0.733599  1.14029  1.87389           1       100                    | 
|    outReg/Q_reg[39]/D                 DFF_X1        Fall  2.0100 0.0000 0.0080           1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[39]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[39]/CK        DFF_X1        Rise  0.1980 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0320 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -2.0100        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1570        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[58]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130                      1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260             11.2198  7.59723  18.8171           8       100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q                 DFF_X1        Rise  0.3280 0.1210 0.0340             0.81238  12.8034  13.6158           4       100      F             | 
|    inRegA/Q[31]                                     Rise  0.3280 0.0000                                                                                       | 
|    M64/a[31]                                        Rise  0.3280 0.0000                                                                                       | 
|    M64/i_0_0_63/A                     INV_X4        Rise  0.3280 0.0000 0.0340                      6.25843                                                   | 
|    M64/i_0_0_63/ZN                    INV_X4        Fall  0.3670 0.0390 0.0230             16.3242  56.3122  72.6363           29      100                    | 
|    M64/i_0_0_559/A2                   NOR2_X1       Fall  0.3750 0.0080 0.0250                      1.56385                                                   | 
|    M64/i_0_0_559/ZN                   NOR2_X1       Rise  0.4810 0.1060 0.0810             2.58372  13.2095  15.7932           7       100                    | 
|    M64/A1_6/in1[63]                                 Rise  0.4810 0.0000                                                                                       | 
|    M64/A1_6/i_0_159/B                 XOR2_X1       Rise  0.4820 0.0010 0.0810                      2.36355                                                   | 
|    M64/A1_6/i_0_159/Z                 XOR2_X1       Rise  0.5570 0.0750 0.0390             0.547136 4.82291  5.37004           2       100                    | 
|    M64/A1_6/i_0_158/B                 XOR2_X1       Rise  0.5570 0.0000 0.0390                      2.36355                                                   | 
|    M64/A1_6/i_0_158/Z                 XOR2_X1       Rise  0.6410 0.0840 0.0510             1.04409  6.97496  8.01905           4       100                    | 
|    M64/A1_6/sum[63]                                 Rise  0.6410 0.0000                                                                                       | 
|    M64/A2_4/in2[63]                                 Rise  0.6410 0.0000                                                                                       | 
|    M64/A2_4/i_0_166/A                 XOR2_X1       Rise  0.6410 0.0000 0.0510                      2.23214                                                   | 
|    M64/A2_4/i_0_166/Z                 XOR2_X1       Rise  0.7120 0.0710 0.0400             0.430229 4.82291  5.25314           2       100                    | 
|    M64/A2_4/i_0_165/B                 XOR2_X1       Rise  0.7120 0.0000 0.0400                      2.36355                                                   | 
|    M64/A2_4/i_0_165/Z                 XOR2_X1       Rise  0.8220 0.1100 0.0750             1.53603  11.5367  13.0727           6       100                    | 
|    M64/A2_4/sum[63]                                 Rise  0.8220 0.0000                                                                                       | 
|    M64/A3_3/in1[63]                                 Rise  0.8220 0.0000                                                                                       | 
|    M64/A3_3/i_0_176/B                 XOR2_X1       Rise  0.8220 0.0000 0.0750                      2.36355                                                   | 
|    M64/A3_3/i_0_176/Z                 XOR2_X1       Rise  0.9440 0.1220 0.0820             1.84743  12.868   14.7155           5       100                    | 
|    M64/A3_3/i_0_175/B                 XNOR2_X1      Rise  0.9450 0.0010 0.0820                      2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN                XNOR2_X1      Rise  1.0140 0.0690 0.0510             1.64222  6.97496  8.61719           4       100                    | 
|    M64/A3_3/sum[63]                                 Rise  1.0140 0.0000                                                                                       | 
|    M64/A4_2/in2[63]                                 Rise  1.0140 0.0000                                                                                       | 
|    M64/A4_2/i_0_198/A                 XOR2_X1       Rise  1.0140 0.0000 0.0510                      2.23214                                                   | 
|    M64/A4_2/i_0_198/Z                 XOR2_X1       Rise  1.0850 0.0710 0.0490             0.330284 4.82291  5.15319           2       100                    | 
|    M64/A4_2/i_0_197/B                 XOR2_X1       Rise  1.0850 0.0000 0.0490                      2.36355                                                   | 
|    M64/A4_2/i_0_197/Z                 XOR2_X1       Rise  1.1610 0.0760 0.0420             1.12981  4.94781  6.07762           3       100                    | 
|    M64/A4_2/sum[63]                                 Rise  1.1610 0.0000                                                                                       | 
|    M64/A5_1/in3[63]                                 Rise  1.1610 0.0000                                                                                       | 
|    M64/A5_1/i_0_230/A                 AOI21_X1      Rise  1.1610 0.0000 0.0420                      1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN                AOI21_X1      Fall  1.1810 0.0200 0.0150             0.305934 1.65135  1.95728           1       100                    | 
|    M64/A5_1/i_0_227/A2                NOR2_X1       Fall  1.1810 0.0000 0.0150                      1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN                NOR2_X1       Rise  1.2840 0.1030 0.0820             2.36335  13.6262  15.9895           6       100                    | 
|    M64/A5_1/sum[63]                                 Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/in1[63]                                   Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/i_0_240/B                   XOR2_X2       Rise  1.2850 0.0010 0.0820                      4.39563                                                   | 
|    M64/A6/i_0_240/Z                   XOR2_X2       Rise  1.3920 0.1070 0.0680             2.52964  20.4267  22.9563           8       100                    | 
|    M64/A6/i_0_233/B                   XNOR2_X1      Rise  1.3920 0.0000 0.0680                      2.57361                                                   | 
|    M64/A6/i_0_233/ZN                  XNOR2_X1      Rise  1.4540 0.0620 0.0420             0.833957 5.8097   6.64366           3       100                    | 
|    M64/A6/sum[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/in1[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/i_0_224/B                   XNOR2_X1      Rise  1.4540 0.0000 0.0420                      2.57361                                                   | 
|    M64/A7/i_0_224/ZN                  XNOR2_X1      Rise  1.5030 0.0490 0.0240             0.191285 2.57361  2.76489           1       100                    | 
|    M64/A7/i_0_223/B                   XNOR2_X1      Rise  1.5030 0.0000 0.0240                      2.57361                                                   | 
|    M64/A7/i_0_223/ZN                  XNOR2_X1      Rise  1.5570 0.0540 0.0410             0.634404 5.8097   6.4441            3       100                    | 
|    M64/A7/sum[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/in1[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/i_0_195/B                   XNOR2_X1      Rise  1.5570 0.0000 0.0410                      2.57361                                                   | 
|    M64/A8/i_0_195/ZN                  XNOR2_X1      Rise  1.6060 0.0490 0.0250             0.31343  2.57361  2.88704           1       100                    | 
|    M64/A8/i_0_194/B                   XNOR2_X1      Rise  1.6060 0.0000 0.0250                      2.57361                                                   | 
|    M64/A8/i_0_194/ZN                  XNOR2_X1      Rise  1.6550 0.0490 0.0300             0.786784 3.38608  4.17287           2       100                    | 
|    M64/A8/sum[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/in1[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/i_0_105/B                   XOR2_X1       Rise  1.6560 0.0010 0.0300    0.0010            2.36355                                                   | 
|    M64/A9/i_0_105/Z                   XOR2_X1       Rise  1.7280 0.0720 0.0420             1.01111  5.03833  6.04944           3       100                    | 
|    M64/A9/sum[57]                                   Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/a[57]                                 Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[57]                             Rise  1.7280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_327/A1            NOR2_X1       Rise  1.7280 0.0000 0.0420                      1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN            NOR2_X1       Fall  1.7500 0.0220 0.0160             0.938112 5.00466  5.94278           3       100                    | 
|    M64/RESULT/i_0/i_349/A2            NOR3_X1       Fall  1.7500 0.0000 0.0160                      1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN            NOR3_X1       Rise  1.8130 0.0630 0.0410             0.317381 3.34143  3.65881           2       100                    | 
|    M64/RESULT/i_0/i_348/A             OAI21_X1      Rise  1.8130 0.0000 0.0410                      1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN            OAI21_X1      Fall  1.8450 0.0320 0.0200             0.736759 3.207    3.94376           2       100                    | 
|    M64/RESULT/i_0/i_344/C2            OAI211_X1     Fall  1.8450 0.0000 0.0200                      1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN            OAI211_X1     Rise  1.8950 0.0500 0.0310             0.680073 3.2527   3.93278           2       100                    | 
|    M64/RESULT/i_0/i_341/A             AOI21_X1      Rise  1.8950 0.0000 0.0310                      1.62635                                                   | 
|    M64/RESULT/i_0/i_341/ZN            AOI21_X1      Fall  1.9180 0.0230 0.0210             0.460211 3.89419  4.35441           2       100                    | 
|    M64/RESULT/i_0/i_338/A             XOR2_X1       Fall  1.9180 0.0000 0.0210                      2.18123                                                   | 
|    M64/RESULT/i_0/i_338/Z             XOR2_X1       Fall  1.9720 0.0540 0.0120             0.276942 0.97463  1.25157           1       100                    | 
|    M64/RESULT/i_0/sum[58]                           Fall  1.9720 0.0000                                                                                       | 
|    M64/RESULT/S[58]                                 Fall  1.9720 0.0000                                                                                       | 
|    M64/c[58]                                        Fall  1.9720 0.0000                                                                                       | 
|    outReg/D[58]                                     Fall  1.9720 0.0000                                                                                       | 
|    outReg/i_0_60/A2                   AND2_X1       Fall  1.9720 0.0000 0.0120                      0.894119                                                  | 
|    outReg/i_0_60/ZN                   AND2_X1       Fall  2.0040 0.0320 0.0060             0.433288 1.14029  1.57358           1       100                    | 
|    outReg/Q_reg[58]/D                 DFF_X1        Fall  2.0040 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[58]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[58]/CK        DFF_X1        Rise  0.1940 0.0010 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0320 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -2.0040        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1590        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[29]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890             24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260             0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170             0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410             0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240             0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430             1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250             0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420             0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250             0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410             0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170             0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150             0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140             0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140             0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140             0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130             0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200             1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460             0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460                      3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150             0.194465 6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600             2.12047  11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_53/B1             AOI21_X1      Rise  1.7050 0.0000 0.0600                      1.647                                                     | 
|    M64/RESULT/i_0/i_53/ZN             AOI21_X1      Fall  1.7230 0.0180 0.0160             0.34289  0.77983  1.12272           1       100                    | 
|    M64/RESULT/i_0/CLOCK_spc__L1_c48/A CLKBUF_X1     Fall  1.7230 0.0000 0.0160                      0.699202                                                  | 
|    M64/RESULT/i_0/CLOCK_spc__L1_c48/Z CLKBUF_X1     Fall  1.7990 0.0760 0.0460             14.4549  3.80404  18.2589           2       100                    | 
|    M64/RESULT/i_0/i_52/B2             OAI21_X1      Fall  1.8110 0.0120 0.0460    0.0070            1.55833                                                   | 
|    M64/RESULT/i_0/i_52/ZN             OAI21_X1      Rise  1.8580 0.0470 0.0230             0.413971 1.70023  2.1142            1       100                    | 
|    M64/RESULT/i_0/i_51/A              INV_X1        Rise  1.8580 0.0000 0.0230                      1.70023                                                   | 
|    M64/RESULT/i_0/i_51/ZN             INV_X1        Fall  1.8740 0.0160 0.0100             0.886413 3.80404  4.69045           2       100                    | 
|    M64/RESULT/i_0/i_49/B2             OAI21_X1      Fall  1.8740 0.0000 0.0100                      1.55833                                                   | 
|    M64/RESULT/i_0/i_49/ZN             OAI21_X1      Rise  1.9120 0.0380 0.0240             0.335737 2.57361  2.90935           1       100                    | 
|    M64/RESULT/i_0/i_48/B              XNOR2_X1      Rise  1.9120 0.0000 0.0240                      2.57361                                                   | 
|    M64/RESULT/i_0/i_48/ZN             XNOR2_X1      Rise  1.9550 0.0430 0.0200             0.975699 0.97463  1.95033           1       100                    | 
|    M64/RESULT/i_0/sum[29]                           Rise  1.9550 0.0000                                                                                       | 
|    M64/RESULT/S[29]                                 Rise  1.9550 0.0000                                                                                       | 
|    M64/c[29]                                        Rise  1.9550 0.0000                                                                                       | 
|    outReg/D[29]                                     Rise  1.9550 0.0000                                                                                       | 
|    outReg/i_0_31/A2                   AND2_X1       Rise  1.9550 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_31/ZN                   AND2_X1       Rise  1.9910 0.0360 0.0100             0.953871 1.14029  2.09416           1       100                    | 
|    outReg/Q_reg[29]/D                 DFF_X1        Rise  1.9910 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1850 0.0400 0.0200 8.55529  5.13864  13.6939           6       100      F    K        | 
|    outReg/Q_reg[29]/CK        DFF_X1        Rise  0.1880 0.0030 0.0200          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1880 2.1880 | 
| library setup check                       | -0.0290 2.1590 | 
| data required time                        |  2.1590        | 
|                                           |                | 
| data required time                        |  2.1590        | 
| data arrival time                         | -1.9910        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1690        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[45]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_107/B1            AOI21_X1      Rise  1.8070 0.0000 0.0140            1.647                                                     | 
|    M64/RESULT/i_0/i_107/ZN            AOI21_X1      Fall  1.8290 0.0220 0.0130 1.01421    3.80404  4.81825           2       100                    | 
|    M64/RESULT/i_0/i_106/B2            OAI21_X1      Fall  1.8290 0.0000 0.0130            1.55833                                                   | 
|    M64/RESULT/i_0/i_106/ZN            OAI21_X1      Rise  1.8630 0.0340 0.0190 0.222052   1.70023  1.92228           1       100                    | 
|    M64/RESULT/i_0/i_105/A             INV_X1        Rise  1.8630 0.0000 0.0190            1.70023                                                   | 
|    M64/RESULT/i_0/i_105/ZN            INV_X1        Fall  1.8780 0.0150 0.0090 0.622949   3.80404  4.42699           2       100                    | 
|    M64/RESULT/i_0/i_103/B2            OAI21_X1      Fall  1.8780 0.0000 0.0090            1.55833                                                   | 
|    M64/RESULT/i_0/i_103/ZN            OAI21_X1      Rise  1.9150 0.0370 0.0230 0.263417   2.41145  2.67487           1       100                    | 
|    M64/RESULT/i_0/i_102/B             XOR2_X1       Rise  1.9150 0.0000 0.0230            2.36355                                                   | 
|    M64/RESULT/i_0/i_102/Z             XOR2_X1       Rise  1.9610 0.0460 0.0190 0.270307   0.97463  1.24494           1       100                    | 
|    M64/RESULT/i_0/sum[45]                           Rise  1.9610 0.0000                                                                             | 
|    M64/RESULT/S[45]                                 Rise  1.9610 0.0000                                                                             | 
|    M64/c[45]                                        Rise  1.9610 0.0000                                                                             | 
|    outReg/D[45]                                     Rise  1.9610 0.0000                                                                             | 
|    outReg/i_0_47/A2                   AND2_X1       Rise  1.9610 0.0000 0.0190            0.97463                                                   | 
|    outReg/i_0_47/ZN                   AND2_X1       Rise  1.9940 0.0330 0.0080 0.240292   1.14029  1.38058           1       100                    | 
|    outReg/Q_reg[45]/D                 DFF_X1        Rise  1.9940 0.0000 0.0080            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[45]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1910 0.0460 0.0250 13.2653  5.13864  18.404            6       100      F    K        | 
|    outReg/Q_reg[45]/CK        DFF_X1        Rise  0.1940 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0280 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -1.9940        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1730        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[36]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707  1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000           1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109    10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340           1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857   7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250           7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878   5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130           1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566   11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230           0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333  4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                            | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                            | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100           2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926   51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930           1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741  5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                            | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260           2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742  2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170           2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976  5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410           2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804  2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240           2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819   5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430           2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856  2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250           2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988  5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420           2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599  2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250           2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442  5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410           2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844  2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170           2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263  3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                            | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                            | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150           2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289   3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140           2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489  3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140           2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787  3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140           2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255  3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130           1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253   5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200           1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123  3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130           1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321  3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280           3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278  8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130           6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212   7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330           3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519  6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130           5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038    9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540           6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358   6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160           5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862  7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460           3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465  6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150           5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047   11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600           1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654   6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260           5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782    5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7810 0.0040 0.0210           1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.8010 0.0200 0.0150 0.0510367 1.70023  1.75127           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.8010 0.0000 0.0150           1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8280 0.0270 0.0170 0.836164  5.48089  6.31705           3       100                    | 
|    M64/RESULT/i_0/i_77/B2             AOI21_X1      Rise  1.8280 0.0000 0.0170           1.67685                                                   | 
|    M64/RESULT/i_0/i_77/ZN             AOI21_X1      Fall  1.8550 0.0270 0.0160 2.37394   3.80404  6.17797           2       100                    | 
|    M64/RESULT/i_0/i_76/B2             OAI21_X1      Fall  1.8550 0.0000 0.0160           1.55833                                                   | 
|    M64/RESULT/i_0/i_76/ZN             OAI21_X1      Rise  1.8900 0.0350 0.0190 0.218917  1.70023  1.91915           1       100                    | 
|    M64/RESULT/i_0/i_75/A              INV_X1        Rise  1.8900 0.0000 0.0190           1.70023                                                   | 
|    M64/RESULT/i_0/i_75/ZN             INV_X1        Fall  1.9050 0.0150 0.0090 0.811814  3.80404  4.61585           2       100                    | 
|    M64/RESULT/i_0/i_70/A              XOR2_X1       Fall  1.9050 0.0000 0.0090           2.18123                                                   | 
|    M64/RESULT/i_0/i_70/Z              XOR2_X1       Fall  1.9540 0.0490 0.0110 0.164931  0.97463  1.13956           1       100                    | 
|    M64/RESULT/i_0/sum[36]                           Fall  1.9540 0.0000                                                                            | 
|    M64/RESULT/S[36]                                 Fall  1.9540 0.0000                                                                            | 
|    M64/c[36]                                        Fall  1.9540 0.0000                                                                            | 
|    outReg/D[36]                                     Fall  1.9540 0.0000                                                                            | 
|    outReg/i_0_38/A2                   AND2_X1       Fall  1.9540 0.0000 0.0110           0.894119                                                  | 
|    outReg/i_0_38/ZN                   AND2_X1       Fall  1.9860 0.0320 0.0080 0.628685  1.14029  1.76897           1       100                    | 
|    outReg/Q_reg[36]/D                 DFF_X1        Fall  1.9860 0.0000 0.0080           1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[36]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[36]/CK        DFF_X1        Rise  0.1980 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0320 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -1.9860        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1810        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[47]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_119/B2            AOI21_X1      Rise  1.8690 0.0000 0.0300            1.67685                                                   | 
|    M64/RESULT/i_0/i_119/ZN            AOI21_X1      Fall  1.8950 0.0260 0.0140 0.58478    3.80404  4.38882           2       100                    | 
|    M64/RESULT/i_0/i_111/A             XOR2_X1       Fall  1.8950 0.0000 0.0140            2.18123                                                   | 
|    M64/RESULT/i_0/i_111/Z             XOR2_X1       Fall  1.9470 0.0520 0.0120 0.560502   0.97463  1.53513           1       100                    | 
|    M64/RESULT/i_0/sum[47]                           Fall  1.9470 0.0000                                                                             | 
|    M64/RESULT/S[47]                                 Fall  1.9470 0.0000                                                                             | 
|    M64/c[47]                                        Fall  1.9470 0.0000                                                                             | 
|    outReg/D[47]                                     Fall  1.9470 0.0000                                                                             | 
|    outReg/i_0_49/A2                   AND2_X1       Fall  1.9470 0.0000 0.0120            0.894119                                                  | 
|    outReg/i_0_49/ZN                   AND2_X1       Fall  1.9790 0.0320 0.0060 0.441099   1.14029  1.58139           1       100                    | 
|    outReg/Q_reg[47]/D                 DFF_X1        Fall  1.9790 0.0000 0.0060            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[47]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[47]/CK        DFF_X1        Rise  0.1940 0.0010 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0320 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -1.9790        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1840        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[50]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_134/B2            OAI21_X1      Rise  1.8690 0.0000 0.0300            1.57189                                                   | 
|    M64/RESULT/i_0/i_134/ZN            OAI21_X1      Fall  1.8980 0.0290 0.0170 0.697065   3.84836  4.54543           2       100                    | 
|    M64/RESULT/i_0/i_122/A             XNOR2_X1      Fall  1.8980 0.0000 0.0170            2.12585                                                   | 
|    M64/RESULT/i_0/i_122/ZN            XNOR2_X1      Fall  1.9390 0.0410 0.0120 0.418729   0.97463  1.39336           1       100                    | 
|    M64/RESULT/i_0/sum[50]                           Fall  1.9390 0.0000                                                                             | 
|    M64/RESULT/S[50]                                 Fall  1.9390 0.0000                                                                             | 
|    M64/c[50]                                        Fall  1.9390 0.0000                                                                             | 
|    outReg/D[50]                                     Fall  1.9390 0.0000                                                                             | 
|    outReg/i_0_52/A2                   AND2_X1       Fall  1.9390 0.0000 0.0120            0.894119                                                  | 
|    outReg/i_0_52/ZN                   AND2_X1       Fall  1.9710 0.0320 0.0060 0.574897   1.14029  1.71519           1       100                    | 
|    outReg/Q_reg[50]/D                 DFF_X1        Fall  1.9710 0.0000 0.0060            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[50]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[50]/CK        DFF_X1        Rise  0.1940 0.0010 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0320 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -1.9710        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[54]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_222/B2            OAI21_X1      Rise  1.8690 0.0000 0.0300            1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN            OAI21_X1      Fall  1.8980 0.0290 0.0170 0.59526    3.84836  4.44362           2       100                    | 
|    M64/RESULT/i_0/i_136/A             XNOR2_X1      Fall  1.8980 0.0000 0.0170            2.12585                                                   | 
|    M64/RESULT/i_0/i_136/ZN            XNOR2_X1      Fall  1.9380 0.0400 0.0110 0.263128   0.97463  1.23776           1       100                    | 
|    M64/RESULT/i_0/sum[54]                           Fall  1.9380 0.0000                                                                             | 
|    M64/RESULT/S[54]                                 Fall  1.9380 0.0000                                                                             | 
|    M64/c[54]                                        Fall  1.9380 0.0000                                                                             | 
|    outReg/D[54]                                     Fall  1.9380 0.0000                                                                             | 
|    outReg/i_0_56/A2                   AND2_X1       Fall  1.9380 0.0000 0.0110            0.894119                                                  | 
|    outReg/i_0_56/ZN                   AND2_X1       Fall  1.9690 0.0310 0.0060 0.311828   1.14029  1.45212           1       100                    | 
|    outReg/Q_reg[54]/D                 DFF_X1        Fall  1.9690 0.0000 0.0060            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[54]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[54]/CK        DFF_X1        Rise  0.1940 0.0010 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0320 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -1.9690        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1940        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[28]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890             24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260             0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170             0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410             0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240             0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430             1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250             0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420             0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250             0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410             0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170             0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150             0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140             0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140             0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140             0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130             0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200             1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460             0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460                      3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150             0.194465 6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600             2.12047  11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_53/B1             AOI21_X1      Rise  1.7050 0.0000 0.0600                      1.647                                                     | 
|    M64/RESULT/i_0/i_53/ZN             AOI21_X1      Fall  1.7230 0.0180 0.0160             0.34289  0.77983  1.12272           1       100                    | 
|    M64/RESULT/i_0/CLOCK_spc__L1_c48/A CLKBUF_X1     Fall  1.7230 0.0000 0.0160                      0.699202                                                  | 
|    M64/RESULT/i_0/CLOCK_spc__L1_c48/Z CLKBUF_X1     Fall  1.7990 0.0760 0.0460             14.4549  3.80404  18.2589           2       100                    | 
|    M64/RESULT/i_0/i_52/B2             OAI21_X1      Fall  1.8110 0.0120 0.0460    0.0070            1.55833                                                   | 
|    M64/RESULT/i_0/i_52/ZN             OAI21_X1      Rise  1.8580 0.0470 0.0230             0.413971 1.70023  2.1142            1       100                    | 
|    M64/RESULT/i_0/i_51/A              INV_X1        Rise  1.8580 0.0000 0.0230                      1.70023                                                   | 
|    M64/RESULT/i_0/i_51/ZN             INV_X1        Fall  1.8740 0.0160 0.0100             0.886413 3.80404  4.69045           2       100                    | 
|    M64/RESULT/i_0/i_46/A              XOR2_X1       Fall  1.8740 0.0000 0.0100                      2.18123                                                   | 
|    M64/RESULT/i_0/i_46/Z              XOR2_X1       Fall  1.9240 0.0500 0.0110             0.70222  0.97463  1.67685           1       100                    | 
|    M64/RESULT/i_0/sum[28]                           Fall  1.9240 0.0000                                                                                       | 
|    M64/RESULT/S[28]                                 Fall  1.9240 0.0000                                                                                       | 
|    M64/c[28]                                        Fall  1.9240 0.0000                                                                                       | 
|    outReg/D[28]                                     Fall  1.9240 0.0000                                                                                       | 
|    outReg/i_0_30/A2                   AND2_X1       Fall  1.9240 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_30/ZN                   AND2_X1       Fall  1.9580 0.0340 0.0080             1.57721  1.14029  2.7175            1       100                    | 
|    outReg/Q_reg[28]/D                 DFF_X1        Fall  1.9580 0.0000 0.0080                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1850 0.0400 0.0200 8.55529  5.13864  13.6939           6       100      F    K        | 
|    outReg/Q_reg[28]/CK        DFF_X1        Rise  0.1880 0.0030 0.0200          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1880 2.1880 | 
| library setup check                       | -0.0330 2.1550 | 
| data required time                        |  2.1550        | 
|                                           |                | 
| data required time                        |  2.1550        | 
| data arrival time                         | -1.9580        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.1980        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[33]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                           | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                           | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100          2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930          1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                           | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260          2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170          2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410          2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240          2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430          2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250          2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420          2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170          2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                           | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                           | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150          2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                           | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                           | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140          2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                           | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                           | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140          2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                           | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                           | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140          2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130          1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200          1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130          1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280          3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130          6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330          3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130          5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540          6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160          5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460          3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465 6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150          5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047  11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600          1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654  6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260          5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782   5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_65/B2             AOI21_X1      Rise  1.7810 0.0040 0.0210          1.67685                                                   | 
|    M64/RESULT/i_0/i_65/ZN             AOI21_X1      Fall  1.8060 0.0250 0.0140 1.05317  3.80404  4.85721           2       100                    | 
|    M64/RESULT/i_0/i_64/B2             OAI21_X1      Fall  1.8060 0.0000 0.0140          1.55833                                                   | 
|    M64/RESULT/i_0/i_64/ZN             OAI21_X1      Rise  1.8410 0.0350 0.0190 0.213832 1.70023  1.91406           1       100                    | 
|    M64/RESULT/i_0/i_63/A              INV_X1        Rise  1.8410 0.0000 0.0190          1.70023                                                   | 
|    M64/RESULT/i_0/i_63/ZN             INV_X1        Fall  1.8560 0.0150 0.0090 0.614636 3.80404  4.41867           2       100                    | 
|    M64/RESULT/i_0/i_61/B2             OAI21_X1      Fall  1.8560 0.0000 0.0090          1.55833                                                   | 
|    M64/RESULT/i_0/i_61/ZN             OAI21_X1      Rise  1.8940 0.0380 0.0240 0.352819 2.57361  2.92643           1       100                    | 
|    M64/RESULT/i_0/i_60/B              XNOR2_X1      Rise  1.8940 0.0000 0.0240          2.57361                                                   | 
|    M64/RESULT/i_0/i_60/ZN             XNOR2_X1      Rise  1.9350 0.0410 0.0160 0.200405 0.97463  1.17503           1       100                    | 
|    M64/RESULT/i_0/sum[33]                           Rise  1.9350 0.0000                                                                           | 
|    M64/RESULT/S[33]                                 Rise  1.9350 0.0000                                                                           | 
|    M64/c[33]                                        Rise  1.9350 0.0000                                                                           | 
|    outReg/D[33]                                     Rise  1.9350 0.0000                                                                           | 
|    outReg/i_0_35/A2                   AND2_X1       Rise  1.9350 0.0000 0.0160          0.97463                                                   | 
|    outReg/i_0_35/ZN                   AND2_X1       Rise  1.9680 0.0330 0.0090 0.421789 1.14029  1.56208           1       100                    | 
|    outReg/Q_reg[33]/D                 DFF_X1        Rise  1.9680 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[33]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[33]/CK        DFF_X1        Rise  0.1970 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1970 2.1970 | 
| library setup check                       | -0.0290 2.1680 | 
| data required time                        |  2.1680        | 
|                                           |                | 
| data required time                        |  2.1680        | 
| data arrival time                         | -1.9680        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2010        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[44]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_107/B1            AOI21_X1      Rise  1.8070 0.0000 0.0140            1.647                                                     | 
|    M64/RESULT/i_0/i_107/ZN            AOI21_X1      Fall  1.8290 0.0220 0.0130 1.01421    3.80404  4.81825           2       100                    | 
|    M64/RESULT/i_0/i_106/B2            OAI21_X1      Fall  1.8290 0.0000 0.0130            1.55833                                                   | 
|    M64/RESULT/i_0/i_106/ZN            OAI21_X1      Rise  1.8630 0.0340 0.0190 0.222052   1.70023  1.92228           1       100                    | 
|    M64/RESULT/i_0/i_105/A             INV_X1        Rise  1.8630 0.0000 0.0190            1.70023                                                   | 
|    M64/RESULT/i_0/i_105/ZN            INV_X1        Fall  1.8780 0.0150 0.0090 0.622949   3.80404  4.42699           2       100                    | 
|    M64/RESULT/i_0/i_100/A             XOR2_X1       Fall  1.8780 0.0000 0.0090            2.18123                                                   | 
|    M64/RESULT/i_0/i_100/Z             XOR2_X1       Fall  1.9270 0.0490 0.0110 0.36785    0.97463  1.34248           1       100                    | 
|    M64/RESULT/i_0/sum[44]                           Fall  1.9270 0.0000                                                                             | 
|    M64/RESULT/S[44]                                 Fall  1.9270 0.0000                                                                             | 
|    M64/c[44]                                        Fall  1.9270 0.0000                                                                             | 
|    outReg/D[44]                                     Fall  1.9270 0.0000                                                                             | 
|    outReg/i_0_46/A2                   AND2_X1       Fall  1.9270 0.0000 0.0110            0.894119                                                  | 
|    outReg/i_0_46/ZN                   AND2_X1       Fall  1.9590 0.0320 0.0060 0.469279   1.14029  1.60957           1       100                    | 
|    outReg/Q_reg[44]/D                 DFF_X1        Fall  1.9590 0.0000 0.0060            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[44]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1910 0.0460 0.0250 13.2653  5.13864  18.404            6       100      F    K        | 
|    outReg/Q_reg[44]/CK        DFF_X1        Rise  0.1940 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0310 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -1.9590        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2050        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[46]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X4       Rise  1.8080 0.0010 0.0140            6.77306                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X4       Fall  1.8210 0.0130 0.0210 14.1134    3.34692  17.4604           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X2       Fall  1.8240 0.0030 0.0210            3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X2       Rise  1.8690 0.0450 0.0300 0.921293   7.05278  7.97408           4       100                    | 
|    M64/RESULT/i_0/i_110/A             XOR2_X1       Rise  1.8690 0.0000 0.0300            2.23214                                                   | 
|    M64/RESULT/i_0/i_110/Z             XOR2_X1       Rise  1.9240 0.0550 0.0250 1.47115    0.97463  2.44578           1       100                    | 
|    M64/RESULT/i_0/sum[46]                           Rise  1.9240 0.0000                                                                             | 
|    M64/RESULT/S[46]                                 Rise  1.9240 0.0000                                                                             | 
|    M64/c[46]                                        Rise  1.9240 0.0000                                                                             | 
|    outReg/D[46]                                     Rise  1.9240 0.0000                                                                             | 
|    outReg/i_0_48/A2                   AND2_X1       Rise  1.9240 0.0000 0.0250            0.97463                                                   | 
|    outReg/i_0_48/ZN                   AND2_X1       Rise  1.9590 0.0350 0.0080 0.42554    1.14029  1.56583           1       100                    | 
|    outReg/Q_reg[46]/D                 DFF_X1        Rise  1.9590 0.0000 0.0080            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[46]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1930 0.0470 0.0210 8.59591  13.703   22.2989           16      100      F    K        | 
|    outReg/Q_reg[46]/CK        DFF_X1        Rise  0.1940 0.0010 0.0210          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0290 2.1650 | 
| data required time                        |  2.1650        | 
|                                           |                | 
| data required time                        |  2.1650        | 
| data arrival time                         | -1.9590        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2070        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[35]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707  1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000           1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109    10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340           1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857   7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250           7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878   5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130           1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566   11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230           0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333  4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                            | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                            | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100           2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926   51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930           1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741  5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                            | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260           2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742  2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170           2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976  5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410           2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804  2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240           2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819   5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430           2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856  2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250           2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988  5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420           2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599  2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250           2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442  5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410           2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844  2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170           2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263  3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                            | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                            | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150           2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289   3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140           2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489  3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140           2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787  3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140           2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255  3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130           1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253   5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200           1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123  3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130           1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321  3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280           3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278  8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130           6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212   7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330           3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519  6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130           5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038    9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540           6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358   6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160           5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862  7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460           3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465  6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150           5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047   11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600           1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654   6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260           5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782    5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7810 0.0040 0.0210           1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.8010 0.0200 0.0150 0.0510367 1.70023  1.75127           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.8010 0.0000 0.0150           1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8280 0.0270 0.0170 0.836164  5.48089  6.31705           3       100                    | 
|    M64/RESULT/i_0/i_77/B2             AOI21_X1      Rise  1.8280 0.0000 0.0170           1.67685                                                   | 
|    M64/RESULT/i_0/i_77/ZN             AOI21_X1      Fall  1.8550 0.0270 0.0160 2.37394   3.80404  6.17797           2       100                    | 
|    M64/RESULT/i_0/i_69/A              XOR2_X1       Fall  1.8550 0.0000 0.0160           2.18123                                                   | 
|    M64/RESULT/i_0/i_69/Z              XOR2_X1       Fall  1.9070 0.0520 0.0130 0.17245   0.97463  1.14708           1       100                    | 
|    M64/RESULT/i_0/sum[35]                           Fall  1.9070 0.0000                                                                            | 
|    M64/RESULT/S[35]                                 Fall  1.9070 0.0000                                                                            | 
|    M64/c[35]                                        Fall  1.9070 0.0000                                                                            | 
|    outReg/D[35]                                     Fall  1.9070 0.0000                                                                            | 
|    outReg/i_0_37/A2                   AND2_X1       Fall  1.9070 0.0000 0.0130           0.894119                                                  | 
|    outReg/i_0_37/ZN                   AND2_X1       Fall  1.9410 0.0340 0.0080 0.895495  1.14029  2.03578           1       100                    | 
|    outReg/Q_reg[35]/D                 DFF_X1        Fall  1.9410 0.0000 0.0080           1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[35]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[35]/CK        DFF_X1        Rise  0.1980 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0320 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -1.9410        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2260        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[32]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                           | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                           | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100          2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930          1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                           | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260          2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170          2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410          2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240          2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430          2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250          2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420          2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170          2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                           | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                           | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150          2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                           | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                           | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140          2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                           | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                           | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140          2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                           | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                           | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140          2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130          1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200          1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130          1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280          3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130          6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330          3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130          5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540          6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160          5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460          3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465 6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150          5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047  11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600          1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654  6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260          5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782   5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_65/B2             AOI21_X1      Rise  1.7810 0.0040 0.0210          1.67685                                                   | 
|    M64/RESULT/i_0/i_65/ZN             AOI21_X1      Fall  1.8060 0.0250 0.0140 1.05317  3.80404  4.85721           2       100                    | 
|    M64/RESULT/i_0/i_64/B2             OAI21_X1      Fall  1.8060 0.0000 0.0140          1.55833                                                   | 
|    M64/RESULT/i_0/i_64/ZN             OAI21_X1      Rise  1.8410 0.0350 0.0190 0.213832 1.70023  1.91406           1       100                    | 
|    M64/RESULT/i_0/i_63/A              INV_X1        Rise  1.8410 0.0000 0.0190          1.70023                                                   | 
|    M64/RESULT/i_0/i_63/ZN             INV_X1        Fall  1.8560 0.0150 0.0090 0.614636 3.80404  4.41867           2       100                    | 
|    M64/RESULT/i_0/i_58/A              XOR2_X1       Fall  1.8560 0.0000 0.0090          2.18123                                                   | 
|    M64/RESULT/i_0/i_58/Z              XOR2_X1       Fall  1.9060 0.0500 0.0110 0.566478 0.97463  1.54111           1       100                    | 
|    M64/RESULT/i_0/sum[32]                           Fall  1.9060 0.0000                                                                           | 
|    M64/RESULT/S[32]                                 Fall  1.9060 0.0000                                                                           | 
|    M64/c[32]                                        Fall  1.9060 0.0000                                                                           | 
|    outReg/D[32]                                     Fall  1.9060 0.0000                                                                           | 
|    outReg/i_0_34/A2                   AND2_X1       Fall  1.9060 0.0000 0.0110          0.894119                                                  | 
|    outReg/i_0_34/ZN                   AND2_X1       Fall  1.9380 0.0320 0.0080 0.643417 1.14029  1.78371           1       100                    | 
|    outReg/Q_reg[32]/D                 DFF_X1        Fall  1.9380 0.0000 0.0080          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[32]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[32]/CK        DFF_X1        Rise  0.1970 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1970 2.1970 | 
| library setup check                       | -0.0320 2.1650 | 
| data required time                        |  2.1650        | 
|                                           |                | 
| data required time                        |  2.1650        | 
| data arrival time                         | -1.9380        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2280        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[26]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890             24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260             0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170             0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410             0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240             0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430             1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250             0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420             0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250             0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410             0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170             0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150             0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140             0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140             0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140             0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130             0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200             1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460             0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460                      3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150             0.194465 6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600             2.12047  11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_44/A              XOR2_X1       Rise  1.7050 0.0000 0.0600                      2.23214                                                   | 
|    M64/RESULT/i_0/i_44/Z              XOR2_X1       Rise  1.8460 0.1410 0.1010             17.8632  0.97463  18.8379           1       100                    | 
|    M64/RESULT/i_0/sum[26]                           Rise  1.8460 0.0000                                                                                       | 
|    M64/RESULT/S[26]                                 Rise  1.8460 0.0000                                                                                       | 
|    M64/c[26]                                        Rise  1.8460 0.0000                                                                                       | 
|    outReg/D[26]                                     Rise  1.8460 0.0000                                                                                       | 
|    outReg/i_0_28/A2                   AND2_X1       Rise  1.8750 0.0290 0.1010    0.0270            0.97463                                                   | 
|    outReg/i_0_28/ZN                   AND2_X1       Rise  1.9280 0.0530 0.0140             2.63184  1.14029  3.77213           1       100                    | 
|    outReg/Q_reg[26]/D                 DFF_X1        Rise  1.9280 0.0000 0.0140                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1850 0.0400 0.0200             8.55529  5.13864  13.6939           6       100      F    K        | 
|    outReg/Q_reg[26]/CK        DFF_X1        Rise  0.1860 0.0010 0.0200    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1860 2.1860 | 
| library setup check                       | -0.0300 2.1560 | 
| data required time                        |  2.1560        | 
|                                           |                | 
| data required time                        |  2.1560        | 
| data arrival time                         | -1.9280        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[38]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707  1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000           1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109    10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340           1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857   7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250           7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878   5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130           1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566   11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230           0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333  4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                            | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                            | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100           2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926   51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930           1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741  5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                            | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260           2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742  2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170           2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976  5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410           2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804  2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240           2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819   5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430           2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856  2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250           2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988  5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420           2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599  2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250           2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442  5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410           2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844  2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170           2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263  3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                            | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                            | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150           2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289   3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140           2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489  3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140           2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787  3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140           2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255  3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130           1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253   5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200           1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123  3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130           1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321  3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280           3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278  8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130           6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212   7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330           3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519  6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130           5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038    9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540           6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358   6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160           5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862  7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460           3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465  6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150           5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047   11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600           1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654   6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260           5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782    5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7810 0.0040 0.0210           1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.8010 0.0200 0.0150 0.0510367 1.70023  1.75127           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.8010 0.0000 0.0150           1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8280 0.0270 0.0170 0.836164  5.48089  6.31705           3       100                    | 
|    M64/RESULT/i_0/i_92/B2             OAI21_X1      Rise  1.8280 0.0000 0.0170           1.57189                                                   | 
|    M64/RESULT/i_0/i_92/ZN             OAI21_X1      Fall  1.8530 0.0250 0.0220 0.447115  3.84836  4.29548           2       100                    | 
|    M64/RESULT/i_0/i_80/A              XNOR2_X1      Fall  1.8530 0.0000 0.0220           2.12585                                                   | 
|    M64/RESULT/i_0/i_80/ZN             XNOR2_X1      Fall  1.8980 0.0450 0.0140 1.29059   0.97463  2.26522           1       100                    | 
|    M64/RESULT/i_0/sum[38]                           Fall  1.8980 0.0000                                                                            | 
|    M64/RESULT/S[38]                                 Fall  1.8980 0.0000                                                                            | 
|    M64/c[38]                                        Fall  1.8980 0.0000                                                                            | 
|    outReg/D[38]                                     Fall  1.8980 0.0000                                                                            | 
|    outReg/i_0_40/A2                   AND2_X1       Fall  1.8980 0.0000 0.0140           0.894119                                                  | 
|    outReg/i_0_40/ZN                   AND2_X1       Fall  1.9320 0.0340 0.0080 0.931955  1.14029  2.07224           1       100                    | 
|    outReg/Q_reg[38]/D                 DFF_X1        Fall  1.9320 0.0000 0.0080           1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[38]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[38]/CK        DFF_X1        Rise  0.1980 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0320 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -1.9320        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2350        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[27]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890             24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260             0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170             0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410             0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240             0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430             1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250             0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420             0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250             0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410             0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170             0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150             0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140             0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140             0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140             0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130             0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200             1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460             0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460                      3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150             0.194465 6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600             2.12047  11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_53/B1             AOI21_X1      Rise  1.7050 0.0000 0.0600                      1.647                                                     | 
|    M64/RESULT/i_0/i_53/ZN             AOI21_X1      Fall  1.7230 0.0180 0.0160             0.34289  0.77983  1.12272           1       100                    | 
|    M64/RESULT/i_0/CLOCK_spc__L1_c48/A CLKBUF_X1     Fall  1.7230 0.0000 0.0160                      0.699202                                                  | 
|    M64/RESULT/i_0/CLOCK_spc__L1_c48/Z CLKBUF_X1     Fall  1.7990 0.0760 0.0460             14.4549  3.80404  18.2589           2       100                    | 
|    M64/RESULT/i_0/i_45/A              XOR2_X1       Fall  1.8110 0.0120 0.0460    0.0070            2.18123                                                   | 
|    M64/RESULT/i_0/i_45/Z              XOR2_X1       Fall  1.8790 0.0680 0.0160             0.989173 0.97463  1.9638            1       100                    | 
|    M64/RESULT/i_0/sum[27]                           Fall  1.8790 0.0000                                                                                       | 
|    M64/RESULT/S[27]                                 Fall  1.8790 0.0000                                                                                       | 
|    M64/c[27]                                        Fall  1.8790 0.0000                                                                                       | 
|    outReg/D[27]                                     Fall  1.8790 0.0000                                                                                       | 
|    outReg/i_0_29/A2                   AND2_X1       Fall  1.8800 0.0010 0.0160    0.0010            0.894119                                                  | 
|    outReg/i_0_29/ZN                   AND2_X1       Fall  1.9190 0.0390 0.0090             2.77627  1.14029  3.91656           1       100                    | 
|    outReg/Q_reg[27]/D                 DFF_X1        Fall  1.9190 0.0000 0.0090                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1850 0.0400 0.0200 8.55529  5.13864  13.6939           6       100      F    K        | 
|    outReg/Q_reg[27]/CK        DFF_X1        Rise  0.1880 0.0030 0.0200          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1880 2.1880 | 
| library setup check                       | -0.0340 2.1540 | 
| data required time                        |  2.1540        | 
|                                           |                | 
| data required time                        |  2.1540        | 
| data arrival time                         | -1.9190        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2360        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[43]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250            7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230            0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                             | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                             | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100            2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930            1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                             | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260            2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170            2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                             | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410            2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240            2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                             | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430            2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250            2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                             | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420            2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250            2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                             | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410            2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170            2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                             | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                             | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150            2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                             | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140            2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                             | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140            2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                             | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140            2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                             | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130            1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200            1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130            1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280            3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130            6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330            3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130            5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540            6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160            5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460            3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150            5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600            6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160 0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160            3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300 0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300            3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140 1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_107/B1            AOI21_X1      Rise  1.8070 0.0000 0.0140            1.647                                                     | 
|    M64/RESULT/i_0/i_107/ZN            AOI21_X1      Fall  1.8290 0.0220 0.0130 1.01421    3.80404  4.81825           2       100                    | 
|    M64/RESULT/i_0/i_99/A              XOR2_X1       Fall  1.8290 0.0000 0.0130            2.18123                                                   | 
|    M64/RESULT/i_0/i_99/Z              XOR2_X1       Fall  1.8800 0.0510 0.0130 0.438354   0.97463  1.41298           1       100                    | 
|    M64/RESULT/i_0/sum[43]                           Fall  1.8800 0.0000                                                                             | 
|    M64/RESULT/S[43]                                 Fall  1.8800 0.0000                                                                             | 
|    M64/c[43]                                        Fall  1.8800 0.0000                                                                             | 
|    outReg/D[43]                                     Fall  1.8800 0.0000                                                                             | 
|    outReg/i_0_45/A2                   AND2_X1       Fall  1.8800 0.0000 0.0130            0.894119                                                  | 
|    outReg/i_0_45/ZN                   AND2_X1       Fall  1.9140 0.0340 0.0070 0.819901   1.14029  1.96019           1       100                    | 
|    outReg/Q_reg[43]/D                 DFF_X1        Fall  1.9140 0.0000 0.0070            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[43]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1910 0.0460 0.0250 13.2653  5.13864  18.404            6       100      F    K        | 
|    outReg/Q_reg[43]/CK        DFF_X1        Rise  0.1940 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0310 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -1.9140        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2500        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[34]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707  1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000           1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109    10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340           1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857   7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250           7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878   5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130           1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566   11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230           0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333  4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                            | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                            | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100           2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926   51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930           1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741  5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                            | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260           2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742  2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170           2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976  5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                            | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410           2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804  2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240           2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819   5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                            | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430           2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856  2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250           2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988  5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                            | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420           2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599  2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250           2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442  5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                            | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410           2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844  2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170           2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263  3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                            | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                            | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150           2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289   3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                            | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140           2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489  3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                            | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140           2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787  3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                            | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140           2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255  3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                            | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130           1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253   5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200           1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123  3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130           1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321  3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280           3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278  8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130           6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212   7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330           3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519  6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130           5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038    9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540           6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358   6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160           5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862  7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460           3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465  6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150           5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047   11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600           1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654   6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260           5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782    5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7810 0.0040 0.0210           1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.8010 0.0200 0.0150 0.0510367 1.70023  1.75127           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.8010 0.0000 0.0150           1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8280 0.0270 0.0170 0.836164  5.48089  6.31705           3       100                    | 
|    M64/RESULT/i_0/i_68/A              XOR2_X1       Rise  1.8280 0.0000 0.0170           2.23214                                                   | 
|    M64/RESULT/i_0/i_68/Z              XOR2_X1       Rise  1.8800 0.0520 0.0240 1.27535   0.97463  2.24998           1       100                    | 
|    M64/RESULT/i_0/sum[34]                           Rise  1.8800 0.0000                                                                            | 
|    M64/RESULT/S[34]                                 Rise  1.8800 0.0000                                                                            | 
|    M64/c[34]                                        Rise  1.8800 0.0000                                                                            | 
|    outReg/D[34]                                     Rise  1.8800 0.0000                                                                            | 
|    outReg/i_0_36/A2                   AND2_X1       Rise  1.8800 0.0000 0.0240           0.97463                                                   | 
|    outReg/i_0_36/ZN                   AND2_X1       Rise  1.9170 0.0370 0.0100 0.951179  1.14029  2.09147           1       100                    | 
|    outReg/Q_reg[34]/D                 DFF_X1        Rise  1.9170 0.0000 0.0100           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[34]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[34]/CK        DFF_X1        Rise  0.1980 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0290 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -1.9170        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2530        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[31]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                           | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                           | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100          2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930          1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                           | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260          2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170          2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410          2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240          2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430          2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250          2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420          2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170          2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                           | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                           | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150          2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                           | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                           | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140          2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                           | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                           | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140          2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                           | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                           | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140          2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130          1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200          1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130          1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280          3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130          6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330          3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130          5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540          6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160          5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460          3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465 6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150          5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047  11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600          1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654  6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260          5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782   5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_65/B2             AOI21_X1      Rise  1.7810 0.0040 0.0210          1.67685                                                   | 
|    M64/RESULT/i_0/i_65/ZN             AOI21_X1      Fall  1.8060 0.0250 0.0140 1.05317  3.80404  4.85721           2       100                    | 
|    M64/RESULT/i_0/i_57/A              XOR2_X1       Fall  1.8060 0.0000 0.0140          2.18123                                                   | 
|    M64/RESULT/i_0/i_57/Z              XOR2_X1       Fall  1.8590 0.0530 0.0140 1.18092  0.97463  2.15555           1       100                    | 
|    M64/RESULT/i_0/sum[31]                           Fall  1.8590 0.0000                                                                           | 
|    M64/RESULT/S[31]                                 Fall  1.8590 0.0000                                                                           | 
|    M64/c[31]                                        Fall  1.8590 0.0000                                                                           | 
|    outReg/D[31]                                     Fall  1.8590 0.0000                                                                           | 
|    outReg/i_0_33/A2                   AND2_X1       Fall  1.8590 0.0000 0.0140          0.894119                                                  | 
|    outReg/i_0_33/ZN                   AND2_X1       Fall  1.8940 0.0350 0.0080 1.42572  1.14029  2.56601           1       100                    | 
|    outReg/Q_reg[31]/D                 DFF_X1        Fall  1.8940 0.0000 0.0080          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[31]/CK        DFF_X1        Rise  0.1970 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1970 2.1970 | 
| library setup check                       | -0.0320 2.1650 | 
| data required time                        |  2.1650        | 
|                                           |                | 
| data required time                        |  2.1650        | 
| data arrival time                         | -1.8940        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2720        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[42]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                        1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                         | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                        1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                        7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                        1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                      | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                        0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                         | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                         | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                        2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890             24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930                        1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260             0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                                         | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260                        2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170             0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170                        2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410             0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                                         | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                                         | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410                        2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240             0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240                        2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430             1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                                         | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                                         | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430                        2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250             0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250                        2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420             0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                                         | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                                         | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420                        2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250             0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250                        2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410             0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                                         | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                                         | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410                        2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170             0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170                        2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150             0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                                         | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                                         | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150                        2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140             0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                                         | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                                         | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140                        2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140             0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                                         | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                                         | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140                        2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140             0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                                         | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                                         | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140                        2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130             0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                                         | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                                         | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                                         | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130                        1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200             1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200                        1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130             0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130                        1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280             0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280                        3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130             0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130                        6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330             1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330                        3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130             0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130                        5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540             1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540                        6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                        5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460             0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460                        3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150             0.194465   6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150                        5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600             2.12047    11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X4       Rise  1.7050 0.0000 0.0600                        6.10536                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X4       Fall  1.7210 0.0160 0.0160             0.645015   3.44279  4.08781           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7210 0.0000 0.0160                        3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.7740 0.0530 0.0300             0.00753546 3.40189  3.40943           1       100                    | 
|    M64/RESULT/i_0/slo__c9/A           BUF_X4        Rise  1.7740 0.0000 0.0300                        3.40189                                                   | 
|    M64/RESULT/i_0/slo__c9/Z           BUF_X4        Rise  1.8070 0.0330 0.0140             1.16873    17.0038  18.1725           4       100                    | 
|    M64/RESULT/i_0/i_98/A              XOR2_X1       Rise  1.8070 0.0000 0.0140                        2.23214                                                   | 
|    M64/RESULT/i_0/i_98/Z              XOR2_X1       Rise  1.8530 0.0460 0.0210             0.357621   0.97463  1.33225           1       100                    | 
|    M64/RESULT/i_0/sum[42]                           Rise  1.8530 0.0000                                                                                         | 
|    M64/RESULT/S[42]                                 Rise  1.8530 0.0000                                                                                         | 
|    M64/c[42]                                        Rise  1.8530 0.0000                                                                                         | 
|    outReg/D[42]                                     Rise  1.8530 0.0000                                                                                         | 
|    outReg/i_0_44/A2                   AND2_X1       Rise  1.8530 0.0000 0.0210                        0.97463                                                   | 
|    outReg/i_0_44/ZN                   AND2_X1       Rise  1.8900 0.0370 0.0100             1.19447    1.14029  2.33476           1       100                    | 
|    outReg/Q_reg[42]/D                 DFF_X1        Rise  1.8910 0.0010 0.0100    0.0010              1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[42]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1910 0.0460 0.0250 13.2653  5.13864  18.404            6       100      F    K        | 
|    outReg/Q_reg[42]/CK        DFF_X1        Rise  0.1940 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0290 2.1650 | 
| data required time                        |  2.1650        | 
|                                           |                | 
| data required time                        |  2.1650        | 
| data arrival time                         | -1.8910        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2750        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[30]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                           | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                           | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100          2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930          1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                           | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260          2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170          2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410          2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240          2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430          2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250          2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420          2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170 0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170          2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150 0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                           | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                           | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150          2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140 0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                           | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                           | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140          2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140 0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                           | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                           | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140          2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140 0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                           | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                           | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140          2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130 0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                           | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130          1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200 1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200          1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130 0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130          1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280 0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280          3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130 0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130          6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330 1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330          3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130 0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130          5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540 1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540          6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160 2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160          5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460 0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X2       Rise  1.5810 0.0000 0.0460          3.44279                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X2       Fall  1.6020 0.0210 0.0150 0.194465 6.02656  6.22103           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6020 0.0000 0.0150          5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.7050 0.1030 0.0600 2.12047  11.6466  13.767            4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.7050 0.0000 0.0600          1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7440 0.0390 0.0260 0.55654  6.25843  6.81496           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7440 0.0000 0.0260          5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7770 0.0330 0.0210 21.782   5.48089  27.2628           3       100                    | 
|    M64/RESULT/i_0/i_56/A              XOR2_X1       Rise  1.7810 0.0040 0.0210          2.23214                                                   | 
|    M64/RESULT/i_0/i_56/Z              XOR2_X1       Rise  1.8300 0.0490 0.0210 0.686785 0.97463  1.66141           1       100                    | 
|    M64/RESULT/i_0/sum[30]                           Rise  1.8300 0.0000                                                                           | 
|    M64/RESULT/S[30]                                 Rise  1.8300 0.0000                                                                           | 
|    M64/c[30]                                        Rise  1.8300 0.0000                                                                           | 
|    outReg/D[30]                                     Rise  1.8300 0.0000                                                                           | 
|    outReg/i_0_32/A2                   AND2_X1       Rise  1.8300 0.0000 0.0210          0.97463                                                   | 
|    outReg/i_0_32/ZN                   AND2_X1       Rise  1.8690 0.0390 0.0130 2.05618  1.14029  3.19647           1       100                    | 
|    outReg/Q_reg[30]/D                 DFF_X1        Rise  1.8690 0.0000 0.0130          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1450 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1920 0.0470 0.0250 15.1011  10.2773  25.3784           12      100      F    K        | 
|    outReg/Q_reg[30]/CK        DFF_X1        Rise  0.1960 0.0040 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1960 2.1960 | 
| library setup check                       | -0.0300 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -1.8690        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2980        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[25]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                        1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                         | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                        1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                        7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                        1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                      | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                        0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.676333   4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                         | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                         | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                        2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890             24.8926    51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930                        1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260             0.896741   5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                                         | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260                        2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170             0.447742   2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170                        2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410             0.974976   5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                                         | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                                         | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410                        2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240             0.193804   2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240                        2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430             1.13819    5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                                         | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                                         | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430                        2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250             0.356856   2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250                        2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420             0.934988   5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                                         | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                                         | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420                        2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250             0.363599   2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250                        2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410             0.601442   5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                                         | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                                         | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410                        2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170             0.237844   2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170                        2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150             0.394263   3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                                         | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                                         | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150                        2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140             0.52289    3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                                         | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                                         | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140                        2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140             0.388489   3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                                         | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                                         | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140                        2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140             0.692787   3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                                         | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                                         | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140                        2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130             0.437255   3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                                         | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                                         | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                                         | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130                        1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200             1.06253    5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200                        1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130             0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130                        1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280             0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280                        3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130             0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130                        6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330             1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330                        3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130             0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130                        5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540             1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540                        6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                        5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460             0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_41/B1             AOI21_X1      Rise  1.5810 0.0000 0.0460                        1.647                                                     | 
|    M64/RESULT/i_0/i_41/ZN             AOI21_X1      Fall  1.6220 0.0410 0.0250             4.50971    3.93237  8.44209           2       100                    | 
|    M64/RESULT/i_0/i_40/A              INV_X1        Fall  1.6250 0.0030 0.0250    0.0020              1.54936                                                   | 
|    M64/RESULT/i_0/i_40/ZN             INV_X1        Rise  1.6440 0.0190 0.0100             0.00700092 1.67685  1.68385           1       100                    | 
|    M64/RESULT/i_0/i_39/B2             AOI21_X1      Rise  1.6440 0.0000 0.0100                        1.67685                                                   | 
|    M64/RESULT/i_0/i_39/ZN             AOI21_X1      Fall  1.6670 0.0230 0.0160             1.67548    3.84775  5.52323           2       100                    | 
|    M64/RESULT/i_0/i_37/B2             OAI22_X1      Fall  1.6670 0.0000 0.0160                        1.55047                                                   | 
|    M64/RESULT/i_0/i_37/ZN             OAI22_X1      Rise  1.7200 0.0530 0.0360             0.505471   2.57361  3.07908           1       100                    | 
|    M64/RESULT/i_0/i_36/B              XNOR2_X1      Rise  1.7200 0.0000 0.0360                        2.57361                                                   | 
|    M64/RESULT/i_0/i_36/ZN             XNOR2_X1      Rise  1.7700 0.0500 0.0270             2.59681    0.97463  3.57144           1       100                    | 
|    M64/RESULT/i_0/sum[25]                           Rise  1.7700 0.0000                                                                                         | 
|    M64/RESULT/S[25]                                 Rise  1.7700 0.0000                                                                                         | 
|    M64/c[25]                                        Rise  1.7700 0.0000                                                                                         | 
|    outReg/D[25]                                     Rise  1.7700 0.0000                                                                                         | 
|    outReg/i_0_27/A2                   AND2_X1       Rise  1.7700 0.0000 0.0270                        0.97463                                                   | 
|    outReg/i_0_27/ZN                   AND2_X1       Rise  1.8070 0.0370 0.0100             0.95627    1.14029  2.09656           1       100                    | 
|    outReg/Q_reg[25]/D                 DFF_X1        Rise  1.8070 0.0000 0.0100                        1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1850 0.0400 0.0200             8.55529  5.13864  13.6939           6       100      F    K        | 
|    outReg/Q_reg[25]/CK        DFF_X1        Rise  0.1860 0.0010 0.0200    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1860 2.1860 | 
| library setup check                       | -0.0290 2.1570 | 
| data required time                        |  2.1570        | 
|                                           |                | 
| data required time                        |  2.1570        | 
| data arrival time                         | -1.8070        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3510        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[24]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707   1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                        1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109     10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                         | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                        1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857    7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                        7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878    5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                        1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566    11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                      | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                        0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266    7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                         | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                         | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                        6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135    51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                        1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053    5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                         | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020              2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538   2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                        2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566   5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                         | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                         | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                        2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308   2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                        2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161    5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                         | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                         | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                        2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589    2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                        2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269    5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                         | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                         | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                        2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276   2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                        2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688   5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                         | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                         | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                        2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307   2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                        2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409   3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                         | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                         | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                        2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933   3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                         | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                         | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                        2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959   3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                         | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                         | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                        2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952   3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                         | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                         | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                        2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488    4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                         | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                         | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                         | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                        1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192    3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                        1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123   3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.2990 0.0000 0.0340                        1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3290 0.0300 0.0180             0.345321   3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3290 0.0000 0.0180                        3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3570 0.0280 0.0160             0.431278   8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3570 0.0000 0.0160                        6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3820 0.0250 0.0210             1.65212    7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Fall  1.3820 0.0000 0.0210                        3.31987                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Rise  1.4510 0.0690 0.0400             0.995519   6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Rise  1.4510 0.0000 0.0400                        6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4730 0.0220 0.0160             1.4038     9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Fall  1.4730 0.0000 0.0160                        5.83306                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Rise  1.5310 0.0580 0.0310             2.24358    6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Rise  1.5320 0.0010 0.0310                        6.02656                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Fall  1.5500 0.0180 0.0160             0.810862   7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_41/B1             AOI21_X1      Fall  1.5500 0.0000 0.0160                        1.44682                                                   | 
|    M64/RESULT/i_0/i_41/ZN             AOI21_X1      Rise  1.6130 0.0630 0.0530             4.50971    3.93237  8.44209           2       100                    | 
|    M64/RESULT/i_0/i_40/A              INV_X1        Rise  1.6250 0.0120 0.0530    0.0110              1.70023                                                   | 
|    M64/RESULT/i_0/i_40/ZN             INV_X1        Fall  1.6350 0.0100 0.0120             0.00700092 1.67685  1.68385           1       100                    | 
|    M64/RESULT/i_0/i_39/B2             AOI21_X1      Fall  1.6350 0.0000 0.0120                        1.40993                                                   | 
|    M64/RESULT/i_0/i_39/ZN             AOI21_X1      Rise  1.6870 0.0520 0.0390             1.67548    3.84775  5.52323           2       100                    | 
|    M64/RESULT/i_0/i_34/A              XOR2_X1       Rise  1.6870 0.0000 0.0390                        2.23214                                                   | 
|    M64/RESULT/i_0/i_34/Z              XOR2_X1       Rise  1.7430 0.0560 0.0250             1.53179    0.97463  2.50642           1       100                    | 
|    M64/RESULT/i_0/sum[24]                           Rise  1.7430 0.0000                                                                                         | 
|    M64/RESULT/S[24]                                 Rise  1.7430 0.0000                                                                                         | 
|    M64/c[24]                                        Rise  1.7430 0.0000                                                                                         | 
|    outReg/D[24]                                     Rise  1.7430 0.0000                                                                                         | 
|    outReg/i_0_26/A2                   AND2_X1       Rise  1.7430 0.0000 0.0250                        0.97463                                                   | 
|    outReg/i_0_26/ZN                   AND2_X1       Rise  1.7810 0.0380 0.0110             1.52549    1.14029  2.66578           1       100                    | 
|    outReg/Q_reg[24]/D                 DFF_X1        Rise  1.7810 0.0000 0.0110                        1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1850 0.0400 0.0200             8.55529  5.13864  13.6939           6       100      F    K        | 
|    outReg/Q_reg[24]/CK        DFF_X1        Rise  0.1850 0.0000 0.0200    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1850 2.1850 | 
| library setup check                       | -0.0300 2.1550 | 
| data required time                        |  2.1550        | 
|                                           |                | 
| data required time                        |  2.1550        | 
| data arrival time                         | -1.7810        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3750        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[23]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890             24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260             0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170             0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410             0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240             0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430             1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250             0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420             0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250             0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410             0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170             0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150             0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140             0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140             0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140             0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130             0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200             1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460             0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_41/B1             AOI21_X1      Rise  1.5810 0.0000 0.0460                      1.647                                                     | 
|    M64/RESULT/i_0/i_41/ZN             AOI21_X1      Fall  1.6220 0.0410 0.0250             4.50971  3.93237  8.44209           2       100                    | 
|    M64/RESULT/i_0/i_33/A              XOR2_X1       Fall  1.6250 0.0030 0.0250    0.0020            2.18123                                                   | 
|    M64/RESULT/i_0/i_33/Z              XOR2_X1       Fall  1.6830 0.0580 0.0170             0.891123 0.97463  1.86575           1       100                    | 
|    M64/RESULT/i_0/sum[23]                           Fall  1.6830 0.0000                                                                                       | 
|    M64/RESULT/S[23]                                 Fall  1.6830 0.0000                                                                                       | 
|    M64/c[23]                                        Fall  1.6830 0.0000                                                                                       | 
|    outReg/D[23]                                     Fall  1.6830 0.0000                                                                                       | 
|    outReg/i_0_25/A2                   AND2_X1       Fall  1.6830 0.0000 0.0170                      0.894119                                                  | 
|    outReg/i_0_25/ZN                   AND2_X1       Fall  1.7190 0.0360 0.0080             1.10616  1.14029  2.24645           1       100                    | 
|    outReg/Q_reg[23]/D                 DFF_X1        Fall  1.7190 0.0000 0.0080                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1910 0.0460 0.0250 13.2653  5.13864  18.404            6       100      F    K        | 
|    outReg/Q_reg[23]/CK        DFF_X1        Rise  0.1930 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0320 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -1.7190        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.4430        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[22]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890             24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260             0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170             0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410             0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240             0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430             1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250             0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420             0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250             0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410             0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170             0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150             0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140             0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140             0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140             0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130             0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200             1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0540                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.24358  6.02656  8.27015           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5810 0.0880 0.0460             0.810862 7.32194  8.1328            3       100                    | 
|    M64/RESULT/i_0/i_32/A              XOR2_X1       Rise  1.5810 0.0000 0.0460                      2.23214                                                   | 
|    M64/RESULT/i_0/i_32/Z              XOR2_X1       Rise  1.6530 0.0720 0.0390             4.49248  0.97463  5.46711           1       100                    | 
|    M64/RESULT/i_0/sum[22]                           Rise  1.6530 0.0000                                                                                       | 
|    M64/RESULT/S[22]                                 Rise  1.6530 0.0000                                                                                       | 
|    M64/c[22]                                        Rise  1.6530 0.0000                                                                                       | 
|    outReg/D[22]                                     Rise  1.6530 0.0000                                                                                       | 
|    outReg/i_0_24/A2                   AND2_X1       Rise  1.6610 0.0080 0.0390    0.0080            0.97463                                                   | 
|    outReg/i_0_24/ZN                   AND2_X1       Rise  1.7010 0.0400 0.0100             0.908294 1.14029  2.04858           1       100                    | 
|    outReg/Q_reg[22]/D                 DFF_X1        Rise  1.7010 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1450 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1910 0.0460 0.0250 13.2653  5.13864  18.404            6       100      F    K        | 
|    outReg/Q_reg[22]/CK        DFF_X1        Rise  0.1920 0.0010 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -1.7010        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.4630        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[21]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.2990 0.0000 0.0340                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3290 0.0300 0.0180             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3290 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3570 0.0280 0.0160             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3570 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3820 0.0250 0.0210             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Fall  1.3820 0.0000 0.0210                      3.31987                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Rise  1.4510 0.0690 0.0400             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Rise  1.4510 0.0000 0.0400                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4730 0.0220 0.0160             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_29/B1             AOI21_X1      Fall  1.4730 0.0000 0.0160                      1.44682                                                   | 
|    M64/RESULT/i_0/i_29/ZN             AOI21_X1      Rise  1.5180 0.0450 0.0360             0.890075 3.93237  4.82245           2       100                    | 
|    M64/RESULT/i_0/i_28/A              INV_X1        Rise  1.5180 0.0000 0.0360                      1.70023                                                   | 
|    M64/RESULT/i_0/i_28/ZN             INV_X1        Fall  1.5290 0.0110 0.0100             0.228913 1.67685  1.90577           1       100                    | 
|    M64/RESULT/i_0/i_27/B2             AOI21_X1      Fall  1.5290 0.0000 0.0100                      1.40993                                                   | 
|    M64/RESULT/i_0/i_27/ZN             AOI21_X1      Rise  1.5950 0.0660 0.0530             4.59032  3.84775  8.43808           2       100                    | 
|    M64/RESULT/i_0/i_25/B2             OAI22_X1      Rise  1.5950 0.0000 0.0530                      1.61561                                                   | 
|    M64/RESULT/i_0/i_25/ZN             OAI22_X1      Fall  1.6300 0.0350 0.0180             0.591277 2.57361  3.16488           1       100                    | 
|    M64/RESULT/i_0/i_24/B              XNOR2_X1      Fall  1.6300 0.0000 0.0180                      2.36817                                                   | 
|    M64/RESULT/i_0/i_24/ZN             XNOR2_X1      Fall  1.6720 0.0420 0.0140             0.503399 0.97463  1.47803           1       100                    | 
|    M64/RESULT/i_0/sum[21]                           Fall  1.6720 0.0000                                                                                       | 
|    M64/RESULT/S[21]                                 Fall  1.6720 0.0000                                                                                       | 
|    M64/c[21]                                        Fall  1.6720 0.0000                                                                                       | 
|    outReg/D[21]                                     Fall  1.6720 0.0000                                                                                       | 
|    outReg/i_0_23/A2                   AND2_X1       Fall  1.6720 0.0000 0.0140                      0.894119                                                  | 
|    outReg/i_0_23/ZN                   AND2_X1       Fall  1.7060 0.0340 0.0070             0.784565 1.14029  1.92485           1       100                    | 
|    outReg/Q_reg[21]/D                 DFF_X1        Fall  1.7060 0.0000 0.0070                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1450 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1980 0.0530 0.0280 5.66069  5.13864  10.7993           6       100      F    K        | 
|    outReg/Q_reg[21]/CK        DFF_X1        Rise  0.1990 0.0010 0.0280          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1990 2.1990 | 
| library setup check                       | -0.0300 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -1.7060        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.4640        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[20]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.2990 0.0000 0.0340                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3290 0.0300 0.0180             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3290 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3570 0.0280 0.0160             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3570 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3820 0.0250 0.0210             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Fall  1.3820 0.0000 0.0210                      3.31987                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Rise  1.4510 0.0690 0.0400             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Rise  1.4510 0.0000 0.0400                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4730 0.0220 0.0160             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_29/B1             AOI21_X1      Fall  1.4730 0.0000 0.0160                      1.44682                                                   | 
|    M64/RESULT/i_0/i_29/ZN             AOI21_X1      Rise  1.5180 0.0450 0.0360             0.890075 3.93237  4.82245           2       100                    | 
|    M64/RESULT/i_0/i_28/A              INV_X1        Rise  1.5180 0.0000 0.0360                      1.70023                                                   | 
|    M64/RESULT/i_0/i_28/ZN             INV_X1        Fall  1.5290 0.0110 0.0100             0.228913 1.67685  1.90577           1       100                    | 
|    M64/RESULT/i_0/i_27/B2             AOI21_X1      Fall  1.5290 0.0000 0.0100                      1.40993                                                   | 
|    M64/RESULT/i_0/i_27/ZN             AOI21_X1      Rise  1.5950 0.0660 0.0530             4.59032  3.84775  8.43808           2       100                    | 
|    M64/RESULT/i_0/i_22/A              XOR2_X1       Rise  1.5950 0.0000 0.0530                      2.23214                                                   | 
|    M64/RESULT/i_0/i_22/Z              XOR2_X1       Rise  1.6480 0.0530 0.0210             0.70154  0.97463  1.67617           1       100                    | 
|    M64/RESULT/i_0/sum[20]                           Rise  1.6480 0.0000                                                                                       | 
|    M64/RESULT/S[20]                                 Rise  1.6480 0.0000                                                                                       | 
|    M64/c[20]                                        Rise  1.6480 0.0000                                                                                       | 
|    outReg/D[20]                                     Rise  1.6480 0.0000                                                                                       | 
|    outReg/i_0_22/A2                   AND2_X1       Rise  1.6480 0.0000 0.0210                      0.97463                                                   | 
|    outReg/i_0_22/ZN                   AND2_X1       Rise  1.6870 0.0390 0.0120             1.99286  1.14029  3.13315           1       100                    | 
|    outReg/Q_reg[20]/D                 DFF_X1        Rise  1.6880 0.0010 0.0120    0.0010            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1450 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1980 0.0530 0.0280 5.66069  5.13864  10.7993           6       100      F    K        | 
|    outReg/Q_reg[20]/CK        DFF_X1        Rise  0.1990 0.0010 0.0280          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1990 2.1990 | 
| library setup check                       | -0.0290 2.1700 | 
| data required time                        |  2.1700        | 
|                                           |                | 
| data required time                        |  2.1700        | 
| data arrival time                         | -1.6880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.4830        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[17]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.2990 0.0000 0.0340                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3290 0.0300 0.0180             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3290 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3570 0.0280 0.0160             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3570 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3820 0.0250 0.0210             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_17/B1             AOI21_X1      Fall  1.3820 0.0000 0.0210                      1.44682                                                   | 
|    M64/RESULT/i_0/i_17/ZN             AOI21_X1      Rise  1.4290 0.0470 0.0360             0.829772 3.93237  4.76215           2       100                    | 
|    M64/RESULT/i_0/i_16/A              INV_X1        Rise  1.4290 0.0000 0.0360                      1.70023                                                   | 
|    M64/RESULT/i_0/i_16/ZN             INV_X1        Fall  1.4400 0.0110 0.0100             0.469237 1.67685  2.14609           1       100                    | 
|    M64/RESULT/i_0/i_15/B2             AOI21_X1      Fall  1.4400 0.0000 0.0100                      1.40993                                                   | 
|    M64/RESULT/i_0/i_15/ZN             AOI21_X1      Rise  1.4910 0.0510 0.0400             1.77147  3.84775  5.61922           2       100                    | 
|    M64/RESULT/i_0/i_13/B2             OAI22_X1      Rise  1.4910 0.0000 0.0400                      1.61561                                                   | 
|    M64/RESULT/i_0/i_13/ZN             OAI22_X1      Fall  1.5240 0.0330 0.0180             0.757472 2.57361  3.33108           1       100                    | 
|    M64/RESULT/i_0/i_12/B              XNOR2_X1      Fall  1.5240 0.0000 0.0180                      2.36817                                                   | 
|    M64/RESULT/i_0/i_12/ZN             XNOR2_X1      Rise  1.5860 0.0620 0.0420             5.81466  0.97463  6.78929           1       100                    | 
|    M64/RESULT/i_0/sum[17]                           Rise  1.5860 0.0000                                                                                       | 
|    M64/RESULT/S[17]                                 Rise  1.5860 0.0000                                                                                       | 
|    M64/c[17]                                        Rise  1.5860 0.0000                                                                                       | 
|    outReg/D[17]                                     Rise  1.5860 0.0000                                                                                       | 
|    outReg/i_0_19/A2                   AND2_X1       Rise  1.6120 0.0260 0.0420    0.0260            0.97463                                                   | 
|    outReg/i_0_19/ZN                   AND2_X1       Rise  1.6540 0.0420 0.0110             1.44952  1.14029  2.58981           1       100                    | 
|    outReg/Q_reg[17]/D                 DFF_X1        Rise  1.6540 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1450 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1980 0.0530 0.0280 5.66069  5.13864  10.7993           6       100      F    K        | 
|    outReg/Q_reg[17]/CK        DFF_X1        Rise  0.1990 0.0010 0.0280          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1990 2.1990 | 
| library setup check                       | -0.0290 2.1700 | 
| data required time                        |  2.1700        | 
|                                           |                | 
| data required time                        |  2.1700        | 
| data arrival time                         | -1.6540        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5170        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[16]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.2990 0.0000 0.0340                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3290 0.0300 0.0180             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3290 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3570 0.0280 0.0160             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3570 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3820 0.0250 0.0210             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_17/B1             AOI21_X1      Fall  1.3820 0.0000 0.0210                      1.44682                                                   | 
|    M64/RESULT/i_0/i_17/ZN             AOI21_X1      Rise  1.4290 0.0470 0.0360             0.829772 3.93237  4.76215           2       100                    | 
|    M64/RESULT/i_0/i_16/A              INV_X1        Rise  1.4290 0.0000 0.0360                      1.70023                                                   | 
|    M64/RESULT/i_0/i_16/ZN             INV_X1        Fall  1.4400 0.0110 0.0100             0.469237 1.67685  2.14609           1       100                    | 
|    M64/RESULT/i_0/i_15/B2             AOI21_X1      Fall  1.4400 0.0000 0.0100                      1.40993                                                   | 
|    M64/RESULT/i_0/i_15/ZN             AOI21_X1      Rise  1.4910 0.0510 0.0400             1.77147  3.84775  5.61922           2       100                    | 
|    M64/RESULT/i_0/i_10/A              XOR2_X1       Rise  1.4910 0.0000 0.0400                      2.23214                                                   | 
|    M64/RESULT/i_0/i_10/Z              XOR2_X1       Rise  1.5700 0.0790 0.0460             5.87281  0.97463  6.84744           1       100                    | 
|    M64/RESULT/i_0/sum[16]                           Rise  1.5700 0.0000                                                                                       | 
|    M64/RESULT/S[16]                                 Rise  1.5700 0.0000                                                                                       | 
|    M64/c[16]                                        Rise  1.5700 0.0000                                                                                       | 
|    outReg/D[16]                                     Rise  1.5700 0.0000                                                                                       | 
|    outReg/i_0_18/A2                   AND2_X1       Rise  1.5890 0.0190 0.0460    0.0190            0.97463                                                   | 
|    outReg/i_0_18/ZN                   AND2_X1       Rise  1.6330 0.0440 0.0120             2.03174  1.14029  3.17203           1       100                    | 
|    outReg/Q_reg[16]/D                 DFF_X1        Rise  1.6330 0.0000 0.0120                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1450 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1980 0.0530 0.0280 5.66069  5.13864  10.7993           6       100      F    K        | 
|    outReg/Q_reg[16]/CK        DFF_X1        Rise  0.1980 0.0000 0.0280          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0290 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -1.6330        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5370        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[19]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.2990 0.0000 0.0340                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3290 0.0300 0.0180             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3290 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3570 0.0280 0.0160             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3570 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3820 0.0250 0.0210             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Fall  1.3820 0.0000 0.0210                      3.31987                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Rise  1.4510 0.0690 0.0400             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Rise  1.4510 0.0000 0.0400                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4730 0.0220 0.0160             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_29/B1             AOI21_X1      Fall  1.4730 0.0000 0.0160                      1.44682                                                   | 
|    M64/RESULT/i_0/i_29/ZN             AOI21_X1      Rise  1.5180 0.0450 0.0360             0.890075 3.93237  4.82245           2       100                    | 
|    M64/RESULT/i_0/i_21/A              XOR2_X1       Rise  1.5180 0.0000 0.0360                      2.23214                                                   | 
|    M64/RESULT/i_0/i_21/Z              XOR2_X1       Rise  1.5900 0.0720 0.0400             4.60982  0.97463  5.58445           1       100                    | 
|    M64/RESULT/i_0/sum[19]                           Rise  1.5900 0.0000                                                                                       | 
|    M64/RESULT/S[19]                                 Rise  1.5900 0.0000                                                                                       | 
|    M64/c[19]                                        Rise  1.5900 0.0000                                                                                       | 
|    outReg/D[19]                                     Rise  1.5900 0.0000                                                                                       | 
|    outReg/i_0_21/A2                   AND2_X1       Rise  1.5920 0.0020 0.0400    0.0020            0.97463                                                   | 
|    outReg/i_0_21/ZN                   AND2_X1       Rise  1.6320 0.0400 0.0100             0.837122 1.14029  1.97741           1       100                    | 
|    outReg/Q_reg[19]/D                 DFF_X1        Rise  1.6320 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1450 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1980 0.0530 0.0280 5.66069  5.13864  10.7993           6       100      F    K        | 
|    outReg/Q_reg[19]/CK        DFF_X1        Rise  0.1990 0.0010 0.0280          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1990 2.1990 | 
| library setup check                       | -0.0280 2.1710 | 
| data required time                        |  2.1710        | 
|                                           |                | 
| data required time                        |  2.1710        | 
| data arrival time                         | -1.6320        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5400        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[18]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890             24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260             0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170             0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410             0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240             0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430             1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250             0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420             0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250             0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410             0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9090 0.0280 0.0170             0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9090 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9560 0.0470 0.0150             0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9560 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9560 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0180 0.0620 0.0140             0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0180 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0180 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0790 0.0610 0.0140             0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0790 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0790 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1410 0.0620 0.0140             0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1410 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1410 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2020 0.0610 0.0130             0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2020 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2020 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2330 0.0310 0.0200             1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2330 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2570 0.0240 0.0130             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2570 0.0000 0.0130                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2840 0.0270 0.0280             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2840 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3090 0.0250 0.0130             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3090 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3570 0.0480 0.0330             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3570 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3770 0.0200 0.0130             0.995519 6.02656  7.02208           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3770 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0960 0.0540             1.4038   9.98512  11.3889           3       100                    | 
|    M64/RESULT/i_0/i_20/A              XNOR2_X1      Rise  1.4730 0.0000 0.0540                      2.23275                                                   | 
|    M64/RESULT/i_0/i_20/ZN             XNOR2_X1      Rise  1.5300 0.0570 0.0330             3.89247  0.97463  4.8671            1       100                    | 
|    M64/RESULT/i_0/sum[18]                           Rise  1.5300 0.0000                                                                                       | 
|    M64/RESULT/S[18]                                 Rise  1.5300 0.0000                                                                                       | 
|    M64/c[18]                                        Rise  1.5300 0.0000                                                                                       | 
|    outReg/D[18]                                     Rise  1.5300 0.0000                                                                                       | 
|    outReg/i_0_20/A2                   AND2_X1       Rise  1.5360 0.0060 0.0330    0.0060            0.97463                                                   | 
|    outReg/i_0_20/ZN                   AND2_X1       Rise  1.5810 0.0450 0.0140             3.13134  1.14029  4.27163           1       100                    | 
|    outReg/Q_reg[18]/D                 DFF_X1        Rise  1.5820 0.0010 0.0140    0.0010            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330 29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210 0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120 17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1450 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1980 0.0530 0.0280 5.66069  5.13864  10.7993           6       100      F    K        | 
|    outReg/Q_reg[18]/CK        DFF_X1        Rise  0.1990 0.0010 0.0280          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1990 2.1990 | 
| library setup check                       | -0.0290 2.1700 | 
| data required time                        |  2.1700        | 
|                                           |                | 
| data required time                        |  2.1700        | 
| data arrival time                         | -1.5820        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5890        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[15]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.2990 0.0000 0.0340                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3290 0.0300 0.0180             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3290 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3570 0.0280 0.0160             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3570 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3820 0.0250 0.0210             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_17/B1             AOI21_X1      Fall  1.3820 0.0000 0.0210                      1.44682                                                   | 
|    M64/RESULT/i_0/i_17/ZN             AOI21_X1      Rise  1.4290 0.0470 0.0360             0.829772 3.93237  4.76215           2       100                    | 
|    M64/RESULT/i_0/i_9/A               XOR2_X1       Rise  1.4290 0.0000 0.0360                      2.23214                                                   | 
|    M64/RESULT/i_0/i_9/Z               XOR2_X1       Rise  1.5020 0.0730 0.0410             4.98446  0.97463  5.95909           1       100                    | 
|    M64/RESULT/i_0/sum[15]                           Rise  1.5020 0.0000                                                                                       | 
|    M64/RESULT/S[15]                                 Rise  1.5020 0.0000                                                                                       | 
|    M64/c[15]                                        Rise  1.5020 0.0000                                                                                       | 
|    outReg/D[15]                                     Rise  1.5020 0.0000                                                                                       | 
|    outReg/i_0_17/A2                   AND2_X1       Rise  1.5020 0.0000 0.0410                      0.97463                                                   | 
|    outReg/i_0_17/ZN                   AND2_X1       Rise  1.5430 0.0410 0.0100             1.2611   1.14029  2.40139           1       100                    | 
|    outReg/Q_reg[15]/D                 DFF_X1        Rise  1.5430 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960 0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[15]/CK        DFF_X1        Rise  0.1960 0.0000 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1960 2.1960 | 
| library setup check                       | -0.0290 2.1670 | 
| data required time                        |  2.1670        | 
|                                           |                | 
| data required time                        |  2.1670        | 
| data arrival time                         | -1.5430        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.6250        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[14]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.2990 0.0000 0.0340                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3290 0.0300 0.0180             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3290 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3570 0.0280 0.0160             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3570 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3820 0.0250 0.0210             1.65212  7.32194  8.97406           3       100                    | 
|    M64/RESULT/i_0/i_8/A               XOR2_X1       Fall  1.3820 0.0000 0.0210                      2.18123                                                   | 
|    M64/RESULT/i_0/i_8/Z               XOR2_X1       Fall  1.4440 0.0620 0.0180             4.47268  0.97463  5.44731           1       100                    | 
|    M64/RESULT/i_0/sum[14]                           Fall  1.4440 0.0000                                                                                       | 
|    M64/RESULT/S[14]                                 Fall  1.4440 0.0000                                                                                       | 
|    M64/c[14]                                        Fall  1.4440 0.0000                                                                                       | 
|    outReg/D[14]                                     Fall  1.4440 0.0000                                                                                       | 
|    outReg/i_0_16/A2                   AND2_X1       Fall  1.4450 0.0010 0.0180    0.0010            0.894119                                                  | 
|    outReg/i_0_16/ZN                   AND2_X1       Fall  1.4840 0.0390 0.0080             2.55525  1.14029  3.69554           1       100                    | 
|    outReg/Q_reg[14]/D                 DFF_X1        Fall  1.4850 0.0010 0.0080    0.0010            1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960 0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[14]/CK        DFF_X1        Rise  0.1960 0.0000 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1960 2.1960 | 
| library setup check                       | -0.0320 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -1.4850        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.6800        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[13]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.2990 0.0000 0.0340                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3290 0.0300 0.0180             0.345321 3.45099  3.79631           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3290 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3570 0.0280 0.0160             0.431278 8.7138   9.14508           2       100                    | 
|    M64/RESULT/i_0/i_6/A               XOR2_X1       Rise  1.3570 0.0000 0.0160                      2.23214                                                   | 
|    M64/RESULT/i_0/i_6/Z               XOR2_X1       Rise  1.4290 0.0720 0.0440             5.4169   0.97463  6.39153           1       100                    | 
|    M64/RESULT/i_0/sum[13]                           Rise  1.4290 0.0000                                                                                       | 
|    M64/RESULT/S[13]                                 Rise  1.4290 0.0000                                                                                       | 
|    M64/c[13]                                        Rise  1.4290 0.0000                                                                                       | 
|    outReg/D[13]                                     Rise  1.4290 0.0000                                                                                       | 
|    outReg/i_0_15/A2                   AND2_X1       Rise  1.4380 0.0090 0.0440    0.0090            0.97463                                                   | 
|    outReg/i_0_15/ZN                   AND2_X1       Rise  1.4830 0.0450 0.0130             2.3874   1.14029  3.52769           1       100                    | 
|    outReg/Q_reg[13]/D                 DFF_X1        Rise  1.4840 0.0010 0.0130    0.0010            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960 0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[13]/CK        DFF_X1        Rise  0.1960 0.0000 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1960 2.1960 | 
| library setup check                       | -0.0300 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -1.4840        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.6830        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[12]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2520 0.0000 0.0150                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.2990 0.0470 0.0340             0.540123 3.90347  4.44359           2       100                    | 
|    M64/RESULT/i_0/i_4/A               XNOR2_X1      Rise  1.2990 0.0000 0.0340                      2.23275                                                   | 
|    M64/RESULT/i_0/i_4/ZN              XNOR2_X1      Rise  1.3510 0.0520 0.0320             3.53699  0.97463  4.51162           1       100                    | 
|    M64/RESULT/i_0/sum[12]                           Rise  1.3510 0.0000                                                                                       | 
|    M64/RESULT/S[12]                                 Rise  1.3510 0.0000                                                                                       | 
|    M64/c[12]                                        Rise  1.3510 0.0000                                                                                       | 
|    outReg/D[12]                                     Rise  1.3510 0.0000                                                                                       | 
|    outReg/i_0_14/A2                   AND2_X1       Rise  1.3590 0.0080 0.0320    0.0080            0.97463                                                   | 
|    outReg/i_0_14/ZN                   AND2_X1       Rise  1.3950 0.0360 0.0080             0.287843 1.14029  1.42813           1       100                    | 
|    outReg/Q_reg[12]/D                 DFF_X1        Rise  1.3950 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090  0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440  0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460  0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960  0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[12]/CK        DFF_X1        Rise  0.1950 -0.0010 0.0240    -0.0010           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0280 2.1670 | 
| data required time                        |  2.1670        | 
|                                           |                | 
| data required time                        |  2.1670        | 
| data arrival time                         | -1.3950        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.7730        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[11]/D 
  
 Path Start Point : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240                      0.949653                                    F             | 
|    inRegA/Q_reg[6]/Q                  DFF_X1        Rise  0.3170 0.1110 0.0240             1.55266  7.90977  9.46243           2       100      F             | 
|    inRegA/Q[6]                                      Rise  0.3170 0.0000                                                                                       | 
|    M64/a[6]                                         Rise  0.3170 0.0000                                                                                       | 
|    M64/i_0_0_13/A                     INV_X4        Rise  0.3170 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_13/ZN                    INV_X4        Fall  0.3550 0.0380 0.0240             29.6135  51.1917  80.8052           31      100                    | 
|    M64/i_0_0_204/A2                   NOR2_X1       Fall  0.3870 0.0320 0.0440                      1.56385                                                   | 
|    M64/i_0_0_204/ZN                   NOR2_X1       Rise  0.4540 0.0670 0.0390             1.10053  5.49384  6.59436           3       100                    | 
|    M64/A1_2/in3[11]                                 Rise  0.4540 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/A                 XNOR2_X1      Rise  0.4560 0.0020 0.0390    0.0020            2.23275                                                   | 
|    M64/A1_2/i_0_110/ZN                XNOR2_X1      Rise  0.5050 0.0490 0.0250             0.315538 2.57361  2.88915           1       100                    | 
|    M64/A1_2/i_0_109/B                 XNOR2_X1      Rise  0.5050 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN                XNOR2_X1      Rise  0.5590 0.0540 0.0400             0.727566 5.49384  6.2214            3       100                    | 
|    M64/A1_2/sum[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                                 Rise  0.5590 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A                 XNOR2_X1      Rise  0.5590 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6090 0.0500 0.0240             0.273308 2.57361  2.84692           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X1      Rise  0.6090 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X1      Rise  0.6650 0.0560 0.0440             1.31161  5.8097   7.12131           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6650 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6650 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7140 0.0490 0.0250             0.30589  2.57361  2.8795            1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X1      Rise  0.7680 0.0540 0.0410             0.66269  5.8097   6.47239           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7680 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7680 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8170 0.0490 0.0240             0.117276 2.57361  2.69088           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8170 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8710 0.0540 0.0410             0.726688 5.8097   6.53639           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8710 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8710 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9200 0.0490 0.0240             0.280307 2.57361  2.85391           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9200 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9680 0.0480 0.0280             0.392409 3.38608  3.77849           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9680 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9680 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0290 0.0610 0.0320             0.495933 3.38608  3.88202           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X1       Rise  1.0290 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X1       Rise  1.0910 0.0620 0.0320             0.578959 3.38608  3.96504           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.0910 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.0910 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1530 0.0620 0.0320             0.519952 3.38608  3.90603           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2240 0.0710 0.0400             0.78488  4.88744  5.67232           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2240 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2520 0.0280 0.0150             1.38192  3.34757  4.72949           2       100                    | 
|    M64/RESULT/i_0/i_3/A               OAI21_X1      Fall  1.2520 0.0000 0.0150                      1.51857                                                   | 
|    M64/RESULT/i_0/i_3/ZN              OAI21_X1      Rise  1.2790 0.0270 0.0250             0.692231 2.41145  3.10368           1       100                    | 
|    M64/RESULT/i_0/i_2/B               XOR2_X1       Rise  1.2790 0.0000 0.0250                      2.36355                                                   | 
|    M64/RESULT/i_0/i_2/Z               XOR2_X1       Rise  1.3450 0.0660 0.0370             4.01752  0.97463  4.99215           1       100                    | 
|    M64/RESULT/i_0/sum[11]                           Rise  1.3450 0.0000                                                                                       | 
|    M64/RESULT/S[11]                                 Rise  1.3450 0.0000                                                                                       | 
|    M64/c[11]                                        Rise  1.3450 0.0000                                                                                       | 
|    outReg/D[11]                                     Rise  1.3450 0.0000                                                                                       | 
|    outReg/i_0_13/A2                   AND2_X1       Rise  1.3480 0.0030 0.0370    0.0030            0.97463                                                   | 
|    outReg/i_0_13/ZN                   AND2_X1       Rise  1.3910 0.0430 0.0120             1.98637  1.14029  3.12666           1       100                    | 
|    outReg/Q_reg[11]/D                 DFF_X1        Rise  1.3920 0.0010 0.0120    0.0010            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960 0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[11]/CK        DFF_X1        Rise  0.1960 0.0000 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1960 2.1960 | 
| library setup check                       | -0.0290 2.1670 | 
| data required time                        |  2.1670        | 
|                                           |                | 
| data required time                        |  2.1670        | 
| data arrival time                         | -1.3920        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.7760        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[10]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100 0.676333 4.90224  5.57857           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                           | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                           | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100          2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4050 0.1010 0.0890 24.8926  51.1917  76.0843           31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4320 0.0270 0.0930          1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4610 0.0290 0.0260 0.896741 5.49384  6.39058           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4610 0.0000                                                                           | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4610 0.0000 0.0260          2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5090 0.0480 0.0170 0.447742 2.57361  3.02135           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5090 0.0000 0.0170          2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5690 0.0600 0.0410 0.974976 5.49384  6.46881           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/in3[10]                                 Rise  0.5690 0.0000                                                                           | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5690 0.0000 0.0410          2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6190 0.0500 0.0240 0.193804 2.57361  2.76741           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6190 0.0000 0.0240          2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6740 0.0550 0.0430 1.13819  5.8097   6.94789           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/in1[10]                                 Rise  0.6740 0.0000                                                                           | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6740 0.0000 0.0430          2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7230 0.0490 0.0250 0.356856 2.57361  2.93046           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7230 0.0000 0.0250          2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7780 0.0550 0.0420 0.934988 5.8097   6.74469           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/in1[10]                                 Rise  0.7780 0.0000                                                                           | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7780 0.0000 0.0420          2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8270 0.0490 0.0250 0.363599 2.57361  2.93721           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8270 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8810 0.0540 0.0410 0.601442 5.8097   6.41114           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/in1[10]                                 Rise  0.8810 0.0000                                                                           | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8810 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Rise  0.9300 0.0490 0.0240 0.237844 2.57361  2.81145           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Rise  0.9300 0.0000 0.0240          2.57361                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Rise  0.9780 0.0480 0.0280 0.394263 3.38608  3.78035           2       100                    | 
|    M64/A5_1/sum[10]                                 Rise  0.9780 0.0000                                                                           | 
|    M64/A6/in1[10]                                   Rise  0.9780 0.0000                                                                           | 
|    M64/A6/i_0_145/B                   XOR2_X1       Rise  0.9780 0.0000 0.0280          2.36355                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Rise  1.0390 0.0610 0.0320 0.52289  3.38608  3.90897           2       100                    | 
|    M64/A6/sum[10]                                   Rise  1.0390 0.0000                                                                           | 
|    M64/A7/in1[10]                                   Rise  1.0390 0.0000                                                                           | 
|    M64/A7/i_0_141/B                   XOR2_X1       Rise  1.0390 0.0000 0.0320          2.36355                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Rise  1.1000 0.0610 0.0310 0.388489 3.38608  3.77457           2       100                    | 
|    M64/A7/sum[10]                                   Rise  1.1000 0.0000                                                                           | 
|    M64/A8/in1[10]                                   Rise  1.1000 0.0000                                                                           | 
|    M64/A8/i_0_121/B                   XOR2_X1       Rise  1.1000 0.0000 0.0310          2.36355                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Rise  1.1620 0.0620 0.0330 0.692787 3.38608  4.07887           2       100                    | 
|    M64/A8/sum[10]                                   Rise  1.1620 0.0000                                                                           | 
|    M64/A9/in1[10]                                   Rise  1.1620 0.0000                                                                           | 
|    M64/A9/i_0_57/B                    XOR2_X1       Rise  1.1620 0.0000 0.0330          2.36355                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Rise  1.2230 0.0610 0.0310 0.437255 3.23609  3.67335           2       100                    | 
|    M64/A9/sum[10]                                   Rise  1.2230 0.0000                                                                           | 
|    M64/RESULT/a[10]                                 Rise  1.2230 0.0000                                                                           | 
|    M64/RESULT/i_0/a[10]                             Rise  1.2230 0.0000                                                                           | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Rise  1.2230 0.0000 0.0310          1.6642                                                    | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Fall  1.2530 0.0300 0.0170 1.06253  5.54986  6.61239           3       100                    | 
|    M64/RESULT/i_0/i_1/A               OAI21_X1      Fall  1.2530 0.0000 0.0170          1.51857                                                   | 
|    M64/RESULT/i_0/i_1/ZN              OAI21_X1      Rise  1.2790 0.0260 0.0220 0.796526 1.70023  2.49676           1       100                    | 
|    M64/RESULT/i_0/i_0/A               INV_X1        Rise  1.2790 0.0000 0.0220          1.70023                                                   | 
|    M64/RESULT/i_0/i_0/ZN              INV_X1        Fall  1.2900 0.0110 0.0080 1.57546  0.97463  2.55009           1       100                    | 
|    M64/RESULT/i_0/sum[10]                           Fall  1.2900 0.0000                                                                           | 
|    M64/RESULT/S[10]                                 Fall  1.2900 0.0000                                                                           | 
|    M64/c[10]                                        Fall  1.2900 0.0000                                                                           | 
|    outReg/D[10]                                     Fall  1.2900 0.0000                                                                           | 
|    outReg/i_0_12/A2                   AND2_X1       Fall  1.2900 0.0000 0.0080          0.894119                                                  | 
|    outReg/i_0_12/ZN                   AND2_X1       Fall  1.3210 0.0310 0.0070 1.08871  1.14029  2.229             1       100                    | 
|    outReg/Q_reg[10]/D                 DFF_X1        Fall  1.3210 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960 0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[10]/CK        DFF_X1        Rise  0.1960 0.0000 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1960 2.1960 | 
| library setup check                       | -0.0320 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -1.3210        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.8440        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[9]/D 
  
 Path Start Point : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[2]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[2]/Q                  DFF_X1        Rise  0.3120 0.1020 0.0160             0.658925 4.90224  5.56116           2       100      F             | 
|    inRegA/Q[2]                                      Rise  0.3120 0.0000                                                                                       | 
|    M64/a[2]                                         Rise  0.3120 0.0000                                                                                       | 
|    M64/i_0_0_5/A                      INV_X2        Rise  0.3120 0.0000 0.0160                      3.25089                                                   | 
|    M64/i_0_0_5/ZN                     INV_X2        Fall  0.3670 0.0550 0.0410             24.0208  51.1917  75.2125           31      100                    | 
|    M64/i_0_0_200/A2                   NOR2_X1       Fall  0.3950 0.0280 0.0510                      1.56385                                                   | 
|    M64/i_0_0_200/ZN                   NOR2_X1       Rise  0.4910 0.0960 0.0640             6.36336  5.49384  11.8572           3       100                    | 
|    M64/A1_2/in3[7]                                  Rise  0.4910 0.0000                                                                                       | 
|    M64/A1_2/i_0_102/A                 XNOR2_X1      Rise  0.5040 0.0130 0.0640    0.0110            2.23275                                                   | 
|    M64/A1_2/i_0_102/ZN                XNOR2_X1      Rise  0.5580 0.0540 0.0260             0.355664 2.57361  2.92927           1       100                    | 
|    M64/A1_2/i_0_101/B                 XNOR2_X1      Rise  0.5580 0.0000 0.0260                      2.57361                                                   | 
|    M64/A1_2/i_0_101/ZN                XNOR2_X1      Rise  0.6120 0.0540 0.0390             0.615027 5.49384  6.10886           3       100                    | 
|    M64/A1_2/sum[7]                                  Rise  0.6120 0.0000                                                                                       | 
|    M64/A2_1/in3[7]                                  Rise  0.6120 0.0000                                                                                       | 
|    M64/A2_1/i_0_109/A                 XNOR2_X1      Rise  0.6120 0.0000 0.0390                      2.23275                                                   | 
|    M64/A2_1/i_0_109/ZN                XNOR2_X1      Rise  0.6610 0.0490 0.0250             0.351346 2.57361  2.92495           1       100                    | 
|    M64/A2_1/i_0_108/B                 XNOR2_X1      Rise  0.6610 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_108/ZN                XNOR2_X1      Rise  0.7150 0.0540 0.0410             0.699129 5.8097   6.50883           3       100                    | 
|    M64/A2_1/sum[7]                                  Rise  0.7150 0.0000                                                                                       | 
|    M64/A3_1/in1[7]                                  Rise  0.7150 0.0000                                                                                       | 
|    M64/A3_1/i_0_111/B                 XNOR2_X1      Rise  0.7150 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_111/ZN                XNOR2_X1      Rise  0.7640 0.0490 0.0240             0.309297 2.57361  2.8829            1       100                    | 
|    M64/A3_1/i_0_110/B                 XNOR2_X1      Rise  0.7640 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_110/ZN                XNOR2_X1      Rise  0.8190 0.0550 0.0420             0.912161 5.8097   6.72186           3       100                    | 
|    M64/A3_1/sum[7]                                  Rise  0.8190 0.0000                                                                                       | 
|    M64/A4_1/in1[7]                                  Rise  0.8190 0.0000                                                                                       | 
|    M64/A4_1/i_0_117/B                 XNOR2_X1      Rise  0.8190 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_117/ZN                XNOR2_X1      Rise  0.8690 0.0500 0.0250             0.518994 2.57361  3.0926            1       100                    | 
|    M64/A4_1/i_0_116/B                 XNOR2_X1      Rise  0.8690 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_116/ZN                XNOR2_X1      Rise  0.9170 0.0480 0.0280             0.428507 3.38608  3.81459           2       100                    | 
|    M64/A4_1/sum[7]                                  Rise  0.9170 0.0000                                                                                       | 
|    M64/A5_1/in1[7]                                  Rise  0.9170 0.0000                                                                                       | 
|    M64/A5_1/i_0_2/A2                  AND2_X1       Rise  0.9170 0.0000 0.0280                      0.97463                                                   | 
|    M64/A5_1/i_0_2/ZN                  AND2_X1       Rise  0.9670 0.0500 0.0200             3.87885  3.15029  7.02914           2       100                    | 
|    M64/A5_1/c[8]                                    Rise  0.9670 0.0000                                                                                       | 
|    M64/A6/in2[8]                                    Rise  0.9670 0.0000                                                                                       | 
|    M64/A6/i_0_143/A                   XOR2_X1       Rise  0.9670 0.0000 0.0200                      2.23214                                                   | 
|    M64/A6/i_0_143/Z                   XOR2_X1       Rise  1.0270 0.0600 0.0310             0.429467 3.38608  3.81555           2       100                    | 
|    M64/A6/sum[8]                                    Rise  1.0270 0.0000                                                                                       | 
|    M64/A7/in1[8]                                    Rise  1.0270 0.0000                                                                                       | 
|    M64/A7/i_0_139/B                   XOR2_X1       Rise  1.0270 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_139/Z                   XOR2_X1       Rise  1.0890 0.0620 0.0320             0.627015 3.38608  4.0131            2       100                    | 
|    M64/A7/sum[8]                                    Rise  1.0890 0.0000                                                                                       | 
|    M64/A8/in1[8]                                    Rise  1.0890 0.0000                                                                                       | 
|    M64/A8/i_0_0/A2                    AND2_X1       Rise  1.0890 0.0000 0.0320                      0.97463                                                   | 
|    M64/A8/i_0_0/ZN                    AND2_X1       Rise  1.1340 0.0450 0.0150             1.42844  3.15029  4.57873           2       100                    | 
|    M64/A8/c[9]                                      Rise  1.1340 0.0000                                                                                       | 
|    M64/A9/in2[9]                                    Rise  1.1340 0.0000                                                                                       | 
|    M64/A9/i_0_56/A                    XOR2_X1       Rise  1.1360 0.0020 0.0150    0.0020            2.23214                                                   | 
|    M64/A9/i_0_56/Z                    XOR2_X1       Rise  1.1890 0.0530 0.0260             1.71754  0.97463  2.69217           1       100                    | 
|    M64/A9/sum[9]                                    Rise  1.1890 0.0000                                                                                       | 
|    M64/c[9]                                         Rise  1.1890 0.0000                                                                                       | 
|    outReg/D[9]                                      Rise  1.1890 0.0000                                                                                       | 
|    outReg/i_0_11/A2                   AND2_X1       Rise  1.1960 0.0070 0.0260    0.0070            0.97463                                                   | 
|    outReg/i_0_11/ZN                   AND2_X1       Rise  1.2330 0.0370 0.0090             0.813754 1.14029  1.95404           1       100                    | 
|    outReg/Q_reg[9]/D                  DFF_X1        Rise  1.2330 0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090 0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440 0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960 0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[9]/CK         DFF_X1        Rise  0.1960 0.0000 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1960 2.1960 | 
| library setup check                       | -0.0290 2.1670 | 
| data required time                        |  2.1670        | 
|                                           |                | 
| data required time                        |  2.1670        | 
| data arrival time                         | -1.2330        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.9350        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[8]/D 
  
 Path Start Point : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[2]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[2]/Q                  DFF_X1        Rise  0.3120 0.1020 0.0160             0.658925 4.90224  5.56116           2       100      F             | 
|    inRegA/Q[2]                                      Rise  0.3120 0.0000                                                                                       | 
|    M64/a[2]                                         Rise  0.3120 0.0000                                                                                       | 
|    M64/i_0_0_5/A                      INV_X2        Rise  0.3120 0.0000 0.0160                      3.25089                                                   | 
|    M64/i_0_0_5/ZN                     INV_X2        Fall  0.3670 0.0550 0.0410             24.0208  51.1917  75.2125           31      100                    | 
|    M64/i_0_0_200/A2                   NOR2_X1       Fall  0.3950 0.0280 0.0510                      1.56385                                                   | 
|    M64/i_0_0_200/ZN                   NOR2_X1       Rise  0.4910 0.0960 0.0640             6.36336  5.49384  11.8572           3       100                    | 
|    M64/A1_2/in3[7]                                  Rise  0.4910 0.0000                                                                                       | 
|    M64/A1_2/i_0_102/A                 XNOR2_X1      Rise  0.5040 0.0130 0.0640    0.0110            2.23275                                                   | 
|    M64/A1_2/i_0_102/ZN                XNOR2_X1      Rise  0.5580 0.0540 0.0260             0.355664 2.57361  2.92927           1       100                    | 
|    M64/A1_2/i_0_101/B                 XNOR2_X1      Rise  0.5580 0.0000 0.0260                      2.57361                                                   | 
|    M64/A1_2/i_0_101/ZN                XNOR2_X1      Rise  0.6120 0.0540 0.0390             0.615027 5.49384  6.10886           3       100                    | 
|    M64/A1_2/sum[7]                                  Rise  0.6120 0.0000                                                                                       | 
|    M64/A2_1/in3[7]                                  Rise  0.6120 0.0000                                                                                       | 
|    M64/A2_1/i_0_109/A                 XNOR2_X1      Rise  0.6120 0.0000 0.0390                      2.23275                                                   | 
|    M64/A2_1/i_0_109/ZN                XNOR2_X1      Rise  0.6610 0.0490 0.0250             0.351346 2.57361  2.92495           1       100                    | 
|    M64/A2_1/i_0_108/B                 XNOR2_X1      Rise  0.6610 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_108/ZN                XNOR2_X1      Rise  0.7150 0.0540 0.0410             0.699129 5.8097   6.50883           3       100                    | 
|    M64/A2_1/sum[7]                                  Rise  0.7150 0.0000                                                                                       | 
|    M64/A3_1/in1[7]                                  Rise  0.7150 0.0000                                                                                       | 
|    M64/A3_1/i_0_111/B                 XNOR2_X1      Rise  0.7150 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_111/ZN                XNOR2_X1      Rise  0.7640 0.0490 0.0240             0.309297 2.57361  2.8829            1       100                    | 
|    M64/A3_1/i_0_110/B                 XNOR2_X1      Rise  0.7640 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_110/ZN                XNOR2_X1      Rise  0.8190 0.0550 0.0420             0.912161 5.8097   6.72186           3       100                    | 
|    M64/A3_1/sum[7]                                  Rise  0.8190 0.0000                                                                                       | 
|    M64/A4_1/in1[7]                                  Rise  0.8190 0.0000                                                                                       | 
|    M64/A4_1/i_0_117/B                 XNOR2_X1      Rise  0.8190 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_117/ZN                XNOR2_X1      Rise  0.8690 0.0500 0.0250             0.518994 2.57361  3.0926            1       100                    | 
|    M64/A4_1/i_0_116/B                 XNOR2_X1      Rise  0.8690 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_116/ZN                XNOR2_X1      Rise  0.9170 0.0480 0.0280             0.428507 3.38608  3.81459           2       100                    | 
|    M64/A4_1/sum[7]                                  Rise  0.9170 0.0000                                                                                       | 
|    M64/A5_1/in1[7]                                  Rise  0.9170 0.0000                                                                                       | 
|    M64/A5_1/i_0_2/A2                  AND2_X1       Rise  0.9170 0.0000 0.0280                      0.97463                                                   | 
|    M64/A5_1/i_0_2/ZN                  AND2_X1       Rise  0.9670 0.0500 0.0200             3.87885  3.15029  7.02914           2       100                    | 
|    M64/A5_1/c[8]                                    Rise  0.9670 0.0000                                                                                       | 
|    M64/A6/in2[8]                                    Rise  0.9670 0.0000                                                                                       | 
|    M64/A6/i_0_143/A                   XOR2_X1       Rise  0.9670 0.0000 0.0200                      2.23214                                                   | 
|    M64/A6/i_0_143/Z                   XOR2_X1       Rise  1.0270 0.0600 0.0310             0.429467 3.38608  3.81555           2       100                    | 
|    M64/A6/sum[8]                                    Rise  1.0270 0.0000                                                                                       | 
|    M64/A7/in1[8]                                    Rise  1.0270 0.0000                                                                                       | 
|    M64/A7/i_0_139/B                   XOR2_X1       Rise  1.0270 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_139/Z                   XOR2_X1       Rise  1.0890 0.0620 0.0320             0.627015 3.38608  4.0131            2       100                    | 
|    M64/A7/sum[8]                                    Rise  1.0890 0.0000                                                                                       | 
|    M64/A8/in1[8]                                    Rise  1.0890 0.0000                                                                                       | 
|    M64/A8/i_0_119/B                   XOR2_X1       Rise  1.0890 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_119/Z                   XOR2_X1       Rise  1.1390 0.0500 0.0210             0.638063 0.97463  1.61269           1       100                    | 
|    M64/A8/sum[8]                                    Rise  1.1390 0.0000                                                                                       | 
|    M64/c[8]                                         Rise  1.1390 0.0000                                                                                       | 
|    outReg/D[8]                                      Rise  1.1390 0.0000                                                                                       | 
|    outReg/i_0_10/A2                   AND2_X1       Rise  1.1440 0.0050 0.0210    0.0050            0.97463                                                   | 
|    outReg/i_0_10/ZN                   AND2_X1       Rise  1.1770 0.0330 0.0080             0.181959 1.14029  1.32225           1       100                    | 
|    outReg/Q_reg[8]/D                  DFF_X1        Rise  1.1770 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090  0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440  0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460  0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960  0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[8]/CK         DFF_X1        Rise  0.1950 -0.0010 0.0240    -0.0010           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0280 2.1670 | 
| data required time                        |  2.1670        | 
|                                           |                | 
| data required time                        |  2.1670        | 
| data arrival time                         | -1.1770        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.9910        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[7]/D 
  
 Path Start Point : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[2]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[2]/Q                  DFF_X1        Rise  0.3120 0.1020 0.0160             0.658925 4.90224  5.56116           2       100      F             | 
|    inRegA/Q[2]                                      Rise  0.3120 0.0000                                                                                       | 
|    M64/a[2]                                         Rise  0.3120 0.0000                                                                                       | 
|    M64/i_0_0_5/A                      INV_X2        Rise  0.3120 0.0000 0.0160                      3.25089                                                   | 
|    M64/i_0_0_5/ZN                     INV_X2        Fall  0.3670 0.0550 0.0410             24.0208  51.1917  75.2125           31      100                    | 
|    M64/i_0_0_200/A2                   NOR2_X1       Fall  0.3950 0.0280 0.0510                      1.56385                                                   | 
|    M64/i_0_0_200/ZN                   NOR2_X1       Rise  0.4910 0.0960 0.0640             6.36336  5.49384  11.8572           3       100                    | 
|    M64/A1_2/in3[7]                                  Rise  0.4910 0.0000                                                                                       | 
|    M64/A1_2/i_0_102/A                 XNOR2_X1      Rise  0.5040 0.0130 0.0640    0.0110            2.23275                                                   | 
|    M64/A1_2/i_0_102/ZN                XNOR2_X1      Rise  0.5580 0.0540 0.0260             0.355664 2.57361  2.92927           1       100                    | 
|    M64/A1_2/i_0_101/B                 XNOR2_X1      Rise  0.5580 0.0000 0.0260                      2.57361                                                   | 
|    M64/A1_2/i_0_101/ZN                XNOR2_X1      Rise  0.6120 0.0540 0.0390             0.615027 5.49384  6.10886           3       100                    | 
|    M64/A1_2/sum[7]                                  Rise  0.6120 0.0000                                                                                       | 
|    M64/A2_1/in3[7]                                  Rise  0.6120 0.0000                                                                                       | 
|    M64/A2_1/i_0_109/A                 XNOR2_X1      Rise  0.6120 0.0000 0.0390                      2.23275                                                   | 
|    M64/A2_1/i_0_109/ZN                XNOR2_X1      Rise  0.6610 0.0490 0.0250             0.351346 2.57361  2.92495           1       100                    | 
|    M64/A2_1/i_0_108/B                 XNOR2_X1      Rise  0.6610 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_108/ZN                XNOR2_X1      Rise  0.7150 0.0540 0.0410             0.699129 5.8097   6.50883           3       100                    | 
|    M64/A2_1/sum[7]                                  Rise  0.7150 0.0000                                                                                       | 
|    M64/A3_1/in1[7]                                  Rise  0.7150 0.0000                                                                                       | 
|    M64/A3_1/i_0_111/B                 XNOR2_X1      Rise  0.7150 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_111/ZN                XNOR2_X1      Rise  0.7640 0.0490 0.0240             0.309297 2.57361  2.8829            1       100                    | 
|    M64/A3_1/i_0_110/B                 XNOR2_X1      Rise  0.7640 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_110/ZN                XNOR2_X1      Rise  0.8190 0.0550 0.0420             0.912161 5.8097   6.72186           3       100                    | 
|    M64/A3_1/sum[7]                                  Rise  0.8190 0.0000                                                                                       | 
|    M64/A4_1/in1[7]                                  Rise  0.8190 0.0000                                                                                       | 
|    M64/A4_1/i_0_117/B                 XNOR2_X1      Rise  0.8190 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_117/ZN                XNOR2_X1      Rise  0.8690 0.0500 0.0250             0.518994 2.57361  3.0926            1       100                    | 
|    M64/A4_1/i_0_116/B                 XNOR2_X1      Rise  0.8690 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_116/ZN                XNOR2_X1      Rise  0.9170 0.0480 0.0280             0.428507 3.38608  3.81459           2       100                    | 
|    M64/A4_1/sum[7]                                  Rise  0.9170 0.0000                                                                                       | 
|    M64/A5_1/in1[7]                                  Rise  0.9170 0.0000                                                                                       | 
|    M64/A5_1/i_0_129/B                 XOR2_X1       Rise  0.9170 0.0000 0.0280                      2.36355                                                   | 
|    M64/A5_1/i_0_129/Z                 XOR2_X1       Rise  0.9790 0.0620 0.0330             0.674422 3.38608  4.06051           2       100                    | 
|    M64/A5_1/sum[7]                                  Rise  0.9790 0.0000                                                                                       | 
|    M64/A6/in1[7]                                    Rise  0.9790 0.0000                                                                                       | 
|    M64/A6/i_0_142/B                   XOR2_X1       Rise  0.9790 0.0000 0.0330                      2.36355                                                   | 
|    M64/A6/i_0_142/Z                   XOR2_X1       Rise  1.0400 0.0610 0.0320             0.438735 3.38608  3.82482           2       100                    | 
|    M64/A6/sum[7]                                    Rise  1.0400 0.0000                                                                                       | 
|    M64/A7/in1[7]                                    Rise  1.0400 0.0000                                                                                       | 
|    M64/A7/i_0_138/B                   XOR2_X1       Rise  1.0400 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_138/Z                   XOR2_X1       Rise  1.0890 0.0490 0.0200             0.372908 0.97463  1.34754           1       100                    | 
|    M64/A7/sum[7]                                    Rise  1.0890 0.0000                                                                                       | 
|    M64/c[7]                                         Rise  1.0890 0.0000                                                                                       | 
|    outReg/D[7]                                      Rise  1.0890 0.0000                                                                                       | 
|    outReg/i_0_9/A2                    AND2_X1       Rise  1.0890 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_9/ZN                    AND2_X1       Rise  1.1220 0.0330 0.0080             0.270109 1.14029  1.4104            1       100                    | 
|    outReg/Q_reg[7]/D                  DFF_X1        Rise  1.1220 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090  0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440  0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460  0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960  0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[7]/CK         DFF_X1        Rise  0.1950 -0.0010 0.0240    -0.0010           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0280 2.1670 | 
| data required time                        |  2.1670        | 
|                                           |                | 
| data required time                        |  2.1670        | 
| data arrival time                         | -1.1220        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  1.0460        | 
--------------------------------------------------------------


 Timing Path to c[42] 
  
 Path Start Point : outReg/Q_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[42] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1960 0.0470 0.0260             13.2653  5.69792  18.9632           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[42]/CK        DFF_X1        Rise  0.2000 0.0040 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[42]/Q         DFF_X1        Rise  0.3740 0.1740 0.0930             27.4535  10       37.4535           1       100      F             | 
|    outReg/Q[42]                             Rise  0.3740 0.0000                                                                                       | 
|    c[42]                                    Rise  0.4000 0.0260 0.0930    0.0170            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.4000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1000        | 
--------------------------------------------------------------


 Timing Path to c[28] 
  
 Path Start Point : outReg/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1900 0.0410 0.0210             8.55529  5.69792  14.2532           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[28]/CK        DFF_X1        Rise  0.1940 0.0040 0.0210                      0.949653                                    F             | 
|    outReg/Q_reg[28]/Q         DFF_X1        Rise  0.3580 0.1640 0.0880             24.6478  10       34.6478           1       100      F             | 
|    outReg/Q[28]                             Rise  0.3580 0.0000                                                                                       | 
|    c[28]                                    Rise  0.3810 0.0230 0.0870    0.0110            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1190        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[6]/D 
  
 Path Start Point : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240             13.1566  11.3958  24.5524           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[1]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[1]/Q                  DFF_X1        Rise  0.3120 0.1020 0.0160             0.612138 4.90224  5.51437           2       100      F             | 
|    inRegA/Q[1]                                      Rise  0.3120 0.0000                                                                                       | 
|    M64/a[1]                                         Rise  0.3120 0.0000                                                                                       | 
|    M64/i_0_0_3/A                      INV_X2        Rise  0.3120 0.0000 0.0160                      3.25089                                                   | 
|    M64/i_0_0_3/ZN                     INV_X2        Fall  0.3700 0.0580 0.0430             27.9317  51.1917  79.1234           31      100                    | 
|    M64/i_0_0_199/A2                   NOR2_X1       Fall  0.3970 0.0270 0.0520                      1.56385                                                   | 
|    M64/i_0_0_199/ZN                   NOR2_X1       Rise  0.4930 0.0960 0.0620             6.18412  5.49384  11.678            3       100                    | 
|    M64/A1_2/in3[6]                                  Rise  0.4930 0.0000                                                                                       | 
|    M64/A1_2/i_0_100/A                 XNOR2_X1      Rise  0.5130 0.0200 0.0620    0.0190            2.23275                                                   | 
|    M64/A1_2/i_0_100/ZN                XNOR2_X1      Rise  0.5660 0.0530 0.0260             0.247379 2.57361  2.82099           1       100                    | 
|    M64/A1_2/i_0_99/B                  XNOR2_X1      Rise  0.5660 0.0000 0.0260                      2.57361                                                   | 
|    M64/A1_2/i_0_99/ZN                 XNOR2_X1      Rise  0.6250 0.0590 0.0490             2.70201  5.49384  8.19585           3       100                    | 
|    M64/A1_2/sum[6]                                  Rise  0.6250 0.0000                                                                                       | 
|    M64/A2_1/in3[6]                                  Rise  0.6250 0.0000                                                                                       | 
|    M64/A2_1/i_0_107/A                 XNOR2_X1      Rise  0.6260 0.0010 0.0490                      2.23275                                                   | 
|    M64/A2_1/i_0_107/ZN                XNOR2_X1      Rise  0.6770 0.0510 0.0240             0.167993 2.57361  2.7416            1       100                    | 
|    M64/A2_1/i_0_106/B                 XNOR2_X1      Rise  0.6770 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_106/ZN                XNOR2_X1      Rise  0.7330 0.0560 0.0440             1.34696  5.8097   7.15666           3       100                    | 
|    M64/A2_1/sum[6]                                  Rise  0.7330 0.0000                                                                                       | 
|    M64/A3_1/in1[6]                                  Rise  0.7330 0.0000                                                                                       | 
|    M64/A3_1/i_0_109/B                 XNOR2_X1      Rise  0.7330 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_109/ZN                XNOR2_X1      Rise  0.7830 0.0500 0.0250             0.367793 2.57361  2.9414            1       100                    | 
|    M64/A3_1/i_0_108/B                 XNOR2_X1      Rise  0.7830 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_108/ZN                XNOR2_X1      Rise  0.8310 0.0480 0.0290             0.514971 3.38608  3.90105           2       100                    | 
|    M64/A3_1/sum[6]                                  Rise  0.8310 0.0000                                                                                       | 
|    M64/A4_1/in1[6]                                  Rise  0.8310 0.0000                                                                                       | 
|    M64/A4_1/i_0_115/B                 XOR2_X1       Rise  0.8310 0.0000 0.0290                      2.36355                                                   | 
|    M64/A4_1/i_0_115/Z                 XOR2_X1       Rise  0.8940 0.0630 0.0340             0.890031 3.38608  4.27611           2       100                    | 
|    M64/A4_1/sum[6]                                  Rise  0.8940 0.0000                                                                                       | 
|    M64/A5_1/in1[6]                                  Rise  0.8940 0.0000                                                                                       | 
|    M64/A5_1/i_0_128/B                 XOR2_X1       Rise  0.8940 0.0000 0.0340                      2.36355                                                   | 
|    M64/A5_1/i_0_128/Z                 XOR2_X1       Rise  0.9560 0.0620 0.0310             0.399865 3.38608  3.78595           2       100                    | 
|    M64/A5_1/sum[6]                                  Rise  0.9560 0.0000                                                                                       | 
|    M64/A6/in1[6]                                    Rise  0.9560 0.0000                                                                                       | 
|    M64/A6/i_0_141/B                   XOR2_X1       Rise  0.9560 0.0000 0.0310                      2.36355                                                   | 
|    M64/A6/i_0_141/Z                   XOR2_X1       Rise  1.0060 0.0500 0.0220             0.769657 0.97463  1.74429           1       100                    | 
|    M64/A6/sum[6]                                    Rise  1.0060 0.0000                                                                                       | 
|    M64/c[6]                                         Rise  1.0060 0.0000                                                                                       | 
|    outReg/D[6]                                      Rise  1.0060 0.0000                                                                                       | 
|    outReg/i_0_8/A2                    AND2_X1       Rise  1.0060 0.0000 0.0220                      0.97463                                                   | 
|    outReg/i_0_8/ZN                    AND2_X1       Rise  1.0410 0.0350 0.0090             0.636579 1.14029  1.77687           1       100                    | 
|    outReg/Q_reg[6]/D                  DFF_X1        Rise  1.0420 0.0010 0.0090    0.0010            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.235707 1.24879  1.48449           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0330             29.109   9.15209  38.2611           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0330                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1090  0.0540 0.0210             0.569223 7.2041   7.77333           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1090  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1440  0.0350 0.0120             17.9744  6.92191  24.8963           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1460  0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1960  0.0500 0.0240             10.5542  15.4159  25.9702           18      100      F    K        | 
|    outReg/Q_reg[6]/CK         DFF_X1        Rise  0.1950 -0.0010 0.0240    -0.0010           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1950 2.1950 | 
| library setup check                       | -0.0290 2.1660 | 
| data required time                        |  2.1660        | 
|                                           |                | 
| data required time                        |  2.1660        | 
| data arrival time                         | -1.0420        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  1.1250        | 
--------------------------------------------------------------


 Timing Path to c[34] 
  
 Path Start Point : outReg/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[34] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260             15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[34]/CK        DFF_X1        Rise  0.2040 0.0070 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[34]/Q         DFF_X1        Rise  0.3480 0.1440 0.0660             15.2997  10       25.2997           1       100      F             | 
|    outReg/Q[34]                             Rise  0.3480 0.0000                                                                                       | 
|    c[34]                                    Rise  0.3670 0.0190 0.0650    0.0080            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1330        | 
--------------------------------------------------------------


 Timing Path to c[44] 
  
 Path Start Point : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[44] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1960 0.0470 0.0260 13.2653  5.69792  18.9632           6       100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[44]/CK        DFF_X1        Rise  0.2000 0.0040 0.0260          0.949653                                    F             | 
|    outReg/Q_reg[44]/Q         DFF_X1        Rise  0.3540 0.1540 0.0660 17.5783  10       27.5783           1       100      F             | 
|    outReg/Q[44]                             Rise  0.3540 0.0000                                                                           | 
|    c[44]                                    Rise  0.3580 0.0040 0.0660          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1420        | 
--------------------------------------------------------------


 Timing Path to c[45] 
  
 Path Start Point : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[45] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1960 0.0470 0.0260             13.2653  5.69792  18.9632           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[45]/CK        DFF_X1        Rise  0.2000 0.0040 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[45]/Q         DFF_X1        Rise  0.3490 0.1490 0.0670             16.7542  10       26.7542           1       100      F             | 
|    outReg/Q[45]                             Rise  0.3490 0.0000                                                                                       | 
|    c[45]                                    Rise  0.3570 0.0080 0.0670    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1430        | 
--------------------------------------------------------------


 Timing Path to c[30] 
  
 Path Start Point : outReg/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260             15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[30]/CK        DFF_X1        Rise  0.2010 0.0040 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[30]/Q         DFF_X1        Rise  0.3370 0.1360 0.0540             11.0746  10       21.0746           1       100      F             | 
|    outReg/Q[30]                             Rise  0.3370 0.0000                                                                                       | 
|    c[30]                                    Rise  0.3520 0.0150 0.0540    0.0100            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1480        | 
--------------------------------------------------------------


 Timing Path to c[31] 
  
 Path Start Point : outReg/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260             15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[31]/CK        DFF_X1        Rise  0.2020 0.0050 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[31]/Q         DFF_X1        Rise  0.3370 0.1350 0.0520             10.4214  10       20.4214           1       100      F             | 
|    outReg/Q[31]                             Rise  0.3370 0.0000                                                                                       | 
|    c[31]                                    Rise  0.3520 0.0150 0.0520    0.0100            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1480        | 
--------------------------------------------------------------


 Timing Path to c[41] 
  
 Path Start Point : outReg/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[41] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260             15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[41]/CK        DFF_X1        Rise  0.2030 0.0060 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[41]/Q         DFF_X1        Rise  0.3380 0.1350 0.0540             10.7995  10       20.7995           1       100      F             | 
|    outReg/Q[41]                             Rise  0.3380 0.0000                                                                                       | 
|    c[41]                                    Rise  0.3510 0.0130 0.0540    0.0060            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1490        | 
--------------------------------------------------------------


 Timing Path to c[33] 
  
 Path Start Point : outReg/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[33] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260             15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[33]/CK        DFF_X1        Rise  0.2020 0.0050 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[33]/Q         DFF_X1        Rise  0.3380 0.1360 0.0570             11.5874  10       21.5874           1       100      F             | 
|    outReg/Q[33]                             Rise  0.3380 0.0000                                                                                       | 
|    c[33]                                    Rise  0.3500 0.0120 0.0560    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3500        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1500        | 
--------------------------------------------------------------


 Timing Path to c[62] 
  
 Path Start Point : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[62] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230             8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[62]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[62]/Q         DFF_X1        Rise  0.3270 0.1270 0.0450             7.523    10       17.523            1       100      F             | 
|    outReg/Q[62]                             Rise  0.3270 0.0000                                                                                       | 
|    c[62]                                    Rise  0.3460 0.0190 0.0450    0.0150            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3460        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1540        | 
--------------------------------------------------------------


 Timing Path to c[63] 
  
 Path Start Point : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[63] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230             8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[63]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[63]/Q         DFF_X1        Rise  0.3260 0.1260 0.0440             7.0686   10       17.0686           1       100      F             | 
|    outReg/Q[63]                             Rise  0.3260 0.0000                                                                                       | 
|    c[63]                                    Rise  0.3450 0.0190 0.0440    0.0150            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3450        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1550        | 
--------------------------------------------------------------


 Timing Path to c[46] 
  
 Path Start Point : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[46] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230             8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[46]/CK        DFF_X1        Rise  0.1990 0.0010 0.0230                      0.949653                                    F             | 
|    outReg/Q_reg[46]/Q         DFF_X1        Rise  0.3340 0.1350 0.0540             10.9469  10       20.9469           1       100      F             | 
|    outReg/Q[46]                             Rise  0.3340 0.0000                                                                                       | 
|    c[46]                                    Rise  0.3440 0.0100 0.0540    0.0040            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3440        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1560        | 
--------------------------------------------------------------


 Timing Path to c[48] 
  
 Path Start Point : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[48] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[48]/CK        DFF_X1        Rise  0.1990 0.0010 0.0230          0.949653                                    F             | 
|    outReg/Q_reg[48]/Q         DFF_X1        Rise  0.3410 0.1420 0.0550 12.8508  10       22.8508           1       100      F             | 
|    outReg/Q[48]                             Rise  0.3410 0.0000                                                                           | 
|    c[48]                                    Rise  0.3430 0.0020 0.0550          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3430        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1570        | 
--------------------------------------------------------------


 Timing Path to c[43] 
  
 Path Start Point : outReg/Q_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[43] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1960 0.0470 0.0260             13.2653  5.69792  18.9632           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[43]/CK        DFF_X1        Rise  0.2000 0.0040 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[43]/Q         DFF_X1        Rise  0.3320 0.1320 0.0500             9.39622  10       19.3962           1       100      F             | 
|    outReg/Q[43]                             Rise  0.3320 0.0000                                                                                       | 
|    c[43]                                    Rise  0.3410 0.0090 0.0500    0.0040            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1590        | 
--------------------------------------------------------------


 Timing Path to c[38] 
  
 Path Start Point : outReg/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[38] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260             15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[38]/CK        DFF_X1        Rise  0.2030 0.0060 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[38]/Q         DFF_X1        Rise  0.3330 0.1300 0.0430             7.47544  10       17.4754           1       100      F             | 
|    outReg/Q[38]                             Rise  0.3330 0.0000                                                                                       | 
|    c[38]                                    Rise  0.3410 0.0080 0.0430    0.0060            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1590        | 
--------------------------------------------------------------


 Timing Path to c[39] 
  
 Path Start Point : outReg/Q_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[39] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260             15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[39]/CK        DFF_X1        Rise  0.2030 0.0060 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[39]/Q         DFF_X1        Rise  0.3360 0.1330 0.0450             8.60499  10       18.605            1       100      F             | 
|    outReg/Q[39]                             Rise  0.3360 0.0000                                                                                       | 
|    c[39]                                    Rise  0.3390 0.0030 0.0450    0.0010            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to c[47] 
  
 Path Start Point : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[47] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230             8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[47]/CK        DFF_X1        Rise  0.1990 0.0010 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[47]/Q         DFF_X1        Rise  0.3280 0.1290 0.0490             8.58834  10       18.5883           1       100      F             | 
|    outReg/Q[47]                             Rise  0.3280 0.0000                                                                                       | 
|    c[47]                                    Rise  0.3360 0.0080 0.0480    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1640        | 
--------------------------------------------------------------


 Timing Path to c[37] 
  
 Path Start Point : outReg/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[37] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260             15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[37]/CK        DFF_X1        Rise  0.2040 0.0070 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[37]/Q         DFF_X1        Rise  0.3280 0.1240 0.0370             5.02903  10       15.029            1       100      F             | 
|    outReg/Q[37]                             Rise  0.3280 0.0000                                                                                       | 
|    c[37]                                    Rise  0.3330 0.0050 0.0370    0.0030            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1670        | 
--------------------------------------------------------------


 Timing Path to c[40] 
  
 Path Start Point : outReg/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[40] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260 15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[40]/CK        DFF_X1        Rise  0.2030 0.0060 0.0260          0.949653                                    F             | 
|    outReg/Q_reg[40]/Q         DFF_X1        Rise  0.3300 0.1270 0.0400 6.12654  10       16.1265           1       100      F             | 
|    outReg/Q[40]                             Rise  0.3300 0.0000                                                                           | 
|    c[40]                                    Rise  0.3320 0.0020 0.0400          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1680        | 
--------------------------------------------------------------


 Timing Path to c[29] 
  
 Path Start Point : outReg/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1900 0.0410 0.0210             8.55529  5.69792  14.2532           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[29]/CK        DFF_X1        Rise  0.1940 0.0040 0.0210                      0.949653                                    F             | 
|    outReg/Q_reg[29]/Q         DFF_X1        Rise  0.3250 0.1310 0.0450             8.55468  10       18.5547           1       100      F             | 
|    outReg/Q[29]                             Rise  0.3250 0.0000                                                                                       | 
|    c[29]                                    Rise  0.3310 0.0060 0.0450    0.0030            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1690        | 
--------------------------------------------------------------


 Timing Path to c[27] 
  
 Path Start Point : outReg/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120          1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1900 0.0410 0.0210 8.55529  5.69792  14.2532           6       100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[27]/CK        DFF_X1        Rise  0.1940 0.0040 0.0210          0.949653                                    F             | 
|    outReg/Q_reg[27]/Q         DFF_X1        Rise  0.3290 0.1350 0.0480 10.0017  10       20.0017           1       100      F             | 
|    outReg/Q[27]                             Rise  0.3290 0.0000                                                                           | 
|    c[27]                                    Rise  0.3310 0.0020 0.0480          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1690        | 
--------------------------------------------------------------


 Timing Path to c[49] 
  
 Path Start Point : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[49] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[49]/CK        DFF_X1        Rise  0.1990 0.0010 0.0230          0.949653                                    F             | 
|    outReg/Q_reg[49]/Q         DFF_X1        Rise  0.3270 0.1280 0.0460 7.78373  10       17.7837           1       100      F             | 
|    outReg/Q[49]                             Rise  0.3270 0.0000                                                                           | 
|    c[49]                                    Rise  0.3310 0.0040 0.0460          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1690        | 
--------------------------------------------------------------


 Timing Path to c[35] 
  
 Path Start Point : outReg/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[35] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260 15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[35]/CK        DFF_X1        Rise  0.2040 0.0070 0.0260          0.949653                                    F             | 
|    outReg/Q_reg[35]/Q         DFF_X1        Rise  0.3280 0.1240 0.0370 4.84867  10       14.8487           1       100      F             | 
|    outReg/Q[35]                             Rise  0.3280 0.0000                                                                           | 
|    c[35]                                    Rise  0.3290 0.0010 0.0370          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1710        | 
--------------------------------------------------------------


 Timing Path to c[32] 
  
 Path Start Point : outReg/Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[32] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260 15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[32]/CK        DFF_X1        Rise  0.2020 0.0050 0.0260          0.949653                                    F             | 
|    outReg/Q_reg[32]/Q         DFF_X1        Rise  0.3260 0.1240 0.0360 4.791    10       14.791            1       100      F             | 
|    outReg/Q[32]                             Rise  0.3260 0.0000                                                                           | 
|    c[32]                                    Rise  0.3280 0.0020 0.0360          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1720        | 
--------------------------------------------------------------


 Timing Path to c[36] 
  
 Path Start Point : outReg/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[36] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1490 0.0010 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0480 0.0260 15.1011  11.3958  26.497            12      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[36]/CK        DFF_X1        Rise  0.2040 0.0070 0.0260          0.949653                                    F             | 
|    outReg/Q_reg[36]/Q         DFF_X1        Rise  0.3240 0.1200 0.0360 3.86254  10       13.8625           1       100      F             | 
|    outReg/Q[36]                             Rise  0.3240 0.0000                                                                           | 
|    c[36]                                    Rise  0.3270 0.0030 0.0360          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1730        | 
--------------------------------------------------------------


 Timing Path to c[58] 
  
 Path Start Point : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[58] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230             8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[58]/CK        DFF_X1        Rise  0.1990 0.0010 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[58]/Q         DFF_X1        Rise  0.3210 0.1220 0.0360             4.45112  10       14.4511           1       100      F             | 
|    outReg/Q[58]                             Rise  0.3210 0.0000                                                                                       | 
|    c[58]                                    Rise  0.3250 0.0040 0.0360    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1750        | 
--------------------------------------------------------------


 Timing Path to c[59] 
  
 Path Start Point : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[59] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230             8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[59]/CK        DFF_X1        Rise  0.1990 0.0010 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[59]/Q         DFF_X1        Rise  0.3210 0.1220 0.0360             4.74406  10       14.7441           1       100      F             | 
|    outReg/Q[59]                             Rise  0.3210 0.0000                                                                                       | 
|    c[59]                                    Rise  0.3240 0.0030 0.0360    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1760        | 
--------------------------------------------------------------


 Timing Path to c[57] 
  
 Path Start Point : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[57] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230             8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[57]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[57]/Q         DFF_X1        Rise  0.3220 0.1220 0.0360             4.52644  10       14.5264           1       100      F             | 
|    outReg/Q[57]                             Rise  0.3220 0.0000                                                                                       | 
|    c[57]                                    Rise  0.3240 0.0020 0.0360    0.0010            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1760        | 
--------------------------------------------------------------


 Timing Path to c[19] 
  
 Path Start Point : outReg/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1490 0.0010 0.0120                      0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2030 0.0540 0.0290             5.66069  5.69792  11.3586           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[19]/CK        DFF_X1        Rise  0.2040 0.0010 0.0290                      0.949653                                    F             | 
|    outReg/Q_reg[19]/Q         DFF_X1        Rise  0.3220 0.1180 0.0300             2.01401  10       12.014            1       100      F             | 
|    outReg/Q[19]                             Rise  0.3220 0.0000                                                                                       | 
|    c[19]                                    Rise  0.3240 0.0020 0.0300    0.0010            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1760        | 
--------------------------------------------------------------


 Timing Path to c[61] 
  
 Path Start Point : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[61] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230             8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[61]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[61]/Q         DFF_X1        Rise  0.3200 0.1200 0.0340             3.57718  10       13.5772           1       100      F             | 
|    outReg/Q[61]                             Rise  0.3200 0.0000                                                                                       | 
|    c[61]                                    Rise  0.3230 0.0030 0.0340    0.0010            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1770        | 
--------------------------------------------------------------


 Timing Path to c[12] 
  
 Path Start Point : outReg/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250 10.5542  17.0938  27.648            18      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[12]/CK        DFF_X1        Rise  0.2030 0.0020 0.0250          0.949653                                    F             | 
|    outReg/Q_reg[12]/Q         DFF_X1        Rise  0.3220 0.1190 0.0320 3.00833  10       13.0083           1       100      F             | 
|    outReg/Q[12]                             Rise  0.3220 0.0000                                                                           | 
|    c[12]                                    Rise  0.3230 0.0010 0.0320          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1770        | 
--------------------------------------------------------------


 Timing Path to c[17] 
  
 Path Start Point : outReg/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1490 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2030 0.0540 0.0290 5.66069  5.69792  11.3586           6       100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[17]/CK        DFF_X1        Rise  0.2040 0.0010 0.0290          0.949653                                    F             | 
|    outReg/Q_reg[17]/Q         DFF_X1        Rise  0.3210 0.1170 0.0290 1.5187   10       11.5187           1       100      F             | 
|    outReg/Q[17]                             Rise  0.3210 0.0000                                                                           | 
|    c[17]                                    Rise  0.3220 0.0010 0.0290          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1780        | 
--------------------------------------------------------------


 Timing Path to c[26] 
  
 Path Start Point : outReg/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1900 0.0410 0.0210             8.55529  5.69792  14.2532           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[26]/CK        DFF_X1        Rise  0.1930 0.0030 0.0210                      0.949653                                    F             | 
|    outReg/Q_reg[26]/Q         DFF_X1        Rise  0.3170 0.1240 0.0380             5.40559  10       15.4056           1       100      F             | 
|    outReg/Q[26]                             Rise  0.3170 0.0000                                                                                       | 
|    c[26]                                    Rise  0.3210 0.0040 0.0380    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1790        | 
--------------------------------------------------------------


 Timing Path to c[56] 
  
 Path Start Point : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[56] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230             8.5959   15.1944  23.7903           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[56]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[56]/Q         DFF_X1        Rise  0.3180 0.1180 0.0320             2.69184  10       12.6918           1       100      F             | 
|    outReg/Q[56]                             Rise  0.3180 0.0000                                                                                       | 
|    c[56]                                    Rise  0.3210 0.0030 0.0320    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1790        | 
--------------------------------------------------------------


 Timing Path to c[20] 
  
 Path Start Point : outReg/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1490 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2030 0.0540 0.0290 5.66069  5.69792  11.3586           6       100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[20]/CK        DFF_X1        Rise  0.2040 0.0010 0.0290          0.949653                                    F             | 
|    outReg/Q_reg[20]/Q         DFF_X1        Rise  0.3210 0.1170 0.0290 1.46663  10       11.4666           1       100      F             | 
|    outReg/Q[20]                             Rise  0.3210 0.0000                                                                           | 
|    c[20]                                    Rise  0.3210 0.0000 0.0290          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1790        | 
--------------------------------------------------------------


 Timing Path to c[9] 
  
 Path Start Point : outReg/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250 10.5542  17.0938  27.648            18      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[9]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250          0.949653                                    F             | 
|    outReg/Q_reg[9]/Q          DFF_X1        Rise  0.3200 0.1160 0.0290 1.45852  10       11.4585           1       100      F             | 
|    outReg/Q[9]                              Rise  0.3200 0.0000                                                                           | 
|    c[9]                                     Rise  0.3210 0.0010 0.0290          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1790        | 
--------------------------------------------------------------


 Timing Path to c[6] 
  
 Path Start Point : outReg/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250 10.5542  17.0938  27.648            18      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[6]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250          0.949653                                    F             | 
|    outReg/Q_reg[6]/Q          DFF_X1        Rise  0.3200 0.1160 0.0290 1.43446  10       11.4345           1       100      F             | 
|    outReg/Q[6]                              Rise  0.3200 0.0000                                                                           | 
|    c[6]                                     Rise  0.3210 0.0010 0.0290          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1790        | 
--------------------------------------------------------------


 Timing Path to c[8] 
  
 Path Start Point : outReg/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250 10.5542  17.0938  27.648            18      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[8]/CK         DFF_X1        Rise  0.2030 0.0020 0.0250          0.949653                                    F             | 
|    outReg/Q_reg[8]/Q          DFF_X1        Rise  0.3190 0.1160 0.0290 1.43106  10       11.4311           1       100      F             | 
|    outReg/Q[8]                              Rise  0.3190 0.0000                                                                           | 
|    c[8]                                     Rise  0.3200 0.0010 0.0290          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1800        | 
--------------------------------------------------------------


 Timing Path to c[21] 
  
 Path Start Point : outReg/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1490 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2030 0.0540 0.0290 5.66069  5.69792  11.3586           6       100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[21]/CK        DFF_X1        Rise  0.2040 0.0010 0.0290          0.949653                                    F             | 
|    outReg/Q_reg[21]/Q         DFF_X1        Rise  0.3200 0.1160 0.0290 1.36744  10       11.3674           1       100      F             | 
|    outReg/Q[21]                             Rise  0.3200 0.0000                                                                           | 
|    c[21]                                    Rise  0.3200 0.0000 0.0290          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1800        | 
--------------------------------------------------------------


 Timing Path to c[10] 
  
 Path Start Point : outReg/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250 10.5542  17.0938  27.648            18      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[10]/CK        DFF_X1        Rise  0.2040 0.0030 0.0250          0.949653                                    F             | 
|    outReg/Q_reg[10]/Q         DFF_X1        Rise  0.3190 0.1150 0.0290 1.26317  10       11.2632           1       100      F             | 
|    outReg/Q[10]                             Rise  0.3190 0.0000                                                                           | 
|    c[10]                                    Rise  0.3200 0.0010 0.0290          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1800        | 
--------------------------------------------------------------


 Timing Path to c[52] 
  
 Path Start Point : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[52] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250 10.5542  17.0938  27.648            18      100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[52]/CK        DFF_X1        Rise  0.2040 0.0030 0.0250          0.949653                                    F             | 
|    outReg/Q_reg[52]/Q         DFF_X1        Rise  0.3190 0.1150 0.0280 1.05533  10       11.0553           1       100      F             | 
|    outReg/Q[52]                             Rise  0.3190 0.0000                                                                           | 
|    c[52]                                    Rise  0.3190 0.0000 0.0280          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1810        | 
--------------------------------------------------------------


 Timing Path to c[18] 
  
 Path Start Point : outReg/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1490 0.0010 0.0120          0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2030 0.0540 0.0290 5.66069  5.69792  11.3586           6       100      F    K        | 
| Data Path:                                                                                                                                | 
|    outReg/Q_reg[18]/CK        DFF_X1        Rise  0.2040 0.0010 0.0290          0.949653                                    F             | 
|    outReg/Q_reg[18]/Q         DFF_X1        Rise  0.3190 0.1150 0.0270 0.654798 10       10.6548           1       100      F             | 
|    outReg/Q[18]                             Rise  0.3190 0.0000                                                                           | 
|    c[18]                                    Rise  0.3190 0.0000 0.0270          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.235707 1.24879 1.48449           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1810        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 570M, CVMEM - 2133M, PVMEM - 2981M)
