# phd
The PhD, also known as the Doctor of Philosophy, is a research degree
## Table of Contents
* [Day 1: Introduction to iverilog and Yosys](https://github.com/khadijafahr/phd#day-1)
* ## DAY 1
 ### Introduction to iverilog and Yosys
 - RTL design:it is set of Verilog code which has intended functionality to meet with the required specification.
 - Iverilog simulator flow:
    -![image](https://user-images.githubusercontent.com/88780019/154971298-b6f5dd2d-2e04-46ba-9232-e130a0d7e9d3.png)
    
 - LAB activity:
   - Git cloning from repositories(sky130RTLDesignAndSynthesisWorkshop)
 - code 
   ```
   https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git

