{
	"meta": {
		"version": 2,
		"flow": [
			"Yosys.JsonHeader",
			"Yosys.Synthesis",
			"OpenROAD.CheckSDCFiles",
			"OpenROAD.Floorplan",
			"Odb.SetPowerConnections",
			"Odb.ManualMacroPlacement",
			"OpenROAD.TapEndcapInsertion",
			"OpenROAD.IOPlacement",
			"Odb.CustomIOPlacement",
			"OpenROAD.GlobalPlacement",
			"Odb.AddPDNObstructions",
			"OpenROAD.GeneratePDN",
			"OpenROAD.RepairDesignPostGPL",
			"OpenROAD.DetailedPlacement",
			"OpenROAD.CTS",
			"OpenROAD.CTS",
			"OpenROAD.ResizerTimingPostCTS",
			"OpenROAD.ResizerTimingPostCTS",
			"Odb.DiodesOnPorts",
			"Odb.HeuristicDiodeInsertion",
			"OpenROAD.DetailedPlacement",
			"OpenROAD.GlobalRouting",
			"OpenROAD.RepairDesignPostGRT",
			"OpenROAD.ResizerTimingPostGRT",
			"OpenROAD.ResizerTimingPostGRT",
			"OpenROAD.RepairAntennas",
			"OpenROAD.DetailedPlacement",
			"OpenROAD.DetailedRouting",
			"Checker.TrDRC",
			"Odb.ReportDisconnectedPins",
			"Odb.ReportWireLength",
			"OpenROAD.CheckAntennas",
			"Checker.WireLength",
			"OpenROAD.FillInsertion",
			"OpenROAD.RCX",
			"OpenROAD.STAPostPNR",
			"OpenROAD.STAPostPNR",
			"OpenROAD.IRDropReport",
			"Magic.StreamOut",
			"KLayout.StreamOut",
			"Magic.WriteLEF",
			"KLayout.XOR",
			"Checker.XOR",
			"Magic.DRC",
			"KLayout.DRC",
			"Checker.MagicDRC",
			"Checker.KLayoutDRC",
			"Magic.SpiceExtraction",
			"Checker.IllegalOverlap",
			"Netgen.LVS",
			"Checker.LVS"
		]
	},
	"DESIGN_NAME": "mgmt_core_wrapper",
	"CLOCK_PORT": "core_clk",
	"CLOCK_NET": "core_clk",
	"CLOCK_PERIOD": 25,
	"PNR_SDC_FILE": "dir::/base.sdc",
	"SIGNOFF_SDC_FILE": "dir::/signoff.sdc",
	"MAX_FANOUT_CONSTRAINT": 14,
	"FP_PIN_ORDER_CFG": "dir::/pin_order.cfg",
	"FP_SIZING": "absolute",
	"DIE_AREA": [0, 0, 2520, 740],
	"MACROS": {
		"DFFRAM128x32": {
			"gds": [
				"dir::/../../dependencies/OL-DFFRAM/layout/gds/DFFRAM128x32.gds.gz"
			],
			"lef": [
				"dir::/../../dependencies/OL-DFFRAM/layout/lef/DFFRAM128x32.lef"
			],
			"instances": {
				"__dut__.__uuf__.core_RAM128": {
					"location": [1925, 50],
					"orientation": "FS"
				}
			},
			"nl": [
				"dir::/../../dependencies/OL-DFFRAM/hdl/gl/DFFRAM128x32.v"
			],
			"spef": {
				"min_*": [
					"dir::/../../dependencies/OL-DFFRAM/timing/spef/DFFRAM128x32.min.spef"
				],
				"nom_*": [
					"dir::/../../dependencies/OL-DFFRAM/timing/spef/DFFRAM128x32.nom.spef"
				],
				"max_*": [
					"dir::/../../dependencies/OL-DFFRAM/timing/spef/DFFRAM128x32.max.spef"
				]
			},
			"lib": {
				"*": [
					"dir::/../../dependencies/OL-DFFRAM/timing/pt-etm/DFFRAM128x32/ff/DFFRAM128x32.nom.lib"
				]
			}
		},
		"DFFRAM256x32": {
			"gds": [
				"dir::/../../dependencies/OL-DFFRAM/layout/gds/DFFRAM256x32.gds.gz"
			],
			"lef": [
				"dir::/../../dependencies/OL-DFFRAM/layout/lef/DFFRAM256x32.lef"
			],
			"instances": {
				"__dut__.__uuf__.core_RAM256": {
					"location": [50, 50],
					"orientation": "FS"
				}
			},
			"nl": [
				"dir::/../../dependencies/OL-DFFRAM/hdl/gl/DFFRAM256x32.v"
			],
			"spef": {
				"min_*": [
					"dir::/../../dependencies/OL-DFFRAM/timing/spef/DFFRAM256x32.min.spef"
				],
				"nom_*": [
					"dir::/../../dependencies/OL-DFFRAM/timing/spef/DFFRAM256x32.nom.spef"
				],
				"max_*": [
					"dir::/../../dependencies/OL-DFFRAM/timing/spef/DFFRAM256x32.max.spef"
				]
			},
			"lib": {
				"*": [
					"dir::/../../dependencies/OL-DFFRAM/timing/pt-etm/DFFRAM256x32/ff/DFFRAM256x32.nom.lib"
				]
			}
		}
	},
	"PL_TIME_DRIVEN": true,
	"PL_WIRE_LENGTH_COEF": 0.10,
	"FP_PDN_CORE_RING": true,
	"FP_PDN_VPITCH": 50,
	"FP_PDN_HPITCH": 50,
	"FP_PDN_VSPACING": 10,
	"FP_PDN_HSPACING": 10,
	"FP_PDN_VWIDTH": 1.6,
	"FP_PDN_CORE_RING_VWIDTH": 1.6,
	"PL_RESIZER_DESIGN_OPTIMIZATIONS": true,
	"PL_RESIZER_TIMING_OPTIMIZATIONS": true,
	"PL_RESIZER_HOLD_SLACK_MARGIN": 0.15,
	"DESIGN_REPAIR_MAX_SLEW_PCT": 10,
	"DESIGN_REPAIR_MAX_CAP_PCT": 10,
	"GRT_ALLOW_CONGESTION": true,
	"GRT_OVERFLOW_ITERS": 30,
	"GLB_RESIZER_TIMING_OPTIMIZATIONS": true,
	"GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,
	"GRT_RESIZER_SETUP_SLACK_MARGIN": 0.2,
	"DESIGN_REPAIR_MAX_WIRE_LENGTH": 700,
	"GRT_DESIGN_REPAIR_MAX_WIRE_LENGTH": 1100,
	"GRT_ANTENNA_ITERS": 3,
	"VERILOG_FILES": [
		"dir::/mgmt_core_wrapper.tap.v"
	],
	"DEFAULT_CORNER": "max_ss_100C_1v60",
	"SYNTH_ELABORATE_ONLY": true,
	"CTS_MAX_CAP": 0.25,
	"CTS_CLK_MAX_WIRE_LENGTH": 800,
	"CTS_SINK_CLUSTERING_SIZE": 30,
	"CTS_SINK_CLUSTERING_MAX_DIAMETER": 140,
	"RT_CLOCK_MIN_LAYER": "met3",
	"DRT_THREADS": 24,
	"GRT_ADJUSTMENT": 0.05,
	"PL_TARGET_DENSITY_PCT": 42,
	"PDN_MACRO_CONNECTIONS": [
		".*RAM.* VPWR VGND VPWR VGND"
	],
	"MAGIC_DEF_LABELS": false
}