Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Mon Feb 19 14:52:20 2024
| Host             : ARM144-12 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.569        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.416        |
| Device Static (W)        | 0.153        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |       14 |       --- |             --- |
| Slice Logic             |     0.002 |     3687 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1527 |    133800 |            1.14 |
|   CARRY4                |    <0.001 |       47 |     33450 |            0.14 |
|   Register              |    <0.001 |      349 |    269200 |            0.13 |
|   Others                |     0.000 |     1075 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      408 |    133800 |            0.30 |
|   LUT as Shift Register |     0.000 |        1 |     46200 |           <0.01 |
| Signals                 |     0.011 |     3694 |       --- |             --- |
| Block RAM               |     0.002 |      256 |       365 |           70.14 |
| MMCM                    |     0.116 |        1 |        10 |           10.00 |
| PLL                     |     0.135 |        1 |        10 |           10.00 |
| I/O                     |     0.136 |       60 |       285 |           21.05 |
| Static Power            |     0.153 |          |           |                 |
| Total                   |     0.569 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.082 |       0.044 |      0.038 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.163 |       0.132 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.046 |       0.041 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.000 |      0.007 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-------------------------------------------------------------+-----------------+
| Clock                | Domain                                                      | Constraint (ns) |
+----------------------+-------------------------------------------------------------+-----------------+
| CLKFBIN              | Display_Gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            13.5 |
| CLKFBIN_1            | Display_Gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            13.5 |
| PixelClkIO           | Display_Gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk  |            13.5 |
| PixelClkIO_1         | Display_Gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk  |            13.5 |
| SerialClkIO          | Display_Gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk |             2.7 |
| SerialClkIO_1        | Display_Gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk |             2.7 |
| clk                  | clk                                                         |            10.0 |
| clk_out1_clk_wiz_0   | clk_wiz/inst/clk_out1_clk_wiz_0                             |            13.5 |
| clk_out1_clk_wiz_0_1 | clk_wiz/inst/clk_out1_clk_wiz_0                             |            13.5 |
| clkfbout_clk_wiz_0   | clk_wiz/inst/clkfbout_clk_wiz_0                             |            40.0 |
| clkfbout_clk_wiz_0_1 | clk_wiz/inst/clkfbout_clk_wiz_0                             |            40.0 |
| sys_clk_pin          | clk                                                         |            10.0 |
+----------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------+-----------+
| Name          | Power (W) |
+---------------+-----------+
| top           |     0.416 |
|   Display_Gen |     0.280 |
|     rgb2dvi   |     0.277 |
|       U0      |     0.277 |
|     vtc       |     0.002 |
|       U0      |     0.002 |
|   RectFill    |     0.004 |
|   VRAM        |     0.013 |
|     blk_mem   |     0.013 |
|       U0      |     0.013 |
|   clk_wiz     |     0.117 |
|     inst      |     0.117 |
|   pattern_gen |     0.001 |
+---------------+-----------+


