{"Source Block": ["oh/elink/hdl/etx_arbiter.v@95:127@HdlStmProcess", "\t\t\t\t                      txrd_fifo_packet[7:4];\n\n   assign txwr_ctrlmode[3:0] =  ecfg_tx_ctrlmode_bp ? ecfg_tx_ctrlmode[3:0] : \n\t\t\t\t                      txwr_fifo_packet[7:4];\n\n   always @ (posedge tx_lclk_div4)\n      if( reset ) \n\tbegin\n           etx_access         <= 1'b0;\n\t   etx_rr             <= 1'b0;//only way to differentiate between 'rr' and 'wr'\n\t   etx_packet[PW-1:0] <= 'd0;\n\tend \n      else if (txrr_fifo_read | txrd_fifo_read | txwr_fifo_read )\n\tbegin\n\t   etx_rr             <= txrr_fifo_read;\t   \n\t   etx_access         <= 1'b1;\t   \t   \n \t   etx_packet[PW-1:0] <= txrr_fifo_read ? txrr_fifo_packet[PW-1:0]   : \n \t\t\t         txrd_fifo_read ? {txrd_fifo_packet[PW-1:8], \n\t\t\t\t\t\t   txrd_ctrlmode[3:0],\n\t\t\t\t\t\t   txrd_fifo_packet[3:0]}    : \n                                                  {txwr_fifo_packet[PW-1:8], \n\t\t\t\t\t\t   txwr_ctrlmode[3:0],\n\t\t\t\t\t\t   txwr_fifo_packet[3:0]};\n \tend   \n      else if (~etx_io_wait)\n\tbegin\n\t   etx_access <= 1'b0;\t   \n\tend   \n   \t                                            \nendmodule // etx_arbiter\n/*\n  File: etx_arbiter.v\n \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[104, "\t   etx_rr             <= 1'b0;//only way to differentiate between 'rr' and 'wr'\n"]], "Add": [[104, "\t   etx_rr             <= 1'b0;//only way to diff between 'rr' and 'wr'\n"]]}}