DESIGN impl_1
PART xczu3eg-sbva484-1-e

CELL mem/ram_reg
  TILE BRAM_X2Y0
  CELLTYPE RAMB18E2
  LOC RAMB18_X0Y1
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 35
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 35
ENDCELL
