
L432KC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c8  08006b54  08006b54  00007b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800721c  0800721c  00009060  2**0
                  CONTENTS
  4 .ARM          00000008  0800721c  0800721c  0000821c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007224  08007224  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007224  08007224  00008224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007228  08007228  00008228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800722c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000330  20000060  0800728c  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  0800728c  00009390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f1db  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ee5  00000000  00000000  0002826b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d8  00000000  00000000  0002c150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001000  00000000  00000000  0002d628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025c66  00000000  00000000  0002e628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015cae  00000000  00000000  0005428e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de3f7  00000000  00000000  00069f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00148333  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006424  00000000  00000000  00148378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0014e79c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b3c 	.word	0x08006b3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08006b3c 	.word	0x08006b3c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b80:	f000 b96a 	b.w	8000e58 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9d08      	ldr	r5, [sp, #32]
 8000ba2:	460c      	mov	r4, r1
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d14e      	bne.n	8000c46 <__udivmoddi4+0xaa>
 8000ba8:	4694      	mov	ip, r2
 8000baa:	458c      	cmp	ip, r1
 8000bac:	4686      	mov	lr, r0
 8000bae:	fab2 f282 	clz	r2, r2
 8000bb2:	d962      	bls.n	8000c7a <__udivmoddi4+0xde>
 8000bb4:	b14a      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb6:	f1c2 0320 	rsb	r3, r2, #32
 8000bba:	4091      	lsls	r1, r2
 8000bbc:	fa20 f303 	lsr.w	r3, r0, r3
 8000bc0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bc4:	4319      	orrs	r1, r3
 8000bc6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bce:	fa1f f68c 	uxth.w	r6, ip
 8000bd2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bd6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bda:	fb07 1114 	mls	r1, r7, r4, r1
 8000bde:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be2:	fb04 f106 	mul.w	r1, r4, r6
 8000be6:	4299      	cmp	r1, r3
 8000be8:	d90a      	bls.n	8000c00 <__udivmoddi4+0x64>
 8000bea:	eb1c 0303 	adds.w	r3, ip, r3
 8000bee:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000bf2:	f080 8112 	bcs.w	8000e1a <__udivmoddi4+0x27e>
 8000bf6:	4299      	cmp	r1, r3
 8000bf8:	f240 810f 	bls.w	8000e1a <__udivmoddi4+0x27e>
 8000bfc:	3c02      	subs	r4, #2
 8000bfe:	4463      	add	r3, ip
 8000c00:	1a59      	subs	r1, r3, r1
 8000c02:	fa1f f38e 	uxth.w	r3, lr
 8000c06:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c0a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c0e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c12:	fb00 f606 	mul.w	r6, r0, r6
 8000c16:	429e      	cmp	r6, r3
 8000c18:	d90a      	bls.n	8000c30 <__udivmoddi4+0x94>
 8000c1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c22:	f080 80fc 	bcs.w	8000e1e <__udivmoddi4+0x282>
 8000c26:	429e      	cmp	r6, r3
 8000c28:	f240 80f9 	bls.w	8000e1e <__udivmoddi4+0x282>
 8000c2c:	4463      	add	r3, ip
 8000c2e:	3802      	subs	r0, #2
 8000c30:	1b9b      	subs	r3, r3, r6
 8000c32:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c36:	2100      	movs	r1, #0
 8000c38:	b11d      	cbz	r5, 8000c42 <__udivmoddi4+0xa6>
 8000c3a:	40d3      	lsrs	r3, r2
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c46:	428b      	cmp	r3, r1
 8000c48:	d905      	bls.n	8000c56 <__udivmoddi4+0xba>
 8000c4a:	b10d      	cbz	r5, 8000c50 <__udivmoddi4+0xb4>
 8000c4c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c50:	2100      	movs	r1, #0
 8000c52:	4608      	mov	r0, r1
 8000c54:	e7f5      	b.n	8000c42 <__udivmoddi4+0xa6>
 8000c56:	fab3 f183 	clz	r1, r3
 8000c5a:	2900      	cmp	r1, #0
 8000c5c:	d146      	bne.n	8000cec <__udivmoddi4+0x150>
 8000c5e:	42a3      	cmp	r3, r4
 8000c60:	d302      	bcc.n	8000c68 <__udivmoddi4+0xcc>
 8000c62:	4290      	cmp	r0, r2
 8000c64:	f0c0 80f0 	bcc.w	8000e48 <__udivmoddi4+0x2ac>
 8000c68:	1a86      	subs	r6, r0, r2
 8000c6a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c6e:	2001      	movs	r0, #1
 8000c70:	2d00      	cmp	r5, #0
 8000c72:	d0e6      	beq.n	8000c42 <__udivmoddi4+0xa6>
 8000c74:	e9c5 6300 	strd	r6, r3, [r5]
 8000c78:	e7e3      	b.n	8000c42 <__udivmoddi4+0xa6>
 8000c7a:	2a00      	cmp	r2, #0
 8000c7c:	f040 8090 	bne.w	8000da0 <__udivmoddi4+0x204>
 8000c80:	eba1 040c 	sub.w	r4, r1, ip
 8000c84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c88:	fa1f f78c 	uxth.w	r7, ip
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c92:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c96:	fb08 4416 	mls	r4, r8, r6, r4
 8000c9a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c9e:	fb07 f006 	mul.w	r0, r7, r6
 8000ca2:	4298      	cmp	r0, r3
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x11c>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x11a>
 8000cb0:	4298      	cmp	r0, r3
 8000cb2:	f200 80cd 	bhi.w	8000e50 <__udivmoddi4+0x2b4>
 8000cb6:	4626      	mov	r6, r4
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	fa1f f38e 	uxth.w	r3, lr
 8000cbe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cc2:	fb08 4410 	mls	r4, r8, r0, r4
 8000cc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cca:	fb00 f707 	mul.w	r7, r0, r7
 8000cce:	429f      	cmp	r7, r3
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0x148>
 8000cd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x146>
 8000cdc:	429f      	cmp	r7, r3
 8000cde:	f200 80b0 	bhi.w	8000e42 <__udivmoddi4+0x2a6>
 8000ce2:	4620      	mov	r0, r4
 8000ce4:	1bdb      	subs	r3, r3, r7
 8000ce6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cea:	e7a5      	b.n	8000c38 <__udivmoddi4+0x9c>
 8000cec:	f1c1 0620 	rsb	r6, r1, #32
 8000cf0:	408b      	lsls	r3, r1
 8000cf2:	fa22 f706 	lsr.w	r7, r2, r6
 8000cf6:	431f      	orrs	r7, r3
 8000cf8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cfc:	fa04 f301 	lsl.w	r3, r4, r1
 8000d00:	ea43 030c 	orr.w	r3, r3, ip
 8000d04:	40f4      	lsrs	r4, r6
 8000d06:	fa00 f801 	lsl.w	r8, r0, r1
 8000d0a:	0c38      	lsrs	r0, r7, #16
 8000d0c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d10:	fbb4 fef0 	udiv	lr, r4, r0
 8000d14:	fa1f fc87 	uxth.w	ip, r7
 8000d18:	fb00 441e 	mls	r4, r0, lr, r4
 8000d1c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d20:	fb0e f90c 	mul.w	r9, lr, ip
 8000d24:	45a1      	cmp	r9, r4
 8000d26:	fa02 f201 	lsl.w	r2, r2, r1
 8000d2a:	d90a      	bls.n	8000d42 <__udivmoddi4+0x1a6>
 8000d2c:	193c      	adds	r4, r7, r4
 8000d2e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d32:	f080 8084 	bcs.w	8000e3e <__udivmoddi4+0x2a2>
 8000d36:	45a1      	cmp	r9, r4
 8000d38:	f240 8081 	bls.w	8000e3e <__udivmoddi4+0x2a2>
 8000d3c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d40:	443c      	add	r4, r7
 8000d42:	eba4 0409 	sub.w	r4, r4, r9
 8000d46:	fa1f f983 	uxth.w	r9, r3
 8000d4a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d4e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d52:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d56:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	d907      	bls.n	8000d6e <__udivmoddi4+0x1d2>
 8000d5e:	193c      	adds	r4, r7, r4
 8000d60:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000d64:	d267      	bcs.n	8000e36 <__udivmoddi4+0x29a>
 8000d66:	45a4      	cmp	ip, r4
 8000d68:	d965      	bls.n	8000e36 <__udivmoddi4+0x29a>
 8000d6a:	3b02      	subs	r3, #2
 8000d6c:	443c      	add	r4, r7
 8000d6e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d72:	fba0 9302 	umull	r9, r3, r0, r2
 8000d76:	eba4 040c 	sub.w	r4, r4, ip
 8000d7a:	429c      	cmp	r4, r3
 8000d7c:	46ce      	mov	lr, r9
 8000d7e:	469c      	mov	ip, r3
 8000d80:	d351      	bcc.n	8000e26 <__udivmoddi4+0x28a>
 8000d82:	d04e      	beq.n	8000e22 <__udivmoddi4+0x286>
 8000d84:	b155      	cbz	r5, 8000d9c <__udivmoddi4+0x200>
 8000d86:	ebb8 030e 	subs.w	r3, r8, lr
 8000d8a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d8e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d92:	40cb      	lsrs	r3, r1
 8000d94:	431e      	orrs	r6, r3
 8000d96:	40cc      	lsrs	r4, r1
 8000d98:	e9c5 6400 	strd	r6, r4, [r5]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	e750      	b.n	8000c42 <__udivmoddi4+0xa6>
 8000da0:	f1c2 0320 	rsb	r3, r2, #32
 8000da4:	fa20 f103 	lsr.w	r1, r0, r3
 8000da8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dac:	fa24 f303 	lsr.w	r3, r4, r3
 8000db0:	4094      	lsls	r4, r2
 8000db2:	430c      	orrs	r4, r1
 8000db4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dbc:	fa1f f78c 	uxth.w	r7, ip
 8000dc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc4:	fb08 3110 	mls	r1, r8, r0, r3
 8000dc8:	0c23      	lsrs	r3, r4, #16
 8000dca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dce:	fb00 f107 	mul.w	r1, r0, r7
 8000dd2:	4299      	cmp	r1, r3
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x24c>
 8000dd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dda:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000dde:	d22c      	bcs.n	8000e3a <__udivmoddi4+0x29e>
 8000de0:	4299      	cmp	r1, r3
 8000de2:	d92a      	bls.n	8000e3a <__udivmoddi4+0x29e>
 8000de4:	3802      	subs	r0, #2
 8000de6:	4463      	add	r3, ip
 8000de8:	1a5b      	subs	r3, r3, r1
 8000dea:	b2a4      	uxth	r4, r4
 8000dec:	fbb3 f1f8 	udiv	r1, r3, r8
 8000df0:	fb08 3311 	mls	r3, r8, r1, r3
 8000df4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000df8:	fb01 f307 	mul.w	r3, r1, r7
 8000dfc:	42a3      	cmp	r3, r4
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x276>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e08:	d213      	bcs.n	8000e32 <__udivmoddi4+0x296>
 8000e0a:	42a3      	cmp	r3, r4
 8000e0c:	d911      	bls.n	8000e32 <__udivmoddi4+0x296>
 8000e0e:	3902      	subs	r1, #2
 8000e10:	4464      	add	r4, ip
 8000e12:	1ae4      	subs	r4, r4, r3
 8000e14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e18:	e739      	b.n	8000c8e <__udivmoddi4+0xf2>
 8000e1a:	4604      	mov	r4, r0
 8000e1c:	e6f0      	b.n	8000c00 <__udivmoddi4+0x64>
 8000e1e:	4608      	mov	r0, r1
 8000e20:	e706      	b.n	8000c30 <__udivmoddi4+0x94>
 8000e22:	45c8      	cmp	r8, r9
 8000e24:	d2ae      	bcs.n	8000d84 <__udivmoddi4+0x1e8>
 8000e26:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e2a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e2e:	3801      	subs	r0, #1
 8000e30:	e7a8      	b.n	8000d84 <__udivmoddi4+0x1e8>
 8000e32:	4631      	mov	r1, r6
 8000e34:	e7ed      	b.n	8000e12 <__udivmoddi4+0x276>
 8000e36:	4603      	mov	r3, r0
 8000e38:	e799      	b.n	8000d6e <__udivmoddi4+0x1d2>
 8000e3a:	4630      	mov	r0, r6
 8000e3c:	e7d4      	b.n	8000de8 <__udivmoddi4+0x24c>
 8000e3e:	46d6      	mov	lr, sl
 8000e40:	e77f      	b.n	8000d42 <__udivmoddi4+0x1a6>
 8000e42:	4463      	add	r3, ip
 8000e44:	3802      	subs	r0, #2
 8000e46:	e74d      	b.n	8000ce4 <__udivmoddi4+0x148>
 8000e48:	4606      	mov	r6, r0
 8000e4a:	4623      	mov	r3, r4
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	e70f      	b.n	8000c70 <__udivmoddi4+0xd4>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	4463      	add	r3, ip
 8000e54:	e730      	b.n	8000cb8 <__udivmoddi4+0x11c>
 8000e56:	bf00      	nop

08000e58 <__aeabi_idiv0>:
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <_ZN3AppC1EP17TIM_HandleTypeDefP20__UART_HandleTypeDef>:
#include "app/App.hpp"
#include "app/util/MemoryMonitor.hpp"

App::App(TIM_HandleTypeDef* htim, UART_HandleTypeDef* huart)
 8000e5c:	b590      	push	{r4, r7, lr}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
: timerManager(htim),
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	68b9      	ldr	r1, [r7, #8]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f000 f910 	bl	8001092 <_ZN12TimerManagerC1EP17TIM_HandleTypeDef>
				ledController(new LedController(LD3_GPIO_Port, LD3_Pin))
 8000e72:	2010      	movs	r0, #16
 8000e74:	f004 ff6e 	bl	8005d54 <_Znwj>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	461c      	mov	r4, r3
 8000e7c:	2208      	movs	r2, #8
 8000e7e:	490c      	ldr	r1, [pc, #48]	@ (8000eb0 <_ZN3AppC1EP17TIM_HandleTypeDefP20__UART_HandleTypeDef+0x54>)
 8000e80:	4620      	mov	r0, r4
 8000e82:	f000 f8bf 	bl	8001004 <_ZN13LedControllerC1EP12GPIO_TypeDeft>
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	609c      	str	r4, [r3, #8]
{
	// Inicijalizacija modula
	DebugLogger::getInstance().init(huart);
 8000e8a:	f000 f931 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	6879      	ldr	r1, [r7, #4]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 f962 	bl	800115c <_ZN11DebugLogger4initEP20__UART_HandleTypeDef>

	LOG("App Constructor Initialized\r\n");
 8000e98:	f000 f92a 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	4905      	ldr	r1, [pc, #20]	@ (8000eb4 <_ZN3AppC1EP17TIM_HandleTypeDefP20__UART_HandleTypeDef+0x58>)
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f000 f96d 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
}
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd90      	pop	{r4, r7, pc}
 8000eb0:	48000400 	.word	0x48000400
 8000eb4:	08006b54 	.word	0x08006b54

08000eb8 <_ZN3App4initEv>:

void App::init()
{
 8000eb8:	b590      	push	{r4, r7, lr}
 8000eba:	b087      	sub	sp, #28
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	// Inicijalizacija, ako je potrebna dodatna konfiguracija
	LOG("App Initialized\r\n");
 8000ec0:	f000 f916 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	4928      	ldr	r1, [pc, #160]	@ (8000f68 <_ZN3App4initEv+0xb0>)
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f000 f959 	bl	8001180 <_ZN11DebugLogger3logEPKcz>

	MemoryMonitor& monitor = MemoryMonitor::getInstance();
 8000ece:	f000 f9f5 	bl	80012bc <_ZN13MemoryMonitor11getInstanceEv>
 8000ed2:	6178      	str	r0, [r7, #20]

	void* ptr1 = monitor.monitoredMalloc(100);
 8000ed4:	2164      	movs	r1, #100	@ 0x64
 8000ed6:	6978      	ldr	r0, [r7, #20]
 8000ed8:	f000 faa5 	bl	8001426 <_ZN13MemoryMonitor15monitoredMallocEj>
 8000edc:	6138      	str	r0, [r7, #16]
	void* ptr2 = monitor.monitoredMalloc(200);
 8000ede:	21c8      	movs	r1, #200	@ 0xc8
 8000ee0:	6978      	ldr	r0, [r7, #20]
 8000ee2:	f000 faa0 	bl	8001426 <_ZN13MemoryMonitor15monitoredMallocEj>
 8000ee6:	60f8      	str	r0, [r7, #12]

	LOG("Total allocated memory: %d bytes\r\n", monitor.getTotalAllocatedMemory());
 8000ee8:	f000 f902 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8000eec:	4604      	mov	r4, r0
 8000eee:	6978      	ldr	r0, [r7, #20]
 8000ef0:	f000 fb09 	bl	8001506 <_ZNK13MemoryMonitor23getTotalAllocatedMemoryEv>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	491c      	ldr	r1, [pc, #112]	@ (8000f6c <_ZN3App4initEv+0xb4>)
 8000efa:	4620      	mov	r0, r4
 8000efc:	f000 f940 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Current allocated memory: %d bytes\r\n", monitor.getCurrentAllocatedMemory());
 8000f00:	f000 f8f6 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8000f04:	4604      	mov	r4, r0
 8000f06:	6978      	ldr	r0, [r7, #20]
 8000f08:	f000 fb09 	bl	800151e <_ZNK13MemoryMonitor25getCurrentAllocatedMemoryEv>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	461a      	mov	r2, r3
 8000f10:	4917      	ldr	r1, [pc, #92]	@ (8000f70 <_ZN3App4initEv+0xb8>)
 8000f12:	4620      	mov	r0, r4
 8000f14:	f000 f934 	bl	8001180 <_ZN11DebugLogger3logEPKcz>

	monitor.monitoredFree(ptr1);
 8000f18:	6939      	ldr	r1, [r7, #16]
 8000f1a:	6978      	ldr	r0, [r7, #20]
 8000f1c:	f000 faac 	bl	8001478 <_ZN13MemoryMonitor13monitoredFreeEPv>
	monitor.monitoredFree(ptr2);
 8000f20:	68f9      	ldr	r1, [r7, #12]
 8000f22:	6978      	ldr	r0, [r7, #20]
 8000f24:	f000 faa8 	bl	8001478 <_ZN13MemoryMonitor13monitoredFreeEPv>

	LOG("Total allocated memory: %d bytes\r\n", monitor.getTotalAllocatedMemory());
 8000f28:	f000 f8e2 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8000f2c:	4604      	mov	r4, r0
 8000f2e:	6978      	ldr	r0, [r7, #20]
 8000f30:	f000 fae9 	bl	8001506 <_ZNK13MemoryMonitor23getTotalAllocatedMemoryEv>
 8000f34:	4603      	mov	r3, r0
 8000f36:	461a      	mov	r2, r3
 8000f38:	490c      	ldr	r1, [pc, #48]	@ (8000f6c <_ZN3App4initEv+0xb4>)
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	f000 f920 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Current allocated memory: %d bytes\r\n", monitor.getCurrentAllocatedMemory());
 8000f40:	f000 f8d6 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8000f44:	4604      	mov	r4, r0
 8000f46:	6978      	ldr	r0, [r7, #20]
 8000f48:	f000 fae9 	bl	800151e <_ZNK13MemoryMonitor25getCurrentAllocatedMemoryEv>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4907      	ldr	r1, [pc, #28]	@ (8000f70 <_ZN3App4initEv+0xb8>)
 8000f52:	4620      	mov	r0, r4
 8000f54:	f000 f914 	bl	8001180 <_ZN11DebugLogger3logEPKcz>

	monitor.printMemoryUsage();
 8000f58:	6978      	ldr	r0, [r7, #20]
 8000f5a:	f000 faed 	bl	8001538 <_ZNK13MemoryMonitor16printMemoryUsageEv>
}
 8000f5e:	bf00      	nop
 8000f60:	371c      	adds	r7, #28
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd90      	pop	{r4, r7, pc}
 8000f66:	bf00      	nop
 8000f68:	08006b74 	.word	0x08006b74
 8000f6c:	08006b88 	.word	0x08006b88
 8000f70:	08006bac 	.word	0x08006bac

08000f74 <_ZN3App4loopEv>:

void App::loop()
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	ledController->update(timerManager.getElapsedTime());
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	689c      	ldr	r4, [r3, #8]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 f8a7 	bl	80010d6 <_ZNK12TimerManager14getElapsedTimeEv>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4620      	mov	r0, r4
 8000f8e:	f000 f86a 	bl	8001066 <_ZN13LedController6updateEm>
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd90      	pop	{r4, r7, pc}
	...

08000f9c <App_Init>:
extern UART_HandleTypeDef huart2;

App* app = nullptr;

extern "C" void App_Init()
{
 8000f9c:	b598      	push	{r3, r4, r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
	app = new App(&htim2, &huart2);
 8000fa0:	200c      	movs	r0, #12
 8000fa2:	f004 fed7 	bl	8005d54 <_Znwj>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	461c      	mov	r4, r3
 8000faa:	4a07      	ldr	r2, [pc, #28]	@ (8000fc8 <App_Init+0x2c>)
 8000fac:	4907      	ldr	r1, [pc, #28]	@ (8000fcc <App_Init+0x30>)
 8000fae:	4620      	mov	r0, r4
 8000fb0:	f7ff ff54 	bl	8000e5c <_ZN3AppC1EP17TIM_HandleTypeDefP20__UART_HandleTypeDef>
 8000fb4:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <App_Init+0x34>)
 8000fb6:	601c      	str	r4, [r3, #0]
	app->init();
 8000fb8:	4b05      	ldr	r3, [pc, #20]	@ (8000fd0 <App_Init+0x34>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff ff7b 	bl	8000eb8 <_ZN3App4initEv>
}
 8000fc2:	bf00      	nop
 8000fc4:	bd98      	pop	{r3, r4, r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	200000fc 	.word	0x200000fc
 8000fcc:	200000b0 	.word	0x200000b0
 8000fd0:	2000007c 	.word	0x2000007c

08000fd4 <App_Loop>:

extern "C" void App_Loop()
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
	app->loop();
 8000fd8:	4b03      	ldr	r3, [pc, #12]	@ (8000fe8 <App_Loop+0x14>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ffc9 	bl	8000f74 <_ZN3App4loopEv>
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	2000007c 	.word	0x2000007c

08000fec <App_TIM2_IRQHandler>:
	delete app;
	app = nullptr;
}

extern "C" void App_TIM2_IRQHandler()
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	app->timerManager.handleInterrupt();
 8000ff0:	4b03      	ldr	r3, [pc, #12]	@ (8001000 <App_TIM2_IRQHandler+0x14>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f000 f85f 	bl	80010b8 <_ZN12TimerManager15handleInterruptEv>
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	2000007c 	.word	0x2000007c

08001004 <_ZN13LedControllerC1EP12GPIO_TypeDeft>:
#include "app/model/LedController.hpp"
#include "app/util/DebugLogger.hpp"

LedController::LedController(GPIO_TypeDef* port, uint16_t pin)
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	4613      	mov	r3, r2
 8001010:	80fb      	strh	r3, [r7, #6]
: port(port), pin(pin), lastToggleTime(0), state(false)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	68ba      	ldr	r2, [r7, #8]
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	88fa      	ldrh	r2, [r7, #6]
 800101c:	809a      	strh	r2, [r3, #4]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2200      	movs	r2, #0
 8001028:	731a      	strb	r2, [r3, #12]
{
}
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	4618      	mov	r0, r3
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <_ZN13LedController9toggleLedEv>:

void LedController::toggleLed()
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(port, pin);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	889b      	ldrh	r3, [r3, #4]
 8001048:	4619      	mov	r1, r3
 800104a:	4610      	mov	r0, r2
 800104c:	f002 fb6e 	bl	800372c <HAL_GPIO_TogglePin>
	state = !state;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	7b1b      	ldrb	r3, [r3, #12]
 8001054:	f083 0301 	eor.w	r3, r3, #1
 8001058:	b2da      	uxtb	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	731a      	strb	r2, [r3, #12]
	//LOG("Pin toggled at elapsed time: %lu ms\r\n", lastToggleTime)
	;
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <_ZN13LedController6updateEm>:

void LedController::update(uint32_t elapsedTime)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
 800106e:	6039      	str	r1, [r7, #0]
	if((elapsedTime - lastToggleTime) >= 300)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	683a      	ldr	r2, [r7, #0]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800107c:	d305      	bcc.n	800108a <_ZN13LedController6updateEm+0x24>
	{ // Change this value to adjust the toggle interval
		toggleLed();
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ffda 	bl	8001038 <_ZN13LedController9toggleLedEv>
		lastToggleTime = elapsedTime;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	683a      	ldr	r2, [r7, #0]
 8001088:	609a      	str	r2, [r3, #8]
	}
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <_ZN12TimerManagerC1EP17TIM_HandleTypeDef>:
#include "app/model/TimerManager.hpp"

TimerManager::TimerManager(TIM_HandleTypeDef* htim)
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
 800109a:	6039      	str	r1, [r7, #0]
: htim(htim), elapsedTime(0)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2200      	movs	r2, #0
 80010a6:	605a      	str	r2, [r3, #4]
{
	HAL_TIM_Base_Start_IT(htim);
 80010a8:	6838      	ldr	r0, [r7, #0]
 80010aa:	f003 fd55 	bl	8004b58 <HAL_TIM_Base_Start_IT>
}
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4618      	mov	r0, r3
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <_ZN12TimerManager15handleInterruptEv>:

void TimerManager::handleInterrupt()
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	elapsedTime++;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	1c5a      	adds	r2, r3, #1
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	605a      	str	r2, [r3, #4]
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <_ZNK12TimerManager14getElapsedTimeEv>:

uint32_t TimerManager::getElapsedTime() const
{
 80010d6:	b480      	push	{r7}
 80010d8:	b083      	sub	sp, #12
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
	return elapsedTime;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	685b      	ldr	r3, [r3, #4]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <_ZN11DebugLogger11getInstanceEv>:
#include "app/util/DebugLogger.hpp"

DebugLogger& DebugLogger::getInstance()
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	static DebugLogger instance;
 80010f4:	4b10      	ldr	r3, [pc, #64]	@ (8001138 <_ZN11DebugLogger11getInstanceEv+0x48>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f3bf 8f5b 	dmb	ish
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b00      	cmp	r3, #0
 8001102:	bf0c      	ite	eq
 8001104:	2301      	moveq	r3, #1
 8001106:	2300      	movne	r3, #0
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	d010      	beq.n	8001130 <_ZN11DebugLogger11getInstanceEv+0x40>
 800110e:	480a      	ldr	r0, [pc, #40]	@ (8001138 <_ZN11DebugLogger11getInstanceEv+0x48>)
 8001110:	f004 fe11 	bl	8005d36 <__cxa_guard_acquire>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	bf14      	ite	ne
 800111a:	2301      	movne	r3, #1
 800111c:	2300      	moveq	r3, #0
 800111e:	b2db      	uxtb	r3, r3
 8001120:	2b00      	cmp	r3, #0
 8001122:	d005      	beq.n	8001130 <_ZN11DebugLogger11getInstanceEv+0x40>
 8001124:	4805      	ldr	r0, [pc, #20]	@ (800113c <_ZN11DebugLogger11getInstanceEv+0x4c>)
 8001126:	f000 f80b 	bl	8001140 <_ZN11DebugLoggerC1Ev>
 800112a:	4803      	ldr	r0, [pc, #12]	@ (8001138 <_ZN11DebugLogger11getInstanceEv+0x48>)
 800112c:	f004 fe0f 	bl	8005d4e <__cxa_guard_release>
	return instance;
 8001130:	4b02      	ldr	r3, [pc, #8]	@ (800113c <_ZN11DebugLogger11getInstanceEv+0x4c>)
}
 8001132:	4618      	mov	r0, r3
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000084 	.word	0x20000084
 800113c:	20000080 	.word	0x20000080

08001140 <_ZN11DebugLoggerC1Ev>:

DebugLogger::DebugLogger() : huart(nullptr)
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
{
}
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4618      	mov	r0, r3
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <_ZN11DebugLogger4initEP20__UART_HandleTypeDef>:

void DebugLogger::init(UART_HandleTypeDef* huart)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
	this->huart = huart;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	683a      	ldr	r2, [r7, #0]
 800116a:	601a      	str	r2, [r3, #0]

	log("DebugLogger Initialized\r\n");
 800116c:	4903      	ldr	r1, [pc, #12]	@ (800117c <_ZN11DebugLogger4initEP20__UART_HandleTypeDef+0x20>)
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f000 f806 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	08006bd4 	.word	0x08006bd4

08001180 <_ZN11DebugLogger3logEPKcz>:

void DebugLogger::log(const char* format, ...)
{
 8001180:	b40e      	push	{r1, r2, r3}
 8001182:	b590      	push	{r4, r7, lr}
 8001184:	b0a4      	sub	sp, #144	@ 0x90
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
	if(huart)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d01c      	beq.n	80011cc <_ZN11DebugLogger3logEPKcz+0x4c>
	{
		char buffer[128];
		va_list args;
		va_start(args, format);
 8001192:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001196:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		vsnprintf(buffer, sizeof(buffer), format, args);
 800119a:	f107 000c 	add.w	r0, r7, #12
 800119e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80011a2:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80011a6:	2180      	movs	r1, #128	@ 0x80
 80011a8:	f005 f814 	bl	80061d4 <vsniprintf>
		va_end(args);
		HAL_UART_Transmit(huart, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681c      	ldr	r4, [r3, #0]
 80011b0:	f107 030c 	add.w	r3, r7, #12
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f80b 	bl	80001d0 <strlen>
 80011ba:	4603      	mov	r3, r0
 80011bc:	b29a      	uxth	r2, r3
 80011be:	f107 010c 	add.w	r1, r7, #12
 80011c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011c6:	4620      	mov	r0, r4
 80011c8:	f004 f8e8 	bl	800539c <HAL_UART_Transmit>
	}
}
 80011cc:	bf00      	nop
 80011ce:	3790      	adds	r7, #144	@ 0x90
 80011d0:	46bd      	mov	sp, r7
 80011d2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80011d6:	b003      	add	sp, #12
 80011d8:	4770      	bx	lr

080011da <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80011da:	b480      	push	{r7}
 80011dc:	b083      	sub	sp, #12
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
 80011e2:	6039      	str	r1, [r7, #0]
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	4618      	mov	r0, r3
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr

080011f2 <_ZNSt8__detail15_Hash_node_baseC1Ev>:
   */
  struct _Hash_node_base
  {
    _Hash_node_base* _M_nxt;

    _Hash_node_base() noexcept : _M_nxt() { }
 80011f2:	b480      	push	{r7}
 80011f4:	b083      	sub	sp, #12
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4618      	mov	r0, r3
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr

0800120e <_ZNKSt8__detail18_Mod_range_hashingclEjj>:
    typedef std::size_t first_argument_type;
    typedef std::size_t second_argument_type;
    typedef std::size_t result_type;

    result_type
    operator()(first_argument_type __num,
 800120e:	b480      	push	{r7}
 8001210:	b085      	sub	sp, #20
 8001212:	af00      	add	r7, sp, #0
 8001214:	60f8      	str	r0, [r7, #12]
 8001216:	60b9      	str	r1, [r7, #8]
 8001218:	607a      	str	r2, [r7, #4]
	       second_argument_type __den) const noexcept
    { return __num % __den; }
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001222:	6879      	ldr	r1, [r7, #4]
 8001224:	fb01 f202 	mul.w	r2, r1, r2
 8001228:	1a9b      	subs	r3, r3, r2
 800122a:	4618      	mov	r0, r3
 800122c:	3714      	adds	r7, #20
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <_ZNSt8__detail20_Prime_rehash_policyC1Ef>:
  /// smallest prime that keeps the load factor small enough.
  struct _Prime_rehash_policy
  {
    using __has_load_factor = true_type;

    _Prime_rehash_policy(float __z = 1.0) noexcept
 8001236:	b480      	push	{r7}
 8001238:	b083      	sub	sp, #12
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	ed87 0a00 	vstr	s0, [r7]
    : _M_max_load_factor(__z), _M_next_resize(0) { }
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2200      	movs	r2, #0
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4618      	mov	r0, r3
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <_ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv>:
		   std::size_t __n_ins) const;

    typedef std::size_t _State;

    _State
    _M_state() const
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
    { return _M_next_resize; }
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	4618      	mov	r0, r3
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEED1Ev>:
   */
  template<typename _Key, typename _Tp,
	   typename _Hash = hash<_Key>,
	   typename _Pred = equal_to<_Key>,
	   typename _Alloc = allocator<std::pair<const _Key, _Tp>>>
    class unordered_map
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4618      	mov	r0, r3
 8001280:	f000 fa3a 	bl	80016f8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEED1Ev>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <_ZN13MemoryMonitorD1Ev>:
extern char _sbss;
extern char _ebss;
extern char _sdata;
extern char _edata;

class MemoryMonitor
 800128e:	b580      	push	{r7, lr}
 8001290:	b082      	sub	sp, #8
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	3308      	adds	r3, #8
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff ffea 	bl	8001274 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEED1Ev>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <__tcf_0>:
#include "app/util/MemoryMonitor.hpp"
#include "app/util/DebugLogger.hpp"

MemoryMonitor& MemoryMonitor::getInstance()
{
	static MemoryMonitor instance;
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	4801      	ldr	r0, [pc, #4]	@ (80012b8 <__tcf_0+0xc>)
 80012b2:	f7ff ffec 	bl	800128e <_ZN13MemoryMonitorD1Ev>
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000088 	.word	0x20000088

080012bc <_ZN13MemoryMonitor11getInstanceEv>:
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	static MemoryMonitor instance;
 80012c0:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <_ZN13MemoryMonitor11getInstanceEv+0x4c>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f3bf 8f5b 	dmb	ish
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	bf0c      	ite	eq
 80012d0:	2301      	moveq	r3, #1
 80012d2:	2300      	movne	r3, #0
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d013      	beq.n	8001302 <_ZN13MemoryMonitor11getInstanceEv+0x46>
 80012da:	480b      	ldr	r0, [pc, #44]	@ (8001308 <_ZN13MemoryMonitor11getInstanceEv+0x4c>)
 80012dc:	f004 fd2b 	bl	8005d36 <__cxa_guard_acquire>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	bf14      	ite	ne
 80012e6:	2301      	movne	r3, #1
 80012e8:	2300      	moveq	r3, #0
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d008      	beq.n	8001302 <_ZN13MemoryMonitor11getInstanceEv+0x46>
 80012f0:	4806      	ldr	r0, [pc, #24]	@ (800130c <_ZN13MemoryMonitor11getInstanceEv+0x50>)
 80012f2:	f000 f884 	bl	80013fe <_ZN13MemoryMonitorC1Ev>
 80012f6:	4806      	ldr	r0, [pc, #24]	@ (8001310 <_ZN13MemoryMonitor11getInstanceEv+0x54>)
 80012f8:	f004 fe71 	bl	8005fde <atexit>
 80012fc:	4802      	ldr	r0, [pc, #8]	@ (8001308 <_ZN13MemoryMonitor11getInstanceEv+0x4c>)
 80012fe:	f004 fd26 	bl	8005d4e <__cxa_guard_release>
	return instance;
 8001302:	4b02      	ldr	r3, [pc, #8]	@ (800130c <_ZN13MemoryMonitor11getInstanceEv+0x50>)
}
 8001304:	4618      	mov	r0, r3
 8001306:	bd80      	pop	{r7, pc}
 8001308:	200000ac 	.word	0x200000ac
 800130c:	20000088 	.word	0x20000088
 8001310:	080012ad 	.word	0x080012ad

08001314 <_ZNSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EEC1Ev>:
    protected:
      typedef std::size_t 				__hash_code;

      // We need the default constructor for the local iterators and _Hashtable
      // default constructor.
      _Hash_code_base() = default;
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f000 f9fd 	bl	800171c <_ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIPvELb1EEC1Ev>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4618      	mov	r0, r3
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <_ZNSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEEC1Ev>:
      _S_node_equals(const _Hash_node_code_cache<true>& __lhn,
		     const _Hash_node_code_cache<true>& __rhn)
      { return __lhn._M_hash_code == __rhn._M_hash_code; }

    protected:
      _Hashtable_base() = default;
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff ffed 	bl	8001314 <_ZNSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EEC1Ev>
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f000 f9f9 	bl	8001732 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIPvELb1EEC1Ev>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKPvjELb0EEEELb1EED1Ev>:
    struct _Hashtable_ebo_helper<_Nm, _Tp, true>
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 fa04 	bl	8001760 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEED1Ev>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEEC1Ev>:
      using __buckets_alloc_type =
	__alloc_rebind<__node_alloc_type, __node_base_ptr>;
      using __buckets_alloc_traits = std::allocator_traits<__buckets_alloc_type>;
      using __buckets_ptr = __node_base_ptr*;

      _Hashtable_alloc() = default;
 8001362:	b580      	push	{r7, lr}
 8001364:	b082      	sub	sp, #8
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f000 f9ec 	bl	8001748 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKPvjELb0EEEELb1EEC1Ev>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEED1Ev>:
    struct _Hashtable_alloc : private _Hashtable_ebo_helper<0, _NodeAlloc>
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff ffe1 	bl	800134a <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKPvjELb0EEEELb1EED1Ev>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1Ev>:
		   const _Hash&, const _Equal&, const allocator_type&,
		   false_type __uks);

    public:
      // Constructor, destructor, assignment, swap
      _Hashtable() = default;
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff ffc6 	bl	800132c <_ZNSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEEC1Ev>
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff ffde 	bl	8001362 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEEC1Ev>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f103 0218 	add.w	r2, r3, #24
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2201      	movs	r2, #1
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3308      	adds	r3, #8
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff ff19 	bl	80011f2 <_ZNSt8__detail15_Hash_node_baseC1Ev>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	3310      	adds	r3, #16
 80013ca:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff ff31 	bl	8001236 <_ZNSt8__detail20_Prime_rehash_policyC1Ef>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2200      	movs	r2, #0
 80013d8:	619a      	str	r2, [r3, #24]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4618      	mov	r0, r3
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEEC1Ev>:
#endif

      //construct/destroy/copy

      /// Default constructor.
      unordered_map() = default;
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff ffcf 	bl	8001392 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1Ev>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4618      	mov	r0, r3
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <_ZN13MemoryMonitorC1Ev>:

MemoryMonitor::MemoryMonitor()
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
: totalAllocatedMemory(0), currentAllocatedMemory(0)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	3308      	adds	r3, #8
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff ffe4 	bl	80013e4 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEEC1Ev>
{
}
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4618      	mov	r0, r3
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <_ZN13MemoryMonitor15monitoredMallocEj>:

void* MemoryMonitor::monitoredMalloc(size_t size)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b084      	sub	sp, #16
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
 800142e:	6039      	str	r1, [r7, #0]
	void* ptr = malloc(size);
 8001430:	6838      	ldr	r0, [r7, #0]
 8001432:	f004 fddb 	bl	8005fec <malloc>
 8001436:	4603      	mov	r3, r0
 8001438:	60fb      	str	r3, [r7, #12]
	if(ptr != nullptr)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d016      	beq.n	800146e <_ZN13MemoryMonitor15monitoredMallocEj+0x48>
	{
		totalAllocatedMemory += size;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	441a      	add	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	601a      	str	r2, [r3, #0]
		currentAllocatedMemory += size;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685a      	ldr	r2, [r3, #4]
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	441a      	add	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	605a      	str	r2, [r3, #4]
		allocationMap[ptr] = size; // Track allocation size
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3308      	adds	r3, #8
 800145c:	f107 020c 	add.w	r2, r7, #12
 8001460:	4611      	mov	r1, r2
 8001462:	4618      	mov	r0, r3
 8001464:	f000 f988 	bl	8001778 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEEixERS6_>
 8001468:	4602      	mov	r2, r0
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	6013      	str	r3, [r2, #0]
	}
	return ptr;
 800146e:	68fb      	ldr	r3, [r7, #12]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <_ZN13MemoryMonitor13monitoredFreeEPv>:

void MemoryMonitor::monitoredFree(void* ptr)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
	if(ptr != nullptr && allocationMap.find(ptr) != allocationMap.end())
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d01c      	beq.n	80014c2 <_ZN13MemoryMonitor13monitoredFreeEPv+0x4a>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3308      	adds	r3, #8
 800148c:	463a      	mov	r2, r7
 800148e:	4611      	mov	r1, r2
 8001490:	4618      	mov	r0, r3
 8001492:	f000 f980 	bl	8001796 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEE4findERS6_>
 8001496:	4603      	mov	r3, r0
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	3308      	adds	r3, #8
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 f988 	bl	80017b4 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEE3endEv>
 80014a4:	4603      	mov	r3, r0
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	f107 0210 	add.w	r2, r7, #16
 80014ac:	f107 030c 	add.w	r3, r7, #12
 80014b0:	4611      	mov	r1, r2
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f98b 	bl	80017ce <_ZNSt8__detailneERKNS_19_Node_iterator_baseISt4pairIKPvjELb0EEES7_>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <_ZN13MemoryMonitor13monitoredFreeEPv+0x4a>
 80014be:	2301      	movs	r3, #1
 80014c0:	e000      	b.n	80014c4 <_ZN13MemoryMonitor13monitoredFreeEPv+0x4c>
 80014c2:	2300      	movs	r3, #0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d01a      	beq.n	80014fe <_ZN13MemoryMonitor13monitoredFreeEPv+0x86>
	{
		size_t size = allocationMap[ptr];
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3308      	adds	r3, #8
 80014cc:	463a      	mov	r2, r7
 80014ce:	4611      	mov	r1, r2
 80014d0:	4618      	mov	r0, r3
 80014d2:	f000 f951 	bl	8001778 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEEixERS6_>
 80014d6:	4603      	mov	r3, r0
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	617b      	str	r3, [r7, #20]
		currentAllocatedMemory -= size;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	1ad2      	subs	r2, r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	605a      	str	r2, [r3, #4]
		allocationMap.erase(ptr); // Remove from map
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	3308      	adds	r3, #8
 80014ec:	463a      	mov	r2, r7
 80014ee:	4611      	mov	r1, r2
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 f980 	bl	80017f6 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEE5eraseERS6_>
		free(ptr);
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f004 fd7f 	bl	8005ffc <free>
	}
}
 80014fe:	bf00      	nop
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <_ZNK13MemoryMonitor23getTotalAllocatedMemoryEv>:

size_t MemoryMonitor::getTotalAllocatedMemory() const
{
 8001506:	b480      	push	{r7}
 8001508:	b083      	sub	sp, #12
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
	return totalAllocatedMemory;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
}
 8001512:	4618      	mov	r0, r3
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <_ZNK13MemoryMonitor25getCurrentAllocatedMemoryEv>:

size_t MemoryMonitor::getCurrentAllocatedMemory() const
{
 800151e:	b480      	push	{r7}
 8001520:	b083      	sub	sp, #12
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
	return currentAllocatedMemory;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
}
 800152a:	4618      	mov	r0, r3
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
	...

08001538 <_ZNK13MemoryMonitor16printMemoryUsageEv>:

void MemoryMonitor::printMemoryUsage() const
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b094      	sub	sp, #80	@ 0x50
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
	struct mallinfo mi = mallinfo();
 8001540:	f107 0308 	add.w	r3, r7, #8
 8001544:	4618      	mov	r0, r3
 8001546:	f004 fe0f 	bl	8006168 <mallinfo>

	// Heap size
	unsigned int heapSize = mi.uordblks;
 800154a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800154c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	// Stack pointer
	unsigned int stackPointer = reinterpret_cast<unsigned int>(__builtin_frame_address(0));
 800154e:	463b      	mov	r3, r7
 8001550:	64bb      	str	r3, [r7, #72]	@ 0x48
	// Stack size
	unsigned int stackSize = reinterpret_cast<unsigned int>(&_estack) - stackPointer;
 8001552:	4a52      	ldr	r2, [pc, #328]	@ (800169c <_ZNK13MemoryMonitor16printMemoryUsageEv+0x164>)
 8001554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	647b      	str	r3, [r7, #68]	@ 0x44
	// BSS segment size
	unsigned int bssSize = reinterpret_cast<unsigned int>(&_ebss) - reinterpret_cast<unsigned int>(&_sbss);
 800155a:	4a51      	ldr	r2, [pc, #324]	@ (80016a0 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x168>)
 800155c:	4b51      	ldr	r3, [pc, #324]	@ (80016a4 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x16c>)
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	643b      	str	r3, [r7, #64]	@ 0x40
	// Data segment size
	unsigned int dataSize = reinterpret_cast<unsigned int>(&_edata) - reinterpret_cast<unsigned int>(&_sdata);
 8001562:	4a51      	ldr	r2, [pc, #324]	@ (80016a8 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x170>)
 8001564:	4b51      	ldr	r3, [pc, #324]	@ (80016ac <_ZNK13MemoryMonitor16printMemoryUsageEv+0x174>)
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	63fb      	str	r3, [r7, #60]	@ 0x3c
	// Total RAM size (64KB + 16KB = 80KB)
	unsigned int totalRamSize = 64 * 1024 + 16 * 1024;
 800156a:	f44f 33a0 	mov.w	r3, #81920	@ 0x14000
 800156e:	63bb      	str	r3, [r7, #56]	@ 0x38
	// Total used RAM
	unsigned int totalUsedRam = heapSize + stackSize + bssSize + dataSize;
 8001570:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001572:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001574:	441a      	add	r2, r3
 8001576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001578:	4413      	add	r3, r2
 800157a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800157c:	4413      	add	r3, r2
 800157e:	637b      	str	r3, [r7, #52]	@ 0x34
	// Total free RAM
	unsigned int totalFreeRam = totalRamSize - totalUsedRam;
 8001580:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	633b      	str	r3, [r7, #48]	@ 0x30

	LOG("Total space allocated from system: %d bytes\r\n", mi.arena);
 8001588:	f7ff fdb2 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	461a      	mov	r2, r3
 8001590:	4947      	ldr	r1, [pc, #284]	@ (80016b0 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x178>)
 8001592:	f7ff fdf5 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Total free space: %d bytes\r\n", mi.fordblks);
 8001596:	f7ff fdab 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 800159a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800159c:	461a      	mov	r2, r3
 800159e:	4945      	ldr	r1, [pc, #276]	@ (80016b4 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x17c>)
 80015a0:	f7ff fdee 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Total allocated space: %d bytes\r\n", mi.uordblks);
 80015a4:	f7ff fda4 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 80015a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015aa:	461a      	mov	r2, r3
 80015ac:	4942      	ldr	r1, [pc, #264]	@ (80016b8 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x180>)
 80015ae:	f7ff fde7 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Heap size: %u bytes\r\n", heapSize);
 80015b2:	f7ff fd9d 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 80015b6:	4603      	mov	r3, r0
 80015b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80015ba:	4940      	ldr	r1, [pc, #256]	@ (80016bc <_ZNK13MemoryMonitor16printMemoryUsageEv+0x184>)
 80015bc:	4618      	mov	r0, r3
 80015be:	f7ff fddf 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Used stack size: %u bytes\r\n", stackSize);
 80015c2:	f7ff fd95 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 80015c6:	4603      	mov	r3, r0
 80015c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015ca:	493d      	ldr	r1, [pc, #244]	@ (80016c0 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x188>)
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff fdd7 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Free stack size: %u bytes\r\n", reinterpret_cast<unsigned int>(&_estack) - stackPointer);
 80015d2:	f7ff fd8d 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 80015d6:	4a31      	ldr	r2, [pc, #196]	@ (800169c <_ZNK13MemoryMonitor16printMemoryUsageEv+0x164>)
 80015d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	461a      	mov	r2, r3
 80015de:	4939      	ldr	r1, [pc, #228]	@ (80016c4 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x18c>)
 80015e0:	f7ff fdce 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("BSS size: %u bytes\r\n", bssSize);
 80015e4:	f7ff fd84 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 80015e8:	4603      	mov	r3, r0
 80015ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80015ec:	4936      	ldr	r1, [pc, #216]	@ (80016c8 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x190>)
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fdc6 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Data size: %u bytes\r\n", dataSize);
 80015f4:	f7ff fd7c 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 80015f8:	4603      	mov	r3, r0
 80015fa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80015fc:	4933      	ldr	r1, [pc, #204]	@ (80016cc <_ZNK13MemoryMonitor16printMemoryUsageEv+0x194>)
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff fdbe 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Total used RAM: %u bytes\r\n", totalUsedRam);
 8001604:	f7ff fd74 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8001608:	4603      	mov	r3, r0
 800160a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800160c:	4930      	ldr	r1, [pc, #192]	@ (80016d0 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x198>)
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff fdb6 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Total free RAM: %u bytes\r\n", totalFreeRam);
 8001614:	f7ff fd6c 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8001618:	4603      	mov	r3, r0
 800161a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800161c:	492d      	ldr	r1, [pc, #180]	@ (80016d4 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x19c>)
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fdae 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("Total RAM: %u bytes\r\n", totalRamSize);
 8001624:	f7ff fd64 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8001628:	4603      	mov	r3, r0
 800162a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800162c:	492a      	ldr	r1, [pc, #168]	@ (80016d8 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x1a0>)
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff fda6 	bl	8001180 <_ZN11DebugLogger3logEPKcz>

	// Add log messages to check the values of the symbols
	LOG("_end: %p\r\n", &_end);
 8001634:	f7ff fd5c 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8001638:	4603      	mov	r3, r0
 800163a:	4a28      	ldr	r2, [pc, #160]	@ (80016dc <_ZNK13MemoryMonitor16printMemoryUsageEv+0x1a4>)
 800163c:	4928      	ldr	r1, [pc, #160]	@ (80016e0 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x1a8>)
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff fd9e 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("_estack: %p\r\n", &_estack);
 8001644:	f7ff fd54 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8001648:	4603      	mov	r3, r0
 800164a:	4a14      	ldr	r2, [pc, #80]	@ (800169c <_ZNK13MemoryMonitor16printMemoryUsageEv+0x164>)
 800164c:	4925      	ldr	r1, [pc, #148]	@ (80016e4 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x1ac>)
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff fd96 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("_sbss: %p\r\n", &_sbss);
 8001654:	f7ff fd4c 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8001658:	4603      	mov	r3, r0
 800165a:	4a12      	ldr	r2, [pc, #72]	@ (80016a4 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x16c>)
 800165c:	4922      	ldr	r1, [pc, #136]	@ (80016e8 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x1b0>)
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff fd8e 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("_ebss: %p\r\n", &_ebss);
 8001664:	f7ff fd44 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8001668:	4603      	mov	r3, r0
 800166a:	4a0d      	ldr	r2, [pc, #52]	@ (80016a0 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x168>)
 800166c:	491f      	ldr	r1, [pc, #124]	@ (80016ec <_ZNK13MemoryMonitor16printMemoryUsageEv+0x1b4>)
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff fd86 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("_sdata: %p\r\n", &_sdata);
 8001674:	f7ff fd3c 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8001678:	4603      	mov	r3, r0
 800167a:	4a0c      	ldr	r2, [pc, #48]	@ (80016ac <_ZNK13MemoryMonitor16printMemoryUsageEv+0x174>)
 800167c:	491c      	ldr	r1, [pc, #112]	@ (80016f0 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x1b8>)
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fd7e 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
	LOG("_edata: %p\r\n", &_edata);
 8001684:	f7ff fd34 	bl	80010f0 <_ZN11DebugLogger11getInstanceEv>
 8001688:	4603      	mov	r3, r0
 800168a:	4a07      	ldr	r2, [pc, #28]	@ (80016a8 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x170>)
 800168c:	4919      	ldr	r1, [pc, #100]	@ (80016f4 <_ZNK13MemoryMonitor16printMemoryUsageEv+0x1bc>)
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fd76 	bl	8001180 <_ZN11DebugLogger3logEPKcz>
}
 8001694:	bf00      	nop
 8001696:	3750      	adds	r7, #80	@ 0x50
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20010000 	.word	0x20010000
 80016a0:	20000390 	.word	0x20000390
 80016a4:	20000060 	.word	0x20000060
 80016a8:	20000060 	.word	0x20000060
 80016ac:	20000000 	.word	0x20000000
 80016b0:	08006bf0 	.word	0x08006bf0
 80016b4:	08006c20 	.word	0x08006c20
 80016b8:	08006c40 	.word	0x08006c40
 80016bc:	08006c64 	.word	0x08006c64
 80016c0:	08006c7c 	.word	0x08006c7c
 80016c4:	08006c98 	.word	0x08006c98
 80016c8:	08006cb4 	.word	0x08006cb4
 80016cc:	08006ccc 	.word	0x08006ccc
 80016d0:	08006ce4 	.word	0x08006ce4
 80016d4:	08006d00 	.word	0x08006d00
 80016d8:	08006d1c 	.word	0x08006d1c
 80016dc:	20000390 	.word	0x20000390
 80016e0:	08006d34 	.word	0x08006d34
 80016e4:	08006d40 	.word	0x08006d40
 80016e8:	08006d50 	.word	0x08006d50
 80016ec:	08006d5c 	.word	0x08006d5c
 80016f0:	08006d68 	.word	0x08006d68
 80016f4:	08006d78 	.word	0x08006d78

080016f8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEED1Ev>:

  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
			._M_bucket_index(declval<const __node_value_type&>(),
					 (std::size_t)0)),
		    "Cache the hash code or qualify your functors involved"
		    " in hash code and bucket index computation with noexcept");

      clear();
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f000 f887 	bl	8001814 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5clearEv>
      _M_deallocate_buckets();
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f000 f8a4 	bl	8001854 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
    }
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff fe34 	bl	800137a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEED1Ev>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4618      	mov	r0, r3
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <_ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIPvELb1EEC1Ev>:
      _Hashtable_ebo_helper() noexcept(noexcept(_Tp())) : _Tp() { }
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4618      	mov	r0, r3
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIPvELb1EEC1Ev>:
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4618      	mov	r0, r3
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKPvjELb0EEEELb1EEC1Ev>:
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f000 f88f 	bl	8001874 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEC1Ev>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4618      	mov	r0, r3
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f000 f88f 	bl	800188c <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEED1Ev>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4618      	mov	r0, r3
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEEixERS6_>:
       *  is then returned.
       *
       *  Lookup requires constant time.
       */
      mapped_type&
      operator[](const key_type& __k)
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
      { return _M_h[__k]; }
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6839      	ldr	r1, [r7, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f000 f88c 	bl	80018a4 <_ZNSt8__detail9_Map_baseIPvSt4pairIKS1_jESaIS4_ENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS3_>
 800178c:	4603      	mov	r3, r0
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEE4findERS6_>:
      find(const key_type& __x)
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
 800179e:	6039      	str	r1, [r7, #0]
      { return _M_h.find(__x); }
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6839      	ldr	r1, [r7, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f000 f8d3 	bl	8001950 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS2_>
 80017aa:	4603      	mov	r3, r0
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEE3endEv>:
      end() noexcept
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
      { return _M_h.end(); }
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 f921 	bl	8001a06 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>
 80017c4:	4603      	mov	r3, r0
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <_ZNSt8__detailneERKNS_19_Node_iterator_baseISt4pairIKPvjELb0EEES7_>:
      operator!=(const _Node_iterator_base& __x, const _Node_iterator_base& __y)
 80017ce:	b480      	push	{r7}
 80017d0:	b083      	sub	sp, #12
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
 80017d6:	6039      	str	r1, [r7, #0]
      { return __x._M_cur != __y._M_cur; }
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	bf14      	ite	ne
 80017e4:	2301      	movne	r3, #1
 80017e6:	2300      	moveq	r3, #0
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	4618      	mov	r0, r3
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <_ZNSt13unordered_mapIPvjSt4hashIS0_ESt8equal_toIS0_ESaISt4pairIKS0_jEEE5eraseERS6_>:
      erase(const key_type& __x)
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
 80017fe:	6039      	str	r1, [r7, #0]
      { return _M_h.erase(__x); }
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6839      	ldr	r1, [r7, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f000 f90d 	bl	8001a24 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5eraseERS2_>
 800180a:	4603      	mov	r3, r0
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5clearEv>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    clear() noexcept
    {
      this->_M_deallocate_nodes(_M_begin());
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f000 f910 	bl	8001a42 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8001822:	4603      	mov	r3, r0
 8001824:	4619      	mov	r1, r3
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 f917 	bl	8001a5a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE19_M_deallocate_nodesEPS6_>
      __builtin_memset(_M_buckets, 0,
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681a      	ldr	r2, [r3, #0]
		       _M_bucket_count * sizeof(__node_base_ptr));
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
      __builtin_memset(_M_buckets, 0,
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	4610      	mov	r0, r2
 8001838:	461a      	mov	r2, r3
 800183a:	2100      	movs	r1, #0
 800183c:	f004 fcd8 	bl	80061f0 <memset>
      _M_element_count = 0;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
      _M_before_begin._M_nxt = nullptr;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
    }
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>:
      _M_deallocate_buckets()
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
      { _M_deallocate_buckets(_M_buckets, _M_bucket_count); }
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6819      	ldr	r1, [r3, #0]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	461a      	mov	r2, r3
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f000 f90f 	bl	8001a8a <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj>
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f000 f91b 	bl	8001ab8 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEC1Ev>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4618      	mov	r0, r3
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	__new_allocator(const __new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4618      	mov	r0, r3
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
	...

080018a4 <_ZNSt8__detail9_Map_baseIPvSt4pairIKS1_jESaIS4_ENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS3_>:
    _Map_base<_Key, pair<const _Key, _Val>, _Alloc, _Select1st, _Equal,
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b08f      	sub	sp, #60	@ 0x3c
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
      __hashtable* __h = static_cast<__hashtable*>(this);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      __hash_code __code = __h->_M_hash_code(__k);
 80018b2:	6839      	ldr	r1, [r7, #0]
 80018b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80018b6:	f000 f90a 	bl	8001ace <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS3_>
 80018ba:	62b8      	str	r0, [r7, #40]	@ 0x28
      std::size_t __bkt = __h->_M_bucket_index(__code);
 80018bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80018be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80018c0:	f000 f919 	bl	8001af6 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 80018c4:	6278      	str	r0, [r7, #36]	@ 0x24
      if (auto __node = __h->_M_find_node(__bkt, __k, __code))
 80018c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018c8:	683a      	ldr	r2, [r7, #0]
 80018ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80018cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80018ce:	f000 f923 	bl	8001b18 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS2_j>
 80018d2:	6238      	str	r0, [r7, #32]
 80018d4:	6a3b      	ldr	r3, [r7, #32]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d007      	beq.n	80018ea <_ZNSt8__detail9_Map_baseIPvSt4pairIKS1_jESaIS4_ENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS3_+0x46>
	return __node->_M_v().second;
 80018da:	6a3b      	ldr	r3, [r7, #32]
 80018dc:	3304      	adds	r3, #4
 80018de:	4618      	mov	r0, r3
 80018e0:	f000 f933 	bl	8001b4a <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE4_M_vEv>
 80018e4:	4603      	mov	r3, r0
 80018e6:	1d1c      	adds	r4, r3, #4
 80018e8:	e02a      	b.n	8001940 <_ZNSt8__detail9_Map_baseIPvSt4pairIKS1_jESaIS4_ENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS3_+0x9c>
      typename __hashtable::_Scoped_node __node {
 80018ea:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
	std::tuple<const key_type&>(__k),
 80018ec:	f107 0318 	add.w	r3, r7, #24
 80018f0:	6839      	ldr	r1, [r7, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 f935 	bl	8001b62 <_ZNSt5tupleIJRKPvEEC1ILb1ELb1EEES2_>
      typename __hashtable::_Scoped_node __node {
 80018f8:	f107 0218 	add.w	r2, r7, #24
 80018fc:	f107 0010 	add.w	r0, r7, #16
 8001900:	f107 031c 	add.w	r3, r7, #28
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	4613      	mov	r3, r2
 8001908:	4a10      	ldr	r2, [pc, #64]	@ (800194c <_ZNSt8__detail9_Map_baseIPvSt4pairIKS1_jESaIS4_ENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS3_+0xa8>)
 800190a:	4621      	mov	r1, r4
 800190c:	f000 f938 	bl	8001b80 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeC1IJRKSt21piecewise_construct_tSt5tupleIJRS2_EESM_IJEEEEEPNS5_16_Hashtable_allocISaINS5_10_Hash_nodeIS3_Lb0EEEEEEDpOT_>
	= __h->_M_insert_unique_node(__bkt, __code, __node._M_node);
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	2201      	movs	r2, #1
 8001914:	9200      	str	r2, [sp, #0]
 8001916:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001918:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800191a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800191c:	f000 f969 	bl	8001bf2 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj>
 8001920:	4603      	mov	r3, r0
 8001922:	60fb      	str	r3, [r7, #12]
      __node._M_node = nullptr;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
      return __pos->second;
 8001928:	f107 030c 	add.w	r3, r7, #12
 800192c:	4618      	mov	r0, r3
 800192e:	f000 f9a9 	bl	8001c84 <_ZNKSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEptEv>
 8001932:	4603      	mov	r3, r0
 8001934:	1d1c      	adds	r4, r3, #4
    }
 8001936:	f107 0310 	add.w	r3, r7, #16
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f944 	bl	8001bc8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev>
 8001940:	4623      	mov	r3, r4
 8001942:	4618      	mov	r0, r3
 8001944:	3734      	adds	r7, #52	@ 0x34
 8001946:	46bd      	mov	sp, r7
 8001948:	bd90      	pop	{r4, r7, pc}
 800194a:	bf00      	nop
 800194c:	08006d88 	.word	0x08006d88

08001950 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS2_>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001950:	b590      	push	{r4, r7, lr}
 8001952:	b089      	sub	sp, #36	@ 0x24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
      if (size() <= __small_size_threshold())
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f000 f9a1 	bl	8001ca2 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4sizeEv>
 8001960:	4604      	mov	r4, r0
 8001962:	f000 f9aa 	bl	8001cba <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22__small_size_thresholdEv>
 8001966:	4603      	mov	r3, r0
 8001968:	429c      	cmp	r4, r3
 800196a:	bf94      	ite	ls
 800196c:	2301      	movls	r3, #1
 800196e:	2300      	movhi	r3, #0
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d02b      	beq.n	80019ce <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS2_+0x7e>
	  for (auto __it = begin(); __it != end(); ++__it)
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f000 f9a6 	bl	8001cc8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5beginEv>
 800197c:	4603      	mov	r3, r0
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	e010      	b.n	80019a4 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS2_+0x54>
	    if (this->_M_key_equals(__k, *__it._M_cur))
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	3304      	adds	r3, #4
 8001986:	461a      	mov	r2, r3
 8001988:	6839      	ldr	r1, [r7, #0]
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f000 f9bc 	bl	8001d08 <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_key_equalsERS3_RKNS_16_Hash_node_valueIS4_Lb0EEE>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS2_+0x4a>
	      return __it;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	e031      	b.n	80019fe <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS2_+0xae>
	  for (auto __it = begin(); __it != end(); ++__it)
 800199a:	f107 030c 	add.w	r3, r7, #12
 800199e:	4618      	mov	r0, r3
 80019a0:	f000 f9a5 	bl	8001cee <_ZNSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEppEv>
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f000 f82e 	bl	8001a06 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>
 80019aa:	4603      	mov	r3, r0
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	f107 0210 	add.w	r2, r7, #16
 80019b2:	f107 030c 	add.w	r3, r7, #12
 80019b6:	4611      	mov	r1, r2
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff08 	bl	80017ce <_ZNSt8__detailneERKNS_19_Node_iterator_baseISt4pairIKPvjELb0EEES7_>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1de      	bne.n	8001982 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS2_+0x32>
	  return end();
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f000 f81e 	bl	8001a06 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>
 80019ca:	4603      	mov	r3, r0
 80019cc:	e017      	b.n	80019fe <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS2_+0xae>
      __hash_code __code = this->_M_hash_code(__k);
 80019ce:	6839      	ldr	r1, [r7, #0]
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f000 f87c 	bl	8001ace <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS3_>
 80019d6:	61f8      	str	r0, [r7, #28]
      std::size_t __bkt = _M_bucket_index(__code);
 80019d8:	69f9      	ldr	r1, [r7, #28]
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f000 f88b 	bl	8001af6 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 80019e0:	61b8      	str	r0, [r7, #24]
      return iterator(_M_find_node(__bkt, __k, __code));
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	69b9      	ldr	r1, [r7, #24]
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f000 f895 	bl	8001b18 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS2_j>
 80019ee:	4602      	mov	r2, r0
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	4611      	mov	r1, r2
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 f9a6 	bl	8001d48 <_ZNSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 80019fc:	697b      	ldr	r3, [r7, #20]
    }
 80019fe:	4618      	mov	r0, r3
 8001a00:	3724      	adds	r7, #36	@ 0x24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd90      	pop	{r4, r7, pc}

08001a06 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>:
      end() noexcept
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b084      	sub	sp, #16
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
      { return iterator(nullptr); }
 8001a0e:	f107 030c 	add.w	r3, r7, #12
 8001a12:	2100      	movs	r1, #0
 8001a14:	4618      	mov	r0, r3
 8001a16:	f000 f997 	bl	8001d48 <_ZNSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5eraseERS2_>:
      erase(const key_type& __k)
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
      { return _M_erase(__unique_keys{}, __k); }
 8001a2e:	683a      	ldr	r2, [r7, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 f997 	bl	8001d66 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseESt17integral_constantIbLb1EERS2_>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>:
      _M_begin() const
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
      { return static_cast<__node_ptr>(_M_before_begin._M_nxt); }
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE19_M_deallocate_nodesEPS6_>:
      __node_alloc_traits::deallocate(_M_node_allocator(), __ptr, 1);
    }

  template<typename _NodeAlloc>
    void
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_nodes(__node_ptr __n)
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b084      	sub	sp, #16
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	6039      	str	r1, [r7, #0]
    {
      while (__n)
 8001a64:	e009      	b.n	8001a7a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE19_M_deallocate_nodesEPS6_+0x20>
	{
	  __node_ptr __tmp = __n;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	60fb      	str	r3, [r7, #12]
	  __n = __n->_M_next();
 8001a6a:	6838      	ldr	r0, [r7, #0]
 8001a6c:	f000 f9c8 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 8001a70:	6038      	str	r0, [r7, #0]
	  _M_deallocate_node(__tmp);
 8001a72:	68f9      	ldr	r1, [r7, #12]
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f000 f9cf 	bl	8001e18 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE18_M_deallocate_nodeEPS6_>
      while (__n)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1f2      	bne.n	8001a66 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE19_M_deallocate_nodesEPS6_+0xc>
	}
    }
 8001a80:	bf00      	nop
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj>:
      _M_deallocate_buckets(__buckets_ptr __bkts, size_type __bkt_count)
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b084      	sub	sp, #16
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	60f8      	str	r0, [r7, #12]
 8001a92:	60b9      	str	r1, [r7, #8]
 8001a94:	607a      	str	r2, [r7, #4]
	if (_M_uses_single_bucket(__bkts))
 8001a96:	68b9      	ldr	r1, [r7, #8]
 8001a98:	68f8      	ldr	r0, [r7, #12]
 8001a9a:	f000 f9d8 	bl	8001e4e <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS5_15_Hash_node_baseE>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d105      	bne.n	8001ab0 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj+0x26>
	__hashtable_alloc::_M_deallocate_buckets(__bkts, __bkt_count);
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	68b9      	ldr	r1, [r7, #8]
 8001aa8:	68f8      	ldr	r0, [r7, #12]
 8001aaa:	f000 f9e8 	bl	8001e7e <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEj>
 8001aae:	e000      	b.n	8001ab2 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj+0x28>
	  return;
 8001ab0:	bf00      	nop
      }
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS3_>:
      _M_hash_code(const _Key& __k) const
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b082      	sub	sp, #8
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
 8001ad6:	6039      	str	r1, [r7, #0]
	return _M_hash()(__k);
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f000 f9f3 	bl	8001ec4 <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE7_M_hashEv>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4610      	mov	r0, r2
 8001ae8:	f000 f9f8 	bl	8001edc <_ZNKSt4hashIPvEclES0_>
 8001aec:	4603      	mov	r3, r0
      }
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>:
      _M_bucket_index(__hash_code __c) const
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
 8001afe:	6039      	str	r1, [r7, #0]
      { return __hash_code_base::_M_bucket_index(__c, _M_bucket_count); }
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	461a      	mov	r2, r3
 8001b06:	6839      	ldr	r1, [r7, #0]
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 f9f3 	bl	8001ef4 <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEjj>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4618      	mov	r0, r3
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS2_j>:
      _M_find_node(size_type __bkt, const key_type& __key,
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	603b      	str	r3, [r7, #0]
	__node_base_ptr __before_n = _M_find_before_node(__bkt, __key, __c);
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	68b9      	ldr	r1, [r7, #8]
 8001b2c:	68f8      	ldr	r0, [r7, #12]
 8001b2e:	f000 f9f3 	bl	8001f18 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j>
 8001b32:	6178      	str	r0, [r7, #20]
	if (__before_n)
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d002      	beq.n	8001b40 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS2_j+0x28>
	  return static_cast<__node_ptr>(__before_n->_M_nxt);
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	e000      	b.n	8001b42 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS2_j+0x2a>
	return nullptr;
 8001b40:	2300      	movs	r3, #0
      }
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE4_M_vEv>:
      _M_v() noexcept
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b082      	sub	sp, #8
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
      { return *_M_valptr(); }
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f000 fa25 	bl	8001fa2 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE9_M_valptrEv>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <_ZNSt5tupleIJRKPvEEC1ILb1ELb1EEES2_>:
	: _Inherited() { }

      template<bool _NotEmpty = (sizeof...(_Elements) >= 1),
	       _ImplicitCtor<_NotEmpty, const _Elements&...> = true>
	constexpr
	tuple(const _Elements&... __elements)
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
 8001b6a:	6039      	str	r1, [r7, #0]
	noexcept(__nothrow_constructible<const _Elements&...>())
	: _Inherited(__elements...) { }
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6839      	ldr	r1, [r7, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 fa23 	bl	8001fbc <_ZNSt11_Tuple_implILj0EJRKPvEEC1ES2_>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeC1IJRKSt21piecewise_construct_tSt5tupleIJRS2_EESM_IJEEEEEPNS5_16_Hashtable_allocISaINS5_10_Hash_nodeIS3_Lb0EEEEEEDpOT_>:
	  _Scoped_node(__hashtable_alloc* __h, _Args&&... __args)
 8001b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
 8001b8c:	603b      	str	r3, [r7, #0]
	  : _M_h(__h),
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	68ba      	ldr	r2, [r7, #8]
 8001b92:	601a      	str	r2, [r3, #0]
	    _M_node(__h->_M_allocate_node(std::forward<_Args>(__args)...))
 8001b94:	68bc      	ldr	r4, [r7, #8]
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 fa1f 	bl	8001fda <_ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE>
 8001b9c:	4605      	mov	r5, r0
 8001b9e:	6838      	ldr	r0, [r7, #0]
 8001ba0:	f000 fa26 	bl	8001ff0 <_ZSt7forwardISt5tupleIJRKPvEEEOT_RNSt16remove_referenceIS5_E4typeE>
 8001ba4:	4606      	mov	r6, r0
 8001ba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ba8:	f000 fa2d 	bl	8002006 <_ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001bac:	4603      	mov	r3, r0
 8001bae:	4632      	mov	r2, r6
 8001bb0:	4629      	mov	r1, r5
 8001bb2:	4620      	mov	r0, r4
 8001bb4:	f000 fa3f 	bl	8002036 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS4_EESD_IJEEEEEPS6_DpOT_>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	605a      	str	r2, [r3, #4]
	  { }
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001bc8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev>:
	~_Scoped_node() { if (_M_node) _M_h->_M_deallocate_node(_M_node); };
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d007      	beq.n	8001be8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev+0x20>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	4619      	mov	r1, r3
 8001be2:	4610      	mov	r0, r2
 8001be4:	f000 f918 	bl	8001e18 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE18_M_deallocate_nodeEPS6_>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001bf2:	b590      	push	{r4, r7, lr}
 8001bf4:	b08d      	sub	sp, #52	@ 0x34
 8001bf6:	af02      	add	r7, sp, #8
 8001bf8:	60f8      	str	r0, [r7, #12]
 8001bfa:	60b9      	str	r1, [r7, #8]
 8001bfc:	607a      	str	r2, [r7, #4]
 8001bfe:	603b      	str	r3, [r7, #0]
      const __rehash_state& __saved_state = _M_rehash_policy._M_state();
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	3310      	adds	r3, #16
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff fb29 	bl	800125c <_ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	61fb      	str	r3, [r7, #28]
 8001c0e:	f107 031c 	add.w	r3, r7, #28
 8001c12:	627b      	str	r3, [r7, #36]	@ 0x24
	= _M_rehash_policy._M_need_rehash(_M_bucket_count, _M_element_count,
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f103 0110 	add.w	r1, r3, #16
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	68dc      	ldr	r4, [r3, #12]
 8001c22:	f107 0014 	add.w	r0, r7, #20
 8001c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	4623      	mov	r3, r4
 8001c2c:	f004 f8ee 	bl	8005e0c <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj>
      if (__do_rehash.first)
 8001c30:	7d3b      	ldrb	r3, [r7, #20]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00a      	beq.n	8001c4c <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj+0x5a>
	  _M_rehash(__do_rehash.second, __saved_state);
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	f000 fa3b 	bl	80020b8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEjRKj>
	  __bkt = _M_bucket_index(__code);
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	68f8      	ldr	r0, [r7, #12]
 8001c46:	f7ff ff56 	bl	8001af6 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 8001c4a:	60b8      	str	r0, [r7, #8]
      this->_M_store_code(*__node, __code);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	3304      	adds	r3, #4
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	4619      	mov	r1, r3
 8001c54:	68f8      	ldr	r0, [r7, #12]
 8001c56:	f000 fa3e 	bl	80020d6 <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeERNS_21_Hash_node_code_cacheILb0EEEj>
      _M_insert_bucket_begin(__bkt, __node);
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	68b9      	ldr	r1, [r7, #8]
 8001c5e:	68f8      	ldr	r0, [r7, #12]
 8001c60:	f000 fa45 	bl	80020ee <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE>
      ++_M_element_count;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	1c5a      	adds	r2, r3, #1
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	60da      	str	r2, [r3, #12]
      return iterator(__node);
 8001c6e:	f107 0320 	add.w	r3, r7, #32
 8001c72:	6839      	ldr	r1, [r7, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f000 f867 	bl	8001d48 <_ZNSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 8001c7a:	6a3b      	ldr	r3, [r7, #32]
    }
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	372c      	adds	r7, #44	@ 0x2c
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd90      	pop	{r4, r7, pc}

08001c84 <_ZNKSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEptEv>:
      operator->() const noexcept
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
      { return this->_M_cur->_M_valptr(); }
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	3304      	adds	r3, #4
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 f985 	bl	8001fa2 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE9_M_valptrEv>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4sizeEv>:
      size() const noexcept
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
      { return _M_element_count; }
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr

08001cba <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22__small_size_thresholdEv>:
      __small_size_threshold() noexcept
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	af00      	add	r7, sp, #0
	  __detail::_Hashtable_hash_traits<_Hash>::__small_size_threshold();
 8001cbe:	f000 fa5d 	bl	800217c <_ZNSt8__detail22_Hashtable_hash_traitsISt4hashIPvEE22__small_size_thresholdEv>
 8001cc2:	4603      	mov	r3, r0
      }
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5beginEv>:
      begin() noexcept
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
      { return iterator(_M_begin()); }
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff feb6 	bl	8001a42 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	f107 030c 	add.w	r3, r7, #12
 8001cdc:	4611      	mov	r1, r2
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f000 f832 	bl	8001d48 <_ZNSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <_ZNSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEppEv>:
      operator++() noexcept
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
	this->_M_incr();
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fa47 	bl	800218c <_ZNSt8__detail19_Node_iterator_baseISt4pairIKPvjELb0EE7_M_incrEv>
	return *this;
 8001cfe:	687b      	ldr	r3, [r7, #4]
      }
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_key_equalsERS3_RKNS_16_Hash_node_valueIS4_Lb0EEE>:
      _M_key_equals(const _Key& __k,
 8001d08:	b590      	push	{r4, r7, lr}
 8001d0a:	b087      	sub	sp, #28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
	return _M_eq()(__k, _ExtractKey{}(__n._M_v()));
 8001d14:	68f8      	ldr	r0, [r7, #12]
 8001d16:	f000 fa49 	bl	80021ac <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>
 8001d1a:	4604      	mov	r4, r0
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 fa50 	bl	80021c4 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE4_M_vEv>
 8001d24:	4602      	mov	r2, r0
 8001d26:	f107 0314 	add.w	r3, r7, #20
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f000 fa55 	bl	80021dc <_ZNKSt8__detail10_Select1stclIRKSt4pairIKPvjEEEONS0_10__1st_typeIT_E4typeEOS9_>
 8001d32:	4603      	mov	r3, r0
 8001d34:	461a      	mov	r2, r3
 8001d36:	68b9      	ldr	r1, [r7, #8]
 8001d38:	4620      	mov	r0, r4
 8001d3a:	f000 fa5c 	bl	80021f6 <_ZNKSt8equal_toIPvEclERKS0_S3_>
 8001d3e:	4603      	mov	r3, r0
      }
 8001d40:	4618      	mov	r0, r3
 8001d42:	371c      	adds	r7, #28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd90      	pop	{r4, r7, pc}

08001d48 <_ZNSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>:
      _Node_iterator(__node_type* __p) noexcept
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
      : __base_type(__p) { }
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6839      	ldr	r1, [r7, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f000 fa62 	bl	8002220 <_ZNSt8__detail19_Node_iterator_baseISt4pairIKPvjELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseESt17integral_constantIbLb1EERS2_>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001d66:	b590      	push	{r4, r7, lr}
 8001d68:	b089      	sub	sp, #36	@ 0x24
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	60f8      	str	r0, [r7, #12]
 8001d6e:	7239      	strb	r1, [r7, #8]
 8001d70:	607a      	str	r2, [r7, #4]
      if (size() <= __small_size_threshold())
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	f7ff ff95 	bl	8001ca2 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE4sizeEv>
 8001d78:	4604      	mov	r4, r0
 8001d7a:	f7ff ff9e 	bl	8001cba <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22__small_size_thresholdEv>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	429c      	cmp	r4, r3
 8001d82:	bf94      	ite	ls
 8001d84:	2301      	movls	r3, #1
 8001d86:	2300      	movhi	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d014      	beq.n	8001db8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseESt17integral_constantIbLb1EERS2_+0x52>
	  __prev_n = _M_find_before_node(__k);
 8001d8e:	6879      	ldr	r1, [r7, #4]
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f000 fa54 	bl	800223e <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeERS2_>
 8001d96:	61f8      	str	r0, [r7, #28]
	  if (!__prev_n)
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d101      	bne.n	8001da2 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseESt17integral_constantIbLb1EERS2_+0x3c>
	    return 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	e02a      	b.n	8001df8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseESt17integral_constantIbLb1EERS2_+0x92>
	  __n = static_cast<__node_ptr>(__prev_n->_M_nxt);
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	61bb      	str	r3, [r7, #24]
	  __bkt = _M_bucket_index(*__n);
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	3304      	adds	r3, #4
 8001dac:	4619      	mov	r1, r3
 8001dae:	68f8      	ldr	r0, [r7, #12]
 8001db0:	f000 fa71 	bl	8002296 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8001db4:	6178      	str	r0, [r7, #20]
 8001db6:	e018      	b.n	8001dea <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseESt17integral_constantIbLb1EERS2_+0x84>
	  __hash_code __code = this->_M_hash_code(__k);
 8001db8:	6879      	ldr	r1, [r7, #4]
 8001dba:	68f8      	ldr	r0, [r7, #12]
 8001dbc:	f7ff fe87 	bl	8001ace <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS3_>
 8001dc0:	6138      	str	r0, [r7, #16]
	  __bkt = _M_bucket_index(__code);
 8001dc2:	6939      	ldr	r1, [r7, #16]
 8001dc4:	68f8      	ldr	r0, [r7, #12]
 8001dc6:	f7ff fe96 	bl	8001af6 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 8001dca:	6178      	str	r0, [r7, #20]
	  __prev_n = _M_find_before_node(__bkt, __k, __code);
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6979      	ldr	r1, [r7, #20]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f8a0 	bl	8001f18 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j>
 8001dd8:	61f8      	str	r0, [r7, #28]
	  if (!__prev_n)
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d101      	bne.n	8001de4 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseESt17integral_constantIbLb1EERS2_+0x7e>
	    return 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	e009      	b.n	8001df8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseESt17integral_constantIbLb1EERS2_+0x92>
	  __n = static_cast<__node_ptr>(__prev_n->_M_nxt);
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	61bb      	str	r3, [r7, #24]
      _M_erase(__bkt, __prev_n, __n);
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	69fa      	ldr	r2, [r7, #28]
 8001dee:	6979      	ldr	r1, [r7, #20]
 8001df0:	68f8      	ldr	r0, [r7, #12]
 8001df2:	f000 fa61 	bl	80022b8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseEjPNS5_15_Hash_node_baseEPNS5_10_Hash_nodeIS3_Lb0EEE>
      return 1;
 8001df6:	2301      	movs	r3, #1
    }
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3724      	adds	r7, #36	@ 0x24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd90      	pop	{r4, r7, pc}

08001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>:
      _M_next() const noexcept
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
      { return static_cast<_Hash_node*>(this->_M_nxt); }
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE18_M_deallocate_nodeEPS6_>:
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_node(__node_ptr __n)
 8001e18:	b590      	push	{r4, r7, lr}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
      __node_alloc_traits::destroy(_M_node_allocator(), __n->_M_valptr());
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 faa7 	bl	8002376 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE17_M_node_allocatorEv>
 8001e28:	4604      	mov	r4, r0
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f000 f8b7 	bl	8001fa2 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE9_M_valptrEv>
 8001e34:	4603      	mov	r3, r0
 8001e36:	4619      	mov	r1, r3
 8001e38:	4620      	mov	r0, r4
 8001e3a:	f000 faa8 	bl	800238e <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEE7destroyIS5_EEvRS7_PT_>
      _M_deallocate_node_ptr(__n);
 8001e3e:	6839      	ldr	r1, [r7, #0]
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f000 fab1 	bl	80023a8 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE22_M_deallocate_node_ptrEPS6_>
    }
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd90      	pop	{r4, r7, pc}

08001e4e <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS5_15_Hash_node_baseE>:
      _M_uses_single_bucket(__buckets_ptr __bkts) const
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
 8001e56:	6039      	str	r1, [r7, #0]
      { return __builtin_expect(__bkts == &_M_single_bucket, false); }
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3318      	adds	r3, #24
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	bf0c      	ite	eq
 8001e62:	2301      	moveq	r3, #1
 8001e64:	2300      	movne	r3, #0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	bf14      	ite	ne
 8001e6c:	2301      	movne	r3, #1
 8001e6e:	2300      	moveq	r3, #0
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	4618      	mov	r0, r3
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEj>:
      return __p;
    }

  template<typename _NodeAlloc>
    void
    _Hashtable_alloc<_NodeAlloc>::
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
    _M_deallocate_buckets(__buckets_ptr __bkts,
			  std::size_t __bkt_count)
    {
      typedef typename __buckets_alloc_traits::pointer _Ptr;
      auto __ptr = std::pointer_traits<_Ptr>::pointer_to(*__bkts);
 8001e8a:	68b8      	ldr	r0, [r7, #8]
 8001e8c:	f000 faa2 	bl	80023d4 <_ZNSt19__ptr_traits_ptr_toIPPNSt8__detail15_Hash_node_baseES2_Lb0EE10pointer_toERS2_>
 8001e90:	6178      	str	r0, [r7, #20]
      __buckets_alloc_type __alloc(_M_node_allocator());
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f000 fa6f 	bl	8002376 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE17_M_node_allocatorEv>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	f107 0310 	add.w	r3, r7, #16
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f000 faa3 	bl	80023ec <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKPvjELb0EEEEERKSaIT_E>
      __buckets_alloc_traits::deallocate(__alloc, __ptr, __bkt_count);
 8001ea6:	f107 0310 	add.w	r3, r7, #16
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6979      	ldr	r1, [r7, #20]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 fab5 	bl	800241e <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_j>
    }
 8001eb4:	f107 0310 	add.w	r3, r7, #16
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f000 faa4 	bl	8002406 <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE7_M_hashEv>:
      _M_hash() const { return __ebo_hash::_M_cget(); }
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f000 fab5 	bl	800243c <_ZNKSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIPvELb1EE7_M_cgetEv>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <_ZNKSt4hashIPvEclES0_>:
  /// Partial specializations for pointer types.
  template<typename _Tp>
    struct hash<_Tp*> : public __hash_base<size_t, _Tp*>
    {
      size_t
      operator()(_Tp* __p) const noexcept
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
      { return reinterpret_cast<size_t>(__p); }
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEjj>:
      _M_bucket_index(__hash_code __c, std::size_t __bkt_count) const
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
      { return _RangeHash{}(__c, __bkt_count); }
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	68b9      	ldr	r1, [r7, #8]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff f980 	bl	800120e <_ZNKSt8__detail18_Mod_range_hashingclEjj>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	4618      	mov	r0, r3
 8001f12:	3718      	adds	r7, #24
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
 8001f24:	603b      	str	r3, [r7, #0]
      __node_base_ptr __prev_p = _M_buckets[__bkt];
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	617b      	str	r3, [r7, #20]
      if (!__prev_p)
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j+0x26>
	return nullptr;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	e02d      	b.n	8001f9a <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j+0x82>
      for (__node_ptr __p = static_cast<__node_ptr>(__prev_p->_M_nxt);;
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	613b      	str	r3, [r7, #16]
	  if (this->_M_equals(__k, __code, *__p))
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	3304      	adds	r3, #4
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f000 fa80 	bl	8002452 <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS3_jRKNS_16_Hash_node_valueIS4_Lb0EEE>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j+0x44>
	    return __prev_p;
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	e01e      	b.n	8001f9a <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j+0x82>
	  if (!__p->_M_nxt || _M_bucket_index(*__p->_M_next()) != __bkt)
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00c      	beq.n	8001f7e <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j+0x66>
 8001f64:	6938      	ldr	r0, [r7, #16]
 8001f66:	f7ff ff4b 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	4619      	mov	r1, r3
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	f000 f990 	bl	8002296 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8001f76:	4602      	mov	r2, r0
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d001      	beq.n	8001f82 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j+0x6a>
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e000      	b.n	8001f84 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j+0x6c>
 8001f82:	2300      	movs	r3, #0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d106      	bne.n	8001f96 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j+0x7e>
	  __prev_p = __p;
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	617b      	str	r3, [r7, #20]
	   __p = __p->_M_next())
 8001f8c:	6938      	ldr	r0, [r7, #16]
 8001f8e:	f7ff ff37 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 8001f92:	6138      	str	r0, [r7, #16]
	  if (this->_M_equals(__k, __code, *__p))
 8001f94:	e7d6      	b.n	8001f44 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS2_j+0x2c>
	    break;
 8001f96:	bf00      	nop
      return nullptr;
 8001f98:	2300      	movs	r3, #0
    }
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE9_M_valptrEv>:
      _M_valptr() noexcept
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b082      	sub	sp, #8
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f000 fa6d 	bl	800248c <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKPvjEE6_M_ptrEv>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_ZNSt11_Tuple_implILj0EJRKPvEEC1ES2_>:
      _Tuple_impl(const _Head& __head)
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
      : _Base(__head)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6839      	ldr	r1, [r7, #0]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f000 fa6a 	bl	80024a4 <_ZNSt10_Head_baseILj0ERKPvLb0EEC1ES2_>
      { }
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <_ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <_ZSt7forwardISt5tupleIJRKPvEEEOT_RNSt16remove_referenceIS5_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <_ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <_ZNSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEC1Ev>:
    struct _Hash_node
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff f8e3 	bl	80011f2 <_ZNSt8__detail15_Hash_node_baseC1Ev>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS4_EESD_IJEEEEEPS6_DpOT_>:
      _Hashtable_alloc<_NodeAlloc>::_M_allocate_node(_Args&&... __args)
 8002036:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800203a:	b088      	sub	sp, #32
 800203c:	af02      	add	r7, sp, #8
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
 8002044:	603b      	str	r3, [r7, #0]
	auto __nptr = __node_alloc_traits::allocate(_M_node_allocator(), 1);
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f000 f995 	bl	8002376 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE17_M_node_allocatorEv>
 800204c:	4603      	mov	r3, r0
 800204e:	2101      	movs	r1, #1
 8002050:	4618      	mov	r0, r3
 8002052:	f000 fa36 	bl	80024c2 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEE8allocateERS7_j>
 8002056:	6178      	str	r0, [r7, #20]
	__node_ptr __n = std::__to_address(__nptr);
 8002058:	6978      	ldr	r0, [r7, #20]
 800205a:	f000 fa41 	bl	80024e0 <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEPT_S8_>
 800205e:	6138      	str	r0, [r7, #16]
	    ::new ((void*)__n) __node_type;
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	4619      	mov	r1, r3
 8002064:	200c      	movs	r0, #12
 8002066:	f7ff f8b8 	bl	80011da <_ZnwjPv>
 800206a:	4603      	mov	r3, r0
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff ffd5 	bl	800201c <_ZNSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEC1Ev>
	    __node_alloc_traits::construct(_M_node_allocator(),
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f000 f97f 	bl	8002376 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE17_M_node_allocatorEv>
 8002078:	4604      	mov	r4, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	3304      	adds	r3, #4
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ff8f 	bl	8001fa2 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE9_M_valptrEv>
 8002084:	4605      	mov	r5, r0
 8002086:	68b8      	ldr	r0, [r7, #8]
 8002088:	f7ff ffa7 	bl	8001fda <_ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE>
 800208c:	4606      	mov	r6, r0
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7ff ffae 	bl	8001ff0 <_ZSt7forwardISt5tupleIJRKPvEEEOT_RNSt16remove_referenceIS5_E4typeE>
 8002094:	4680      	mov	r8, r0
 8002096:	6838      	ldr	r0, [r7, #0]
 8002098:	f7ff ffb5 	bl	8002006 <_ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE>
 800209c:	4603      	mov	r3, r0
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	4643      	mov	r3, r8
 80020a2:	4632      	mov	r2, r6
 80020a4:	4629      	mov	r1, r5
 80020a6:	4620      	mov	r0, r4
 80020a8:	f000 fa25 	bl	80024f6 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESD_IJEEEEEvRS7_PT_DpOT0_>
	    return __n;
 80020ac:	693b      	ldr	r3, [r7, #16]
      }
 80020ae:	4618      	mov	r0, r3
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080020b8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEjRKj>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    _M_rehash(size_type __bkt_count, const __rehash_state& __state)
    {
      __try
	{
	  _M_rehash_aux(__bkt_count, __unique_keys{});
 80020c4:	461a      	mov	r2, r3
 80020c6:	68b9      	ldr	r1, [r7, #8]
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f000 fa41 	bl	8002550 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE>
	  // A failure here means that buckets allocation failed.  We only
	  // have to restore hash policy previous state.
	  _M_rehash_policy._M_reset(__state);
	  __throw_exception_again;
	}
    }
 80020ce:	bf00      	nop
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeERNS_21_Hash_node_code_cacheILb0EEEj>:
      _M_store_code(_Hash_node_code_cache<false>&, __hash_code) const
 80020d6:	b480      	push	{r7}
 80020d8:	b085      	sub	sp, #20
 80020da:	af00      	add	r7, sp, #0
 80020dc:	60f8      	str	r0, [r7, #12]
 80020de:	60b9      	str	r1, [r7, #8]
 80020e0:	607a      	str	r2, [r7, #4]
      { }
 80020e2:	bf00      	nop
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80020ee:	b590      	push	{r4, r7, lr}
 80020f0:	b085      	sub	sp, #20
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
      if (_M_buckets[__bkt])
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d011      	beq.n	800212e <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x40>
	  __node->_M_nxt = _M_buckets[__bkt]->_M_nxt;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4413      	add	r3, r2
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	601a      	str	r2, [r3, #0]
	  _M_buckets[__bkt]->_M_nxt = __node;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	601a      	str	r2, [r3, #0]
    }
 800212c:	e022      	b.n	8002174 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x86>
	  __node->_M_nxt = _M_before_begin._M_nxt;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	689a      	ldr	r2, [r3, #8]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	601a      	str	r2, [r3, #0]
	  _M_before_begin._M_nxt = __node;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	609a      	str	r2, [r3, #8]
	  if (__node->_M_nxt)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00f      	beq.n	8002164 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x76>
	    _M_buckets[_M_bucket_index(*__node->_M_next())] = __node;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681c      	ldr	r4, [r3, #0]
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f7ff fe59 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 800214e:	4603      	mov	r3, r0
 8002150:	3304      	adds	r3, #4
 8002152:	4619      	mov	r1, r3
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 f89e 	bl	8002296 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 800215a:	4603      	mov	r3, r0
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4423      	add	r3, r4
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	601a      	str	r2, [r3, #0]
	  _M_buckets[__bkt] = &_M_before_begin;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	4413      	add	r3, r2
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	3208      	adds	r2, #8
 8002172:	601a      	str	r2, [r3, #0]
    }
 8002174:	bf00      	nop
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	bd90      	pop	{r4, r7, pc}

0800217c <_ZNSt8__detail22_Hashtable_hash_traitsISt4hashIPvEE22__small_size_thresholdEv>:
      __small_size_threshold() noexcept
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
      { return std::__is_fast_hash<_Hash>::value ? 0 : 20; }
 8002180:	2300      	movs	r3, #0
 8002182:	4618      	mov	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <_ZNSt8__detail19_Node_iterator_baseISt4pairIKPvjELb0EE7_M_incrEv>:
      _M_incr() noexcept
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
      { _M_cur = _M_cur->_M_next(); }
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff fe31 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 800219e:	4602      	mov	r2, r0
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>:
      _M_eq() const { return _EqualEBO::_M_cget(); }
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 fa2f 	bl	8002618 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIPvELb1EE7_M_cgetEv>
 80021ba:	4603      	mov	r3, r0
 80021bc:	4618      	mov	r0, r3
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE4_M_vEv>:
      _M_v() const noexcept
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
      { return *_M_valptr(); }
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 fa2e 	bl	800262e <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE9_M_valptrEv>
 80021d2:	4603      	mov	r3, r0
 80021d4:	4618      	mov	r0, r3
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <_ZNKSt8__detail10_Select1stclIRKSt4pairIKPvjEEEONS0_10__1st_typeIT_E4typeEOS9_>:
      operator()(_Tp&& __x) const noexcept
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
      { return std::forward<_Tp>(__x).first; }
 80021e6:	6838      	ldr	r0, [r7, #0]
 80021e8:	f000 fa2e 	bl	8002648 <_ZSt7forwardIRKSt4pairIKPvjEEOT_RNSt16remove_referenceIS6_E4typeE>
 80021ec:	4603      	mov	r3, r0
 80021ee:	4618      	mov	r0, r3
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <_ZNKSt8equal_toIPvEclERKS0_S3_>:
  template<typename _Tp>
    struct equal_to : public binary_function<_Tp, _Tp, bool>
    {
      _GLIBCXX14_CONSTEXPR
      bool
      operator()(const _Tp& __x, const _Tp& __y) const
 80021f6:	b480      	push	{r7}
 80021f8:	b085      	sub	sp, #20
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	60f8      	str	r0, [r7, #12]
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
      { return __x == __y; }
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	429a      	cmp	r2, r3
 800220c:	bf0c      	ite	eq
 800220e:	2301      	moveq	r3, #1
 8002210:	2300      	movne	r3, #0
 8002212:	b2db      	uxtb	r3, r3
 8002214:	4618      	mov	r0, r3
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <_ZNSt8__detail19_Node_iterator_baseISt4pairIKPvjELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>:
      _Node_iterator_base(__node_type* __p) noexcept
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
      : _M_cur(__p) { }
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4618      	mov	r0, r3
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeERS2_>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 800223e:	b580      	push	{r7, lr}
 8002240:	b084      	sub	sp, #16
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
 8002246:	6039      	str	r1, [r7, #0]
      __node_base_ptr __prev_p = &_M_before_begin;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3308      	adds	r3, #8
 800224c:	60fb      	str	r3, [r7, #12]
      if (!__prev_p->_M_nxt)
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d101      	bne.n	800225a <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeERS2_+0x1c>
	return nullptr;
 8002256:	2300      	movs	r3, #0
 8002258:	e019      	b.n	800228e <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeERS2_+0x50>
      for (__node_ptr __p = static_cast<__node_ptr>(__prev_p->_M_nxt);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	e011      	b.n	8002286 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeERS2_+0x48>
	  if (this->_M_key_equals(__k, *__p))
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	3304      	adds	r3, #4
 8002266:	461a      	mov	r2, r3
 8002268:	6839      	ldr	r1, [r7, #0]
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f7ff fd4c 	bl	8001d08 <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_key_equalsERS3_RKNS_16_Hash_node_valueIS4_Lb0EEE>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeERS2_+0x3c>
	    return __prev_p;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	e009      	b.n	800228e <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeERS2_+0x50>
	  __prev_p = __p;
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	60fb      	str	r3, [r7, #12]
	   __p = __p->_M_next())
 800227e:	68b8      	ldr	r0, [r7, #8]
 8002280:	f7ff fdbe 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 8002284:	60b8      	str	r0, [r7, #8]
	   __p != nullptr;
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1ea      	bne.n	8002262 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeERS2_+0x24>
      return nullptr;
 800228c:	2300      	movs	r3, #0
    }
 800228e:	4618      	mov	r0, r3
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>:
      _M_bucket_index(const __node_value_type& __n) const noexcept
 8002296:	b580      	push	{r7, lr}
 8002298:	b082      	sub	sp, #8
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
 800229e:	6039      	str	r1, [r7, #0]
      { return __hash_code_base::_M_bucket_index(__n, _M_bucket_count); }
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	461a      	mov	r2, r3
 80022a6:	6839      	ldr	r1, [r7, #0]
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f000 f9d8 	bl	800265e <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>
 80022ae:	4603      	mov	r3, r0
 80022b0:	4618      	mov	r0, r3
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseEjPNS5_15_Hash_node_baseEPNS5_10_Hash_nodeIS3_Lb0EEE>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80022b8:	b590      	push	{r4, r7, lr}
 80022ba:	b087      	sub	sp, #28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
 80022c4:	603b      	str	r3, [r7, #0]
      if (__prev_n == _M_buckets[__bkt])
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d119      	bne.n	800230c <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseEjPNS5_15_Hash_node_baseEPNS5_10_Hash_nodeIS3_Lb0EEE+0x54>
	_M_remove_bucket_begin(__bkt, __n->_M_next(),
 80022d8:	6838      	ldr	r0, [r7, #0]
 80022da:	f7ff fd91 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 80022de:	4604      	mov	r4, r0
	  __n->_M_nxt ? _M_bucket_index(*__n->_M_next()) : 0);
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
	_M_remove_bucket_begin(__bkt, __n->_M_next(),
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00a      	beq.n	80022fe <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseEjPNS5_15_Hash_node_baseEPNS5_10_Hash_nodeIS3_Lb0EEE+0x46>
	  __n->_M_nxt ? _M_bucket_index(*__n->_M_next()) : 0);
 80022e8:	6838      	ldr	r0, [r7, #0]
 80022ea:	f7ff fd89 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 80022ee:	4603      	mov	r3, r0
 80022f0:	3304      	adds	r3, #4
 80022f2:	4619      	mov	r1, r3
 80022f4:	68f8      	ldr	r0, [r7, #12]
 80022f6:	f7ff ffce 	bl	8002296 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 80022fa:	4603      	mov	r3, r0
 80022fc:	e000      	b.n	8002300 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseEjPNS5_15_Hash_node_baseEPNS5_10_Hash_nodeIS3_Lb0EEE+0x48>
	_M_remove_bucket_begin(__bkt, __n->_M_next(),
 80022fe:	2300      	movs	r3, #0
 8002300:	4622      	mov	r2, r4
 8002302:	68b9      	ldr	r1, [r7, #8]
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f000 f9cc 	bl	80026a2 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_remove_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEEj>
 800230a:	e018      	b.n	800233e <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseEjPNS5_15_Hash_node_baseEPNS5_10_Hash_nodeIS3_Lb0EEE+0x86>
      else if (__n->_M_nxt)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d014      	beq.n	800233e <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseEjPNS5_15_Hash_node_baseEPNS5_10_Hash_nodeIS3_Lb0EEE+0x86>
	  size_type __next_bkt = _M_bucket_index(*__n->_M_next());
 8002314:	6838      	ldr	r0, [r7, #0]
 8002316:	f7ff fd73 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 800231a:	4603      	mov	r3, r0
 800231c:	3304      	adds	r3, #4
 800231e:	4619      	mov	r1, r3
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f7ff ffb8 	bl	8002296 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8002326:	6178      	str	r0, [r7, #20]
	  if (__next_bkt != __bkt)
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	429a      	cmp	r2, r3
 800232e:	d006      	beq.n	800233e <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_eraseEjPNS5_15_Hash_node_baseEPNS5_10_Hash_nodeIS3_Lb0EEE+0x86>
	    _M_buckets[__next_bkt] = __prev_n;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	601a      	str	r2, [r3, #0]
      __prev_n->_M_nxt = __n->_M_nxt;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	601a      	str	r2, [r3, #0]
      iterator __result(__n->_M_next());
 8002346:	6838      	ldr	r0, [r7, #0]
 8002348:	f7ff fd5a 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 800234c:	4602      	mov	r2, r0
 800234e:	f107 0310 	add.w	r3, r7, #16
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff fcf7 	bl	8001d48 <_ZNSt8__detail14_Node_iteratorISt4pairIKPvjELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
      this->_M_deallocate_node(__n);
 800235a:	6839      	ldr	r1, [r7, #0]
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f7ff fd5b 	bl	8001e18 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE18_M_deallocate_nodeEPS6_>
      --_M_element_count;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	1e5a      	subs	r2, r3, #1
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	60da      	str	r2, [r3, #12]
      return __result;
 800236c:	693b      	ldr	r3, [r7, #16]
    }
 800236e:	4618      	mov	r0, r3
 8002370:	371c      	adds	r7, #28
 8002372:	46bd      	mov	sp, r7
 8002374:	bd90      	pop	{r4, r7, pc}

08002376 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE17_M_node_allocatorEv>:
      _M_node_allocator()
 8002376:	b580      	push	{r7, lr}
 8002378:	b082      	sub	sp, #8
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
      { return __ebo_node_alloc::_M_get(); }
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f000 f9c7 	bl	8002712 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKPvjELb0EEEELb1EE6_M_getEv>
 8002384:	4603      	mov	r3, r0
 8002386:	4618      	mov	r0, r3
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEE7destroyIS5_EEvRS7_PT_>:
       *
       *  Calls @c __a.destroy(__p).
      */
      template<typename _Up>
	static _GLIBCXX20_CONSTEXPR void
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 800238e:	b580      	push	{r7, lr}
 8002390:	b082      	sub	sp, #8
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	6039      	str	r1, [r7, #0]
	noexcept(is_nothrow_destructible<_Up>::value)
	{
#if __cplusplus <= 201703L
	  __a.destroy(__p);
 8002398:	6839      	ldr	r1, [r7, #0]
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 f9c4 	bl	8002728 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE7destroyIS5_EEvPT_>
#else
	  std::destroy_at(__p);
#endif
	}
 80023a0:	bf00      	nop
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE22_M_deallocate_node_ptrEPS6_>:
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_node_ptr(__node_ptr __n)
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
      auto __ptr = std::pointer_traits<_Ptr>::pointer_to(*__n);
 80023b2:	6838      	ldr	r0, [r7, #0]
 80023b4:	f000 f9c3 	bl	800273e <_ZNSt19__ptr_traits_ptr_toIPNSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEES6_Lb0EE10pointer_toERS6_>
 80023b8:	60f8      	str	r0, [r7, #12]
      __node_alloc_traits::deallocate(_M_node_allocator(), __ptr, 1);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff ffdb 	bl	8002376 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE17_M_node_allocatorEv>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2201      	movs	r2, #1
 80023c4:	68f9      	ldr	r1, [r7, #12]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 f8b3 	bl	8002532 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEE10deallocateERS7_PS6_j>
    }
 80023cc:	bf00      	nop
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <_ZNSt19__ptr_traits_ptr_toIPPNSt8__detail15_Hash_node_baseES2_Lb0EE10pointer_toERS2_>:
       *  @brief  Obtain a pointer to an object
       *  @param  __r  A reference to an object of type `element_type`
       *  @return `addressof(__r)`
      */
      static _GLIBCXX20_CONSTEXPR pointer
      pointer_to(element_type& __r) noexcept
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f000 f9ba 	bl	8002756 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>
 80023e2:	4603      	mov	r3, r0
 80023e4:	4618      	mov	r0, r3
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKPvjELb0EEEEERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f9b9 	bl	800276e <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEEC1Ev>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f9b8 	bl	8002784 <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEED1Ev>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4618      	mov	r0, r3
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	60f8      	str	r0, [r7, #12]
 8002426:	60b9      	str	r1, [r7, #8]
 8002428:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	68b9      	ldr	r1, [r7, #8]
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	f000 f9b3 	bl	800279a <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS2_j>
 8002434:	bf00      	nop
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <_ZNKSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIPvELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4618      	mov	r0, r3
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS3_jRKNS_16_Hash_node_valueIS4_Lb0EEE>:
      _M_equals(const _Key& __k, __hash_code __c,
 8002452:	b580      	push	{r7, lr}
 8002454:	b084      	sub	sp, #16
 8002456:	af00      	add	r7, sp, #0
 8002458:	60f8      	str	r0, [r7, #12]
 800245a:	60b9      	str	r1, [r7, #8]
 800245c:	607a      	str	r2, [r7, #4]
 800245e:	603b      	str	r3, [r7, #0]
      { return _S_equals(__c, __n) && _M_key_equals(__k, __n); }
 8002460:	6839      	ldr	r1, [r7, #0]
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f9a9 	bl	80027ba <_ZNSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_S_equalsEjRKNS_21_Hash_node_code_cacheILb0EEE>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d009      	beq.n	8002482 <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS3_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x30>
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	68b9      	ldr	r1, [r7, #8]
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f7ff fc48 	bl	8001d08 <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_key_equalsERS3_RKNS_16_Hash_node_valueIS4_Lb0EEE>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS3_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x30>
 800247e:	2301      	movs	r3, #1
 8002480:	e000      	b.n	8002484 <_ZNKSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS3_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x32>
 8002482:	2300      	movs	r3, #0
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKPvjEE6_M_ptrEv>:
      {
        return static_cast<const void*>(&_M_storage);
      }

      _Tp*
      _M_ptr() noexcept
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f000 f99c 	bl	80027d2 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKPvjEE7_M_addrEv>
 800249a:	4603      	mov	r3, r0
 800249c:	4618      	mov	r0, r3
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <_ZNSt10_Head_baseILj0ERKPvLb0EEC1ES2_>:
      constexpr _Head_base(const _Head& __h)
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
      : _M_head_impl(__h) { }
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4618      	mov	r0, r3
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr

080024c2 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEE8allocateERS7_j>:
      allocate(allocator_type& __a, size_type __n)
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
 80024ca:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80024cc:	2200      	movs	r2, #0
 80024ce:	6839      	ldr	r1, [r7, #0]
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 f989 	bl	80027e8 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE8allocateEjPKv>
 80024d6:	4603      	mov	r3, r0
 80024d8:	4618      	mov	r0, r3
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEPT_S8_>:
  template<typename _Ptr, typename _Tp>
    using __ptr_rebind = typename pointer_traits<_Ptr>::template rebind<_Tp>;

  template<typename _Tp>
    constexpr _Tp*
    __to_address(_Tp* __ptr) noexcept
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
    {
      static_assert(!std::is_function<_Tp>::value, "not a function pointer");
      return __ptr;
 80024e8:	687b      	ldr	r3, [r7, #4]
    }
 80024ea:	4618      	mov	r0, r3
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESD_IJEEEEEvRS7_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 80024f6:	b5b0      	push	{r4, r5, r7, lr}
 80024f8:	b086      	sub	sp, #24
 80024fa:	af02      	add	r7, sp, #8
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	603b      	str	r3, [r7, #0]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f7ff fd68 	bl	8001fda <_ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE>
 800250a:	4604      	mov	r4, r0
 800250c:	6838      	ldr	r0, [r7, #0]
 800250e:	f7ff fd6f 	bl	8001ff0 <_ZSt7forwardISt5tupleIJRKPvEEEOT_RNSt16remove_referenceIS5_E4typeE>
 8002512:	4605      	mov	r5, r0
 8002514:	6a38      	ldr	r0, [r7, #32]
 8002516:	f7ff fd76 	bl	8002006 <_ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE>
 800251a:	4603      	mov	r3, r0
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	462b      	mov	r3, r5
 8002520:	4622      	mov	r2, r4
 8002522:	68b9      	ldr	r1, [r7, #8]
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f000 f99d 	bl	8002864 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESC_IJEEEEEvPT_DpOT0_>
	}
 800252a:	bf00      	nop
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bdb0      	pop	{r4, r5, r7, pc}

08002532 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEE10deallocateERS7_PS6_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002532:	b580      	push	{r7, lr}
 8002534:	b084      	sub	sp, #16
 8002536:	af00      	add	r7, sp, #0
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	68b9      	ldr	r1, [r7, #8]
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f000 f9b6 	bl	80028b4 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE10deallocateEPS6_j>
 8002548:	bf00      	nop
 800254a:	3710      	adds	r7, #16
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002550:	b580      	push	{r7, lr}
 8002552:	b08a      	sub	sp, #40	@ 0x28
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	713a      	strb	r2, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    _M_rehash_aux(size_type __bkt_count, true_type /* __uks */)
    {
      __buckets_ptr __new_buckets = _M_allocate_buckets(__bkt_count);
 800255c:	68b9      	ldr	r1, [r7, #8]
 800255e:	68f8      	ldr	r0, [r7, #12]
 8002560:	f000 f9bb 	bl	80028da <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 8002564:	61f8      	str	r0, [r7, #28]
      __node_ptr __p = _M_begin();
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f7ff fa6b 	bl	8001a42 <_ZNKSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 800256c:	6278      	str	r0, [r7, #36]	@ 0x24
      _M_before_begin._M_nxt = nullptr;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	609a      	str	r2, [r3, #8]
      std::size_t __bbegin_bkt = 0;
 8002574:	2300      	movs	r3, #0
 8002576:	623b      	str	r3, [r7, #32]
      while (__p)
 8002578:	e03e      	b.n	80025f8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0xa8>
	{
	  __node_ptr __next = __p->_M_next();
 800257a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800257c:	f7ff fc40 	bl	8001e00 <_ZNKSt8__detail10_Hash_nodeISt4pairIKPvjELb0EE7_M_nextEv>
 8002580:	61b8      	str	r0, [r7, #24]
	  std::size_t __bkt
	    = __hash_code_base::_M_bucket_index(*__p, __bkt_count);
 8002582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002584:	3304      	adds	r3, #4
 8002586:	68ba      	ldr	r2, [r7, #8]
 8002588:	4619      	mov	r1, r3
 800258a:	68f8      	ldr	r0, [r7, #12]
 800258c:	f000 f867 	bl	800265e <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>
 8002590:	6178      	str	r0, [r7, #20]
	  if (!__new_buckets[__bkt])
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	69fa      	ldr	r2, [r7, #28]
 8002598:	4413      	add	r3, r2
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d11a      	bne.n	80025d6 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x86>
	    {
	      __p->_M_nxt = _M_before_begin._M_nxt;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a6:	601a      	str	r2, [r3, #0]
	      _M_before_begin._M_nxt = __p;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025ac:	609a      	str	r2, [r3, #8]
	      __new_buckets[__bkt] = &_M_before_begin;
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	69fa      	ldr	r2, [r7, #28]
 80025b4:	4413      	add	r3, r2
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	3208      	adds	r2, #8
 80025ba:	601a      	str	r2, [r3, #0]
	      if (__p->_M_nxt)
 80025bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d005      	beq.n	80025d0 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x80>
		__new_buckets[__bbegin_bkt] = __p;
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	69fa      	ldr	r2, [r7, #28]
 80025ca:	4413      	add	r3, r2
 80025cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025ce:	601a      	str	r2, [r3, #0]
	      __bbegin_bkt = __bkt;
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	623b      	str	r3, [r7, #32]
 80025d4:	e00e      	b.n	80025f4 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0xa4>
	    }
	  else
	    {
	      __p->_M_nxt = __new_buckets[__bkt]->_M_nxt;
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	69fa      	ldr	r2, [r7, #28]
 80025dc:	4413      	add	r3, r2
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e4:	601a      	str	r2, [r3, #0]
	      __new_buckets[__bkt]->_M_nxt = __p;
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	69fa      	ldr	r2, [r7, #28]
 80025ec:	4413      	add	r3, r2
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025f2:	601a      	str	r2, [r3, #0]
	    }

	  __p = __next;
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	627b      	str	r3, [r7, #36]	@ 0x24
      while (__p)
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1bd      	bne.n	800257a <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x2a>
	}

      _M_deallocate_buckets();
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f7ff f928 	bl	8001854 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
      _M_bucket_count = __bkt_count;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	605a      	str	r2, [r3, #4]
      _M_buckets = __new_buckets;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	69fa      	ldr	r2, [r7, #28]
 800260e:	601a      	str	r2, [r3, #0]
    }
 8002610:	bf00      	nop
 8002612:	3728      	adds	r7, #40	@ 0x28
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIPvELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4618      	mov	r0, r3
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE9_M_valptrEv>:
      _M_valptr() const noexcept
 800262e:	b580      	push	{r7, lr}
 8002630:	b082      	sub	sp, #8
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4618      	mov	r0, r3
 800263a:	f000 f96b 	bl	8002914 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKPvjEE6_M_ptrEv>
 800263e:	4603      	mov	r3, r0
 8002640:	4618      	mov	r0, r3
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <_ZSt7forwardIRKSt4pairIKPvjEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4618      	mov	r0, r3
 8002654:	370c      	adds	r7, #12
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr

0800265e <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>:
      _M_bucket_index(const _Hash_node_value<_Value, false>& __n,
 800265e:	b580      	push	{r7, lr}
 8002660:	b086      	sub	sp, #24
 8002662:	af00      	add	r7, sp, #0
 8002664:	60f8      	str	r0, [r7, #12]
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	607a      	str	r2, [r7, #4]
	return _RangeHash{}(_M_hash_code(_ExtractKey{}(__n._M_v())),
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff fda9 	bl	80021c4 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKPvjEE4_M_vEv>
 8002672:	4602      	mov	r2, r0
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	4611      	mov	r1, r2
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fdae 	bl	80021dc <_ZNKSt8__detail10_Select1stclIRKSt4pairIKPvjEEEONS0_10__1st_typeIT_E4typeEOS9_>
 8002680:	4603      	mov	r3, r0
 8002682:	4619      	mov	r1, r3
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f7ff fa22 	bl	8001ace <_ZNKSt8__detail15_Hash_code_baseIPvSt4pairIKS1_jENS_10_Select1stESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS3_>
 800268a:	4601      	mov	r1, r0
 800268c:	f107 0310 	add.w	r3, r7, #16
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	4618      	mov	r0, r3
 8002694:	f7fe fdbb 	bl	800120e <_ZNKSt8__detail18_Mod_range_hashingclEjj>
 8002698:	4603      	mov	r3, r0
      }
 800269a:	4618      	mov	r0, r3
 800269c:	3718      	adds	r7, #24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_remove_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEEj>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80026a2:	b480      	push	{r7}
 80026a4:	b085      	sub	sp, #20
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	60f8      	str	r0, [r7, #12]
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	607a      	str	r2, [r7, #4]
 80026ae:	603b      	str	r3, [r7, #0]
      if (!__next || __next_bkt != __bkt)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_remove_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEEj+0x1c>
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d023      	beq.n	8002706 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_remove_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEEj+0x64>
	  if (__next)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d00b      	beq.n	80026dc <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_remove_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEEj+0x3a>
	    _M_buckets[__next_bkt] = _M_buckets[__bkt];
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	441a      	add	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6819      	ldr	r1, [r3, #0]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	440b      	add	r3, r1
 80026d8:	6812      	ldr	r2, [r2, #0]
 80026da:	601a      	str	r2, [r3, #0]
	  if (&_M_before_begin == _M_buckets[__bkt])
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f103 0208 	add.w	r2, r3, #8
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6819      	ldr	r1, [r3, #0]
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	440b      	add	r3, r1
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d102      	bne.n	80026f8 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_remove_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEEj+0x56>
	    _M_before_begin._M_nxt = __next;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	609a      	str	r2, [r3, #8]
	  _M_buckets[__bkt] = nullptr;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
    }
 8002706:	bf00      	nop
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKPvjELb0EEEELb1EE6_M_getEv>:
      _Tp& _M_get() { return static_cast<_Tp&>(*this); }
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE7destroyIS5_EEvPT_>:
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }

      template<typename _Up>
	void
	destroy(_Up* __p)
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
	noexcept(std::is_nothrow_destructible<_Up>::value)
	{ __p->~_Up(); }
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <_ZNSt19__ptr_traits_ptr_toIPNSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEES6_Lb0EE10pointer_toERS6_>:
      pointer_to(element_type& __r) noexcept
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 f8f0 	bl	800292c <_ZSt9addressofINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEPT_RS7_>
 800274c:	4603      	mov	r3, r0
 800274e:	4618      	mov	r0, r3
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f8f0 	bl	8002944 <_ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>
 8002764:	4603      	mov	r3, r0
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4618      	mov	r0, r3
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4618      	mov	r0, r3
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS2_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800279a:	b580      	push	{r7, lr}
 800279c:	b084      	sub	sp, #16
 800279e:	af00      	add	r7, sp, #0
 80027a0:	60f8      	str	r0, [r7, #12]
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4619      	mov	r1, r3
 80027ac:	68b8      	ldr	r0, [r7, #8]
 80027ae:	f003 fac0 	bl	8005d32 <_ZdlPvj>
      }
 80027b2:	bf00      	nop
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <_ZNSt8__detail15_Hashtable_baseIPvSt4pairIKS1_jENS_10_Select1stESt8equal_toIS1_ESt4hashIS1_ENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_S_equalsEjRKNS_21_Hash_node_code_cacheILb0EEE>:
      _S_equals(__hash_code, const _Hash_node_code_cache<false>&)
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
 80027c2:	6039      	str	r1, [r7, #0]
      { return true; }
 80027c4:	2301      	movs	r3, #1
 80027c6:	4618      	mov	r0, r3
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr

080027d2 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKPvjEE7_M_addrEv>:
      _M_addr() noexcept
 80027d2:	b480      	push	{r7}
 80027d4:	b083      	sub	sp, #12
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
        return static_cast<void*>(&_M_storage);
 80027da:	687b      	ldr	r3, [r7, #4]
      }
 80027dc:	4618      	mov	r0, r3
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f000 f8b1 	bl	800295c <_ZNKSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE11_M_max_sizeEv>
 80027fa:	4602      	mov	r2, r0
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	4293      	cmp	r3, r2
 8002800:	bf8c      	ite	hi
 8002802:	2301      	movhi	r3, #1
 8002804:	2300      	movls	r3, #0
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	bf14      	ite	ne
 800280c:	2301      	movne	r3, #1
 800280e:	2300      	moveq	r3, #0
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d007      	beq.n	8002826 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	4a09      	ldr	r2, [pc, #36]	@ (8002840 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE8allocateEjPKv+0x58>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d901      	bls.n	8002822 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 800281e:	f003 faad 	bl	8005d7c <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8002822:	f003 faa8 	bl	8005d76 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8002826:	68ba      	ldr	r2, [r7, #8]
 8002828:	4613      	mov	r3, r2
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	4413      	add	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4618      	mov	r0, r3
 8002832:	f003 fa8f 	bl	8005d54 <_Znwj>
 8002836:	4603      	mov	r3, r0
      }
 8002838:	4618      	mov	r0, r3
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	15555555 	.word	0x15555555

08002844 <_ZNSt5tupleIJRKPvEEC1EOS3_>:
	noexcept(__nothrow_constructible<_UElements...>())
	: _Inherited(std::forward<_UElements>(__elements)...) {	}

      constexpr tuple(const tuple&) = default;

      constexpr tuple(tuple&&) = default;
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	4611      	mov	r1, r2
 8002854:	4618      	mov	r0, r3
 8002856:	f000 f88f 	bl	8002978 <_ZNSt11_Tuple_implILj0EJRKPvEEC1EOS3_>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4618      	mov	r0, r3
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESC_IJEEEEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8002864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
 8002870:	603b      	str	r3, [r7, #0]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	4619      	mov	r1, r3
 8002876:	2008      	movs	r0, #8
 8002878:	f7fe fcaf 	bl	80011da <_ZnwjPv>
 800287c:	4604      	mov	r4, r0
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff fbab 	bl	8001fda <_ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE>
 8002884:	6838      	ldr	r0, [r7, #0]
 8002886:	f7ff fbb3 	bl	8001ff0 <_ZSt7forwardISt5tupleIJRKPvEEEOT_RNSt16remove_referenceIS5_E4typeE>
 800288a:	4602      	mov	r2, r0
 800288c:	f107 0314 	add.w	r3, r7, #20
 8002890:	4611      	mov	r1, r2
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff ffd6 	bl	8002844 <_ZNSt5tupleIJRKPvEEC1EOS3_>
 8002898:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800289a:	f7ff fbb4 	bl	8002006 <_ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE>
 800289e:	f107 0214 	add.w	r2, r7, #20
 80028a2:	4633      	mov	r3, r6
 80028a4:	4629      	mov	r1, r5
 80028a6:	4620      	mov	r0, r4
 80028a8:	f000 f876 	bl	8002998 <_ZNSt4pairIKPvjEC1IJRS1_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EES6_IJDpT0_EE>
 80028ac:	bf00      	nop
 80028ae:	371c      	adds	r7, #28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080028b4 <_ZNSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE10deallocateEPS6_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	4613      	mov	r3, r2
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	4413      	add	r3, r2
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	4619      	mov	r1, r3
 80028cc:	68b8      	ldr	r0, [r7, #8]
 80028ce:	f003 fa30 	bl	8005d32 <_ZdlPvj>
      }
 80028d2:	bf00      	nop
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>:
      _M_allocate_buckets(size_type __bkt_count)
 80028da:	b580      	push	{r7, lr}
 80028dc:	b082      	sub	sp, #8
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
 80028e2:	6039      	str	r1, [r7, #0]
	if (__builtin_expect(__bkt_count == 1, false))
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	bf0c      	ite	eq
 80028ea:	2301      	moveq	r3, #1
 80028ec:	2300      	movne	r3, #0
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d005      	beq.n	8002900 <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj+0x26>
	    _M_single_bucket = nullptr;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	619a      	str	r2, [r3, #24]
	    return &_M_single_bucket;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	3318      	adds	r3, #24
 80028fe:	e005      	b.n	800290c <_ZNSt10_HashtableIPvSt4pairIKS0_jESaIS3_ENSt8__detail10_Select1stESt8equal_toIS0_ESt4hashIS0_ENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj+0x32>
	return __hashtable_alloc::_M_allocate_buckets(__bkt_count);
 8002900:	6839      	ldr	r1, [r7, #0]
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f000 f85c 	bl	80029c0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE19_M_allocate_bucketsEj>
 8002908:	4603      	mov	r3, r0
 800290a:	bf00      	nop
      }
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKPvjEE6_M_ptrEv>:

      const _Tp*
      _M_ptr() const noexcept
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
      { return static_cast<const _Tp*>(_M_addr()); }
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f000 f87c 	bl	8002a1a <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKPvjEE7_M_addrEv>
 8002922:	4603      	mov	r3, r0
 8002924:	4618      	mov	r0, r3
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <_ZSt9addressofINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEPT_RS7_>:
    addressof(_Tp& __r) noexcept
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 f87b 	bl	8002a30 <_ZSt11__addressofINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEPT_RS7_>
 800293a:	4603      	mov	r3, r0
 800293c:	4618      	mov	r0, r3
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <_ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4618      	mov	r0, r3
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <_ZNKSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002964:	4b03      	ldr	r3, [pc, #12]	@ (8002974 <_ZNKSt15__new_allocatorINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEE11_M_max_sizeEv+0x18>)
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8002966:	4618      	mov	r0, r3
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	0aaaaaaa 	.word	0x0aaaaaaa

08002978 <_ZNSt11_Tuple_implILj0EJRKPvEEC1EOS3_>:
      _Tuple_impl(_Tuple_impl&& __in)
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
      : _Base(static_cast<_Base&&>(__in))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	6812      	ldr	r2, [r2, #0]
 8002988:	601a      	str	r2, [r3, #0]
      { }
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4618      	mov	r0, r3
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <_ZNSt4pairIKPvjEC1IJRS1_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EES6_IJDpT0_EE>:
  */
  template<class _T1, class _T2>
    template<typename... _Args1, typename... _Args2>
      _GLIBCXX20_CONSTEXPR
      inline
      pair<_T1, _T2>::
 8002998:	b5b0      	push	{r4, r5, r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af02      	add	r7, sp, #8
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	7239      	strb	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
 80029a4:	703b      	strb	r3, [r7, #0]
      pair(piecewise_construct_t,
	   tuple<_Args1...> __first, tuple<_Args2...> __second)
      : pair(__first, __second,
	     typename _Build_index_tuple<sizeof...(_Args1)>::__type(),
	     typename _Build_index_tuple<sizeof...(_Args2)>::__type())
 80029a6:	463a      	mov	r2, r7
 80029a8:	f88d 4000 	strb.w	r4, [sp]
 80029ac:	462b      	mov	r3, r5
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f000 f848 	bl	8002a46 <_ZNSt4pairIKPvjEC1IJRS1_EJLj0EEJEJEEERSt5tupleIJDpT_EERS5_IJDpT1_EESt12_Index_tupleIJXspT0_EEESE_IJXspT2_EEE>
      { }
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4618      	mov	r0, r3
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bdb0      	pop	{r4, r5, r7, pc}

080029c0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE19_M_allocate_bucketsEj>:
    _Hashtable_alloc<_NodeAlloc>::_M_allocate_buckets(std::size_t __bkt_count)
 80029c0:	b590      	push	{r4, r7, lr}
 80029c2:	b087      	sub	sp, #28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
      __buckets_alloc_type __alloc(_M_node_allocator());
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7ff fcd3 	bl	8002376 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKPvjELb0EEEEE17_M_node_allocatorEv>
 80029d0:	4602      	mov	r2, r0
 80029d2:	f107 030c 	add.w	r3, r7, #12
 80029d6:	4611      	mov	r1, r2
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff fd07 	bl	80023ec <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKPvjELb0EEEEERKSaIT_E>
      auto __ptr = __buckets_alloc_traits::allocate(__alloc, __bkt_count);
 80029de:	f107 030c 	add.w	r3, r7, #12
 80029e2:	6839      	ldr	r1, [r7, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f000 f848 	bl	8002a7a <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_j>
 80029ea:	6178      	str	r0, [r7, #20]
      __buckets_ptr __p = std::__to_address(__ptr);
 80029ec:	6978      	ldr	r0, [r7, #20]
 80029ee:	f000 f853 	bl	8002a98 <_ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_>
 80029f2:	6138      	str	r0, [r7, #16]
      __builtin_memset(__p, 0, __bkt_count * sizeof(__node_base_ptr));
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	4610      	mov	r0, r2
 80029fc:	461a      	mov	r2, r3
 80029fe:	2100      	movs	r1, #0
 8002a00:	f003 fbf6 	bl	80061f0 <memset>
      return __p;
 8002a04:	693c      	ldr	r4, [r7, #16]
    }
 8002a06:	f107 030c 	add.w	r3, r7, #12
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff fcfb 	bl	8002406 <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>
      return __p;
 8002a10:	4623      	mov	r3, r4
    }
 8002a12:	4618      	mov	r0, r3
 8002a14:	371c      	adds	r7, #28
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd90      	pop	{r4, r7, pc}

08002a1a <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKPvjEE7_M_addrEv>:
      _M_addr() const noexcept
 8002a1a:	b480      	push	{r7}
 8002a1c:	b083      	sub	sp, #12
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
        return static_cast<const void*>(&_M_storage);
 8002a22:	687b      	ldr	r3, [r7, #4]
      }
 8002a24:	4618      	mov	r0, r3
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <_ZSt11__addressofINSt8__detail10_Hash_nodeISt4pairIKPvjELb0EEEEPT_RS7_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <_ZNSt4pairIKPvjEC1IJRS1_EJLj0EEJEJEEERSt5tupleIJDpT_EERS5_IJDpT1_EESt12_Index_tupleIJXspT0_EEESE_IJXspT2_EEE>:

  template<class _T1, class _T2>
    template<typename... _Args1, size_t... _Indexes1,
	     typename... _Args2, size_t... _Indexes2>
      _GLIBCXX20_CONSTEXPR inline
      pair<_T1, _T2>::
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b084      	sub	sp, #16
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	60f8      	str	r0, [r7, #12]
 8002a4e:	60b9      	str	r1, [r7, #8]
 8002a50:	607a      	str	r2, [r7, #4]
 8002a52:	703b      	strb	r3, [r7, #0]
      pair(tuple<_Args1...>& __tuple1, tuple<_Args2...>& __tuple2,
	   _Index_tuple<_Indexes1...>, _Index_tuple<_Indexes2...>)
      : first(std::forward<_Args1>(std::get<_Indexes1>(__tuple1))...),
 8002a54:	68b8      	ldr	r0, [r7, #8]
 8002a56:	f000 f82a 	bl	8002aae <_ZSt3getILj0EJRKPvEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS7_>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f000 f833 	bl	8002ac8 <_ZSt7forwardIRKPvEOT_RNSt16remove_referenceIS3_E4typeE>
 8002a62:	4603      	mov	r3, r0
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	601a      	str	r2, [r3, #0]
	second(std::forward<_Args2>(std::get<_Indexes2>(__tuple2))...)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	605a      	str	r2, [r3, #4]
      { }
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4618      	mov	r0, r3
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_j>:
      allocate(allocator_type& __a, size_type __n)
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b082      	sub	sp, #8
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
 8002a82:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8002a84:	2200      	movs	r2, #0
 8002a86:	6839      	ldr	r1, [r7, #0]
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 f828 	bl	8002ade <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	4618      	mov	r0, r3
 8002a92:	3708      	adds	r7, #8
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <_ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_>:
    __to_address(_Tp* __ptr) noexcept
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
      return __ptr;
 8002aa0:	687b      	ldr	r3, [r7, #4]
    }
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr

08002aae <_ZSt3getILj0EJRKPvEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS7_>:
    get(tuple<_Elements...>& __t) noexcept
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b082      	sub	sp, #8
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f000 f839 	bl	8002b30 <_ZSt12__get_helperILj0ERKPvJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <_ZSt7forwardIRKPvEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr

08002ade <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b084      	sub	sp, #16
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 f82c 	bl	8002b48 <_ZNKSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEE11_M_max_sizeEv>
 8002af0:	4602      	mov	r2, r0
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	4293      	cmp	r3, r2
 8002af6:	bf8c      	ite	hi
 8002af8:	2301      	movhi	r3, #1
 8002afa:	2300      	movls	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	bf14      	ite	ne
 8002b02:	2301      	movne	r3, #1
 8002b04:	2300      	moveq	r3, #0
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d007      	beq.n	8002b1c <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b12:	d301      	bcc.n	8002b18 <_ZNSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8002b14:	f003 f932 	bl	8005d7c <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8002b18:	f003 f92d 	bl	8005d76 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4618      	mov	r0, r3
 8002b22:	f003 f917 	bl	8005d54 <_Znwj>
 8002b26:	4603      	mov	r3, r0
      }
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <_ZSt12__get_helperILj0ERKPvJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 f811 	bl	8002b60 <_ZNSt11_Tuple_implILj0EJRKPvEE7_M_headERS3_>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	4618      	mov	r0, r3
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <_ZNKSt15__new_allocatorIPNSt8__detail15_Hash_node_baseEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002b50:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      }
 8002b54:	4618      	mov	r0, r3
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <_ZNSt11_Tuple_implILj0EJRKPvEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f000 f805 	bl	8002b7a <_ZNSt10_Head_baseILj0ERKPvLb0EE7_M_headERS3_>
 8002b70:	4603      	mov	r3, r0
 8002b72:	4618      	mov	r0, r3
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <_ZNSt10_Head_baseILj0ERKPvLb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4618      	mov	r0, r3
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr

08002b92 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002b96:	f000 fac0 	bl	800311a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002b9a:	f000 f80b 	bl	8002bb4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002b9e:	f000 f8e9 	bl	8002d74 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8002ba2:	f000 f8b7 	bl	8002d14 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8002ba6:	f000 f867 	bl	8002c78 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	App_Init();
 8002baa:	f7fe f9f7 	bl	8000f9c <App_Init>
	while(1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		App_Loop();
 8002bae:	f7fe fa11 	bl	8000fd4 <App_Loop>
 8002bb2:	e7fc      	b.n	8002bae <main+0x1c>

08002bb4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b096      	sub	sp, #88	@ 0x58
 8002bb8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bba:	f107 0314 	add.w	r3, r7, #20
 8002bbe:	2244      	movs	r2, #68	@ 0x44
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f003 fb14 	bl	80061f0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002bc8:	463b      	mov	r3, r7
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	605a      	str	r2, [r3, #4]
 8002bd0:	609a      	str	r2, [r3, #8]
 8002bd2:	60da      	str	r2, [r3, #12]
 8002bd4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if(HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002bd6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002bda:	f000 fddf 	bl	800379c <HAL_PWREx_ControlVoltageScaling>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8002be4:	f000 f910 	bl	8002e08 <Error_Handler>
	}

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8002be8:	f000 fdba 	bl	8003760 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002bec:	4b21      	ldr	r3, [pc, #132]	@ (8002c74 <SystemClock_Config+0xc0>)
 8002bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bf2:	4a20      	ldr	r2, [pc, #128]	@ (8002c74 <SystemClock_Config+0xc0>)
 8002bf4:	f023 0318 	bic.w	r3, r3, #24
 8002bf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_MSI;
 8002bfc:	2314      	movs	r3, #20
 8002bfe:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002c00:	2301      	movs	r3, #1
 8002c02:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002c04:	2301      	movs	r3, #1
 8002c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002c0c:	2360      	movs	r3, #96	@ 0x60
 8002c0e:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c10:	2302      	movs	r3, #2
 8002c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002c14:	2301      	movs	r3, #1
 8002c16:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 40;
 8002c1c:	2328      	movs	r3, #40	@ 0x28
 8002c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002c20:	2307      	movs	r3, #7
 8002c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002c24:	2302      	movs	r3, #2
 8002c26:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	657b      	str	r3, [r7, #84]	@ 0x54
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c2c:	f107 0314 	add.w	r3, r7, #20
 8002c30:	4618      	mov	r0, r3
 8002c32:	f000 fe09 	bl	8003848 <HAL_RCC_OscConfig>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <SystemClock_Config+0x8c>
	{
		Error_Handler();
 8002c3c:	f000 f8e4 	bl	8002e08 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002c40:	230f      	movs	r3, #15
 8002c42:	603b      	str	r3, [r7, #0]
					| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c44:	2303      	movs	r3, #3
 8002c46:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c50:	2300      	movs	r3, #0
 8002c52:	613b      	str	r3, [r7, #16]

	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002c54:	463b      	mov	r3, r7
 8002c56:	2104      	movs	r1, #4
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f001 fa09 	bl	8004070 <HAL_RCC_ClockConfig>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <SystemClock_Config+0xb4>
	{
		Error_Handler();
 8002c64:	f000 f8d0 	bl	8002e08 <Error_Handler>
	}

	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8002c68:	f001 fe1c 	bl	80048a4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002c6c:	bf00      	nop
 8002c6e:	3758      	adds	r7, #88	@ 0x58
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40021000 	.word	0x40021000

08002c78 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b088      	sub	sp, #32
 8002c7c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c7e:	f107 0310 	add.w	r3, r7, #16
 8002c82:	2200      	movs	r2, #0
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	605a      	str	r2, [r3, #4]
 8002c88:	609a      	str	r2, [r3, #8]
 8002c8a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c8c:	1d3b      	adds	r3, r7, #4
 8002c8e:	2200      	movs	r2, #0
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	605a      	str	r2, [r3, #4]
 8002c94:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002c96:	4b1e      	ldr	r3, [pc, #120]	@ (8002d10 <MX_TIM2_Init+0x98>)
 8002c98:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c9c:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 79;
 8002c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8002d10 <MX_TIM2_Init+0x98>)
 8002ca0:	224f      	movs	r2, #79	@ 0x4f
 8002ca2:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d10 <MX_TIM2_Init+0x98>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 999;
 8002caa:	4b19      	ldr	r3, [pc, #100]	@ (8002d10 <MX_TIM2_Init+0x98>)
 8002cac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002cb0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cb2:	4b17      	ldr	r3, [pc, #92]	@ (8002d10 <MX_TIM2_Init+0x98>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cb8:	4b15      	ldr	r3, [pc, #84]	@ (8002d10 <MX_TIM2_Init+0x98>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	619a      	str	r2, [r3, #24]
	if(HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002cbe:	4814      	ldr	r0, [pc, #80]	@ (8002d10 <MX_TIM2_Init+0x98>)
 8002cc0:	f001 fef2 	bl	8004aa8 <HAL_TIM_Base_Init>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 8002cca:	f000 f89d 	bl	8002e08 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cd2:	613b      	str	r3, [r7, #16]
	if(HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002cd4:	f107 0310 	add.w	r3, r7, #16
 8002cd8:	4619      	mov	r1, r3
 8002cda:	480d      	ldr	r0, [pc, #52]	@ (8002d10 <MX_TIM2_Init+0x98>)
 8002cdc:	f002 f892 	bl	8004e04 <HAL_TIM_ConfigClockSource>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 8002ce6:	f000 f88f 	bl	8002e08 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cea:	2300      	movs	r3, #0
 8002cec:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60fb      	str	r3, [r7, #12]
	if(HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002cf2:	1d3b      	adds	r3, r7, #4
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4806      	ldr	r0, [pc, #24]	@ (8002d10 <MX_TIM2_Init+0x98>)
 8002cf8:	f002 fa7e 	bl	80051f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 8002d02:	f000 f881 	bl	8002e08 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8002d06:	bf00      	nop
 8002d08:	3720      	adds	r7, #32
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	200000b0 	.word	0x200000b0

08002d14 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8002d18:	4b14      	ldr	r3, [pc, #80]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d1a:	4a15      	ldr	r2, [pc, #84]	@ (8002d70 <MX_USART2_UART_Init+0x5c>)
 8002d1c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8002d1e:	4b13      	ldr	r3, [pc, #76]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d24:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d26:	4b11      	ldr	r3, [pc, #68]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002d32:	4b0e      	ldr	r3, [pc, #56]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002d38:	4b0c      	ldr	r3, [pc, #48]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d3a:	220c      	movs	r2, #12
 8002d3c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d44:	4b09      	ldr	r3, [pc, #36]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d4a:	4b08      	ldr	r3, [pc, #32]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d50:	4b06      	ldr	r3, [pc, #24]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	625a      	str	r2, [r3, #36]	@ 0x24
	if(HAL_UART_Init(&huart2) != HAL_OK)
 8002d56:	4805      	ldr	r0, [pc, #20]	@ (8002d6c <MX_USART2_UART_Init+0x58>)
 8002d58:	f002 fad2 	bl	8005300 <HAL_UART_Init>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 8002d62:	f000 f851 	bl	8002e08 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8002d66:	bf00      	nop
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	200000fc 	.word	0x200000fc
 8002d70:	40004400 	.word	0x40004400

08002d74 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b088      	sub	sp, #32
 8002d78:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d7a:	f107 030c 	add.w	r3, r7, #12
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	605a      	str	r2, [r3, #4]
 8002d84:	609a      	str	r2, [r3, #8]
 8002d86:	60da      	str	r2, [r3, #12]
 8002d88:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8002e00 <MX_GPIO_Init+0x8c>)
 8002d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002e00 <MX_GPIO_Init+0x8c>)
 8002d90:	f043 0304 	orr.w	r3, r3, #4
 8002d94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d96:	4b1a      	ldr	r3, [pc, #104]	@ (8002e00 <MX_GPIO_Init+0x8c>)
 8002d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d9a:	f003 0304 	and.w	r3, r3, #4
 8002d9e:	60bb      	str	r3, [r7, #8]
 8002da0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002da2:	4b17      	ldr	r3, [pc, #92]	@ (8002e00 <MX_GPIO_Init+0x8c>)
 8002da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da6:	4a16      	ldr	r2, [pc, #88]	@ (8002e00 <MX_GPIO_Init+0x8c>)
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dae:	4b14      	ldr	r3, [pc, #80]	@ (8002e00 <MX_GPIO_Init+0x8c>)
 8002db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	607b      	str	r3, [r7, #4]
 8002db8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002dba:	4b11      	ldr	r3, [pc, #68]	@ (8002e00 <MX_GPIO_Init+0x8c>)
 8002dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dbe:	4a10      	ldr	r2, [pc, #64]	@ (8002e00 <MX_GPIO_Init+0x8c>)
 8002dc0:	f043 0302 	orr.w	r3, r3, #2
 8002dc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8002e00 <MX_GPIO_Init+0x8c>)
 8002dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	603b      	str	r3, [r7, #0]
 8002dd0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	2108      	movs	r1, #8
 8002dd6:	480b      	ldr	r0, [pc, #44]	@ (8002e04 <MX_GPIO_Init+0x90>)
 8002dd8:	f000 fc90 	bl	80036fc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LD3_Pin */
	GPIO_InitStruct.Pin = LD3_Pin;
 8002ddc:	2308      	movs	r3, #8
 8002dde:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002de0:	2301      	movs	r3, #1
 8002de2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de4:	2300      	movs	r3, #0
 8002de6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de8:	2300      	movs	r3, #0
 8002dea:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002dec:	f107 030c 	add.w	r3, r7, #12
 8002df0:	4619      	mov	r1, r3
 8002df2:	4804      	ldr	r0, [pc, #16]	@ (8002e04 <MX_GPIO_Init+0x90>)
 8002df4:	f000 fb18 	bl	8003428 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8002df8:	bf00      	nop
 8002dfa:	3720      	adds	r7, #32
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40021000 	.word	0x40021000
 8002e04:	48000400 	.word	0x48000400

08002e08 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e0c:	b672      	cpsid	i
}
 8002e0e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while(1)
 8002e10:	bf00      	nop
 8002e12:	e7fd      	b.n	8002e10 <Error_Handler+0x8>

08002e14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e58 <HAL_MspInit+0x44>)
 8002e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1e:	4a0e      	ldr	r2, [pc, #56]	@ (8002e58 <HAL_MspInit+0x44>)
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e26:	4b0c      	ldr	r3, [pc, #48]	@ (8002e58 <HAL_MspInit+0x44>)
 8002e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	607b      	str	r3, [r7, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e32:	4b09      	ldr	r3, [pc, #36]	@ (8002e58 <HAL_MspInit+0x44>)
 8002e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e36:	4a08      	ldr	r2, [pc, #32]	@ (8002e58 <HAL_MspInit+0x44>)
 8002e38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e3e:	4b06      	ldr	r3, [pc, #24]	@ (8002e58 <HAL_MspInit+0x44>)
 8002e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e46:	603b      	str	r3, [r7, #0]
 8002e48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	40021000 	.word	0x40021000

08002e5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e6c:	d113      	bne.n	8002e96 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea0 <HAL_TIM_Base_MspInit+0x44>)
 8002e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e72:	4a0b      	ldr	r2, [pc, #44]	@ (8002ea0 <HAL_TIM_Base_MspInit+0x44>)
 8002e74:	f043 0301 	orr.w	r3, r3, #1
 8002e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e7a:	4b09      	ldr	r3, [pc, #36]	@ (8002ea0 <HAL_TIM_Base_MspInit+0x44>)
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	60fb      	str	r3, [r7, #12]
 8002e84:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2100      	movs	r1, #0
 8002e8a:	201c      	movs	r0, #28
 8002e8c:	f000 fa95 	bl	80033ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e90:	201c      	movs	r0, #28
 8002e92:	f000 faae 	bl	80033f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002e96:	bf00      	nop
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40021000 	.word	0x40021000

08002ea4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b09e      	sub	sp, #120	@ 0x78
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]
 8002eb4:	605a      	str	r2, [r3, #4]
 8002eb6:	609a      	str	r2, [r3, #8]
 8002eb8:	60da      	str	r2, [r3, #12]
 8002eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ebc:	f107 0310 	add.w	r3, r7, #16
 8002ec0:	2254      	movs	r2, #84	@ 0x54
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f003 f993 	bl	80061f0 <memset>
  if(huart->Instance==USART2)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a28      	ldr	r2, [pc, #160]	@ (8002f70 <HAL_UART_MspInit+0xcc>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d148      	bne.n	8002f66 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002edc:	f107 0310 	add.w	r3, r7, #16
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f001 fae9 	bl	80044b8 <HAL_RCCEx_PeriphCLKConfig>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002eec:	f7ff ff8c 	bl	8002e08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ef0:	4b20      	ldr	r3, [pc, #128]	@ (8002f74 <HAL_UART_MspInit+0xd0>)
 8002ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8002f74 <HAL_UART_MspInit+0xd0>)
 8002ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002efa:	6593      	str	r3, [r2, #88]	@ 0x58
 8002efc:	4b1d      	ldr	r3, [pc, #116]	@ (8002f74 <HAL_UART_MspInit+0xd0>)
 8002efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f04:	60fb      	str	r3, [r7, #12]
 8002f06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f08:	4b1a      	ldr	r3, [pc, #104]	@ (8002f74 <HAL_UART_MspInit+0xd0>)
 8002f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f0c:	4a19      	ldr	r2, [pc, #100]	@ (8002f74 <HAL_UART_MspInit+0xd0>)
 8002f0e:	f043 0301 	orr.w	r3, r3, #1
 8002f12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f14:	4b17      	ldr	r3, [pc, #92]	@ (8002f74 <HAL_UART_MspInit+0xd0>)
 8002f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002f20:	2304      	movs	r3, #4
 8002f22:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f24:	2302      	movs	r3, #2
 8002f26:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f30:	2307      	movs	r3, #7
 8002f32:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002f34:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f3e:	f000 fa73 	bl	8003428 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002f42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f46:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f48:	2302      	movs	r3, #2
 8002f4a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f50:	2303      	movs	r3, #3
 8002f52:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002f54:	2303      	movs	r3, #3
 8002f56:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002f58:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f62:	f000 fa61 	bl	8003428 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f66:	bf00      	nop
 8002f68:	3778      	adds	r7, #120	@ 0x78
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	40004400 	.word	0x40004400
 8002f74:	40021000 	.word	0x40021000

08002f78 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while(1)
 8002f7c:	bf00      	nop
 8002f7e:	e7fd      	b.n	8002f7c <NMI_Handler+0x4>

08002f80 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while(1)
 8002f84:	bf00      	nop
 8002f86:	e7fd      	b.n	8002f84 <HardFault_Handler+0x4>

08002f88 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while(1)
 8002f8c:	bf00      	nop
 8002f8e:	e7fd      	b.n	8002f8c <MemManage_Handler+0x4>

08002f90 <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while(1)
 8002f94:	bf00      	nop
 8002f96:	e7fd      	b.n	8002f94 <BusFault_Handler+0x4>

08002f98 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while(1)
 8002f9c:	bf00      	nop
 8002f9e:	e7fd      	b.n	8002f9c <UsageFault_Handler+0x4>

08002fa0 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8002fa4:	bf00      	nop
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8002fc0:	bf00      	nop
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr

08002fca <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8002fce:	f000 f8f9 	bl	80031c4 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8002fd2:	bf00      	nop
 8002fd4:	bd80      	pop	{r7, pc}
	...

08002fd8 <TIM2_IRQHandler>:

/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM2_IRQn 0 */
	App_TIM2_IRQHandler();
 8002fdc:	f7fe f806 	bl	8000fec <App_TIM2_IRQHandler>
	/* USER CODE END TIM2_IRQn 0 */
	HAL_TIM_IRQHandler(&htim2);
 8002fe0:	4802      	ldr	r0, [pc, #8]	@ (8002fec <TIM2_IRQHandler+0x14>)
 8002fe2:	f001 fe0d 	bl	8004c00 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM2_IRQn 1 */

	/* USER CODE END TIM2_IRQn 1 */
}
 8002fe6:	bf00      	nop
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	200000b0 	.word	0x200000b0

08002ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  return 1;
 8002ff4:	2301      	movs	r3, #1
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <_kill>:

int _kill(int pid, int sig)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800300a:	f003 f94d 	bl	80062a8 <__errno>
 800300e:	4603      	mov	r3, r0
 8003010:	2216      	movs	r2, #22
 8003012:	601a      	str	r2, [r3, #0]
  return -1;
 8003014:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003018:	4618      	mov	r0, r3
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <_exit>:

void _exit (int status)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003028:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f7ff ffe7 	bl	8003000 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003032:	bf00      	nop
 8003034:	e7fd      	b.n	8003032 <_exit+0x12>
	...

08003038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003040:	4a14      	ldr	r2, [pc, #80]	@ (8003094 <_sbrk+0x5c>)
 8003042:	4b15      	ldr	r3, [pc, #84]	@ (8003098 <_sbrk+0x60>)
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800304c:	4b13      	ldr	r3, [pc, #76]	@ (800309c <_sbrk+0x64>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d102      	bne.n	800305a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003054:	4b11      	ldr	r3, [pc, #68]	@ (800309c <_sbrk+0x64>)
 8003056:	4a12      	ldr	r2, [pc, #72]	@ (80030a0 <_sbrk+0x68>)
 8003058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800305a:	4b10      	ldr	r3, [pc, #64]	@ (800309c <_sbrk+0x64>)
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4413      	add	r3, r2
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	429a      	cmp	r2, r3
 8003066:	d207      	bcs.n	8003078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003068:	f003 f91e 	bl	80062a8 <__errno>
 800306c:	4603      	mov	r3, r0
 800306e:	220c      	movs	r2, #12
 8003070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003072:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003076:	e009      	b.n	800308c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003078:	4b08      	ldr	r3, [pc, #32]	@ (800309c <_sbrk+0x64>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800307e:	4b07      	ldr	r3, [pc, #28]	@ (800309c <_sbrk+0x64>)
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4413      	add	r3, r2
 8003086:	4a05      	ldr	r2, [pc, #20]	@ (800309c <_sbrk+0x64>)
 8003088:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800308a:	68fb      	ldr	r3, [r7, #12]
}
 800308c:	4618      	mov	r0, r3
 800308e:	3718      	adds	r7, #24
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	20010000 	.word	0x20010000
 8003098:	00000400 	.word	0x00000400
 800309c:	20000184 	.word	0x20000184
 80030a0:	20000390 	.word	0x20000390

080030a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80030a8:	4b06      	ldr	r3, [pc, #24]	@ (80030c4 <SystemInit+0x20>)
 80030aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ae:	4a05      	ldr	r2, [pc, #20]	@ (80030c4 <SystemInit+0x20>)
 80030b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80030b8:	bf00      	nop
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	e000ed00 	.word	0xe000ed00

080030c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80030c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003100 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80030cc:	f7ff ffea 	bl	80030a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030d0:	480c      	ldr	r0, [pc, #48]	@ (8003104 <LoopForever+0x6>)
  ldr r1, =_edata
 80030d2:	490d      	ldr	r1, [pc, #52]	@ (8003108 <LoopForever+0xa>)
  ldr r2, =_sidata
 80030d4:	4a0d      	ldr	r2, [pc, #52]	@ (800310c <LoopForever+0xe>)
  movs r3, #0
 80030d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030d8:	e002      	b.n	80030e0 <LoopCopyDataInit>

080030da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030de:	3304      	adds	r3, #4

080030e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030e4:	d3f9      	bcc.n	80030da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003110 <LoopForever+0x12>)
  ldr r4, =_ebss
 80030e8:	4c0a      	ldr	r4, [pc, #40]	@ (8003114 <LoopForever+0x16>)
  movs r3, #0
 80030ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030ec:	e001      	b.n	80030f2 <LoopFillZerobss>

080030ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030f0:	3204      	adds	r2, #4

080030f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030f4:	d3fb      	bcc.n	80030ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030f6:	f003 f8dd 	bl	80062b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80030fa:	f7ff fd4a 	bl	8002b92 <main>

080030fe <LoopForever>:

LoopForever:
    b LoopForever
 80030fe:	e7fe      	b.n	80030fe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003100:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003104:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003108:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800310c:	0800722c 	.word	0x0800722c
  ldr r2, =_sbss
 8003110:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8003114:	20000390 	.word	0x20000390

08003118 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003118:	e7fe      	b.n	8003118 <ADC1_IRQHandler>

0800311a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b082      	sub	sp, #8
 800311e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003120:	2300      	movs	r3, #0
 8003122:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003124:	2003      	movs	r0, #3
 8003126:	f000 f93d 	bl	80033a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800312a:	2000      	movs	r0, #0
 800312c:	f000 f80e 	bl	800314c <HAL_InitTick>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d002      	beq.n	800313c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	71fb      	strb	r3, [r7, #7]
 800313a:	e001      	b.n	8003140 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800313c:	f7ff fe6a 	bl	8002e14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003140:	79fb      	ldrb	r3, [r7, #7]
}
 8003142:	4618      	mov	r0, r3
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003154:	2300      	movs	r3, #0
 8003156:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003158:	4b17      	ldr	r3, [pc, #92]	@ (80031b8 <HAL_InitTick+0x6c>)
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d023      	beq.n	80031a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003160:	4b16      	ldr	r3, [pc, #88]	@ (80031bc <HAL_InitTick+0x70>)
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	4b14      	ldr	r3, [pc, #80]	@ (80031b8 <HAL_InitTick+0x6c>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	4619      	mov	r1, r3
 800316a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800316e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003172:	fbb2 f3f3 	udiv	r3, r2, r3
 8003176:	4618      	mov	r0, r3
 8003178:	f000 f949 	bl	800340e <HAL_SYSTICK_Config>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10f      	bne.n	80031a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b0f      	cmp	r3, #15
 8003186:	d809      	bhi.n	800319c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003188:	2200      	movs	r2, #0
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003190:	f000 f913 	bl	80033ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003194:	4a0a      	ldr	r2, [pc, #40]	@ (80031c0 <HAL_InitTick+0x74>)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6013      	str	r3, [r2, #0]
 800319a:	e007      	b.n	80031ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	73fb      	strb	r3, [r7, #15]
 80031a0:	e004      	b.n	80031ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	73fb      	strb	r3, [r7, #15]
 80031a6:	e001      	b.n	80031ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80031ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20000008 	.word	0x20000008
 80031bc:	20000000 	.word	0x20000000
 80031c0:	20000004 	.word	0x20000004

080031c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80031c8:	4b06      	ldr	r3, [pc, #24]	@ (80031e4 <HAL_IncTick+0x20>)
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	461a      	mov	r2, r3
 80031ce:	4b06      	ldr	r3, [pc, #24]	@ (80031e8 <HAL_IncTick+0x24>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4413      	add	r3, r2
 80031d4:	4a04      	ldr	r2, [pc, #16]	@ (80031e8 <HAL_IncTick+0x24>)
 80031d6:	6013      	str	r3, [r2, #0]
}
 80031d8:	bf00      	nop
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	20000008 	.word	0x20000008
 80031e8:	20000188 	.word	0x20000188

080031ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  return uwTick;
 80031f0:	4b03      	ldr	r3, [pc, #12]	@ (8003200 <HAL_GetTick+0x14>)
 80031f2:	681b      	ldr	r3, [r3, #0]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	20000188 	.word	0x20000188

08003204 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f003 0307 	and.w	r3, r3, #7
 8003212:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003214:	4b0c      	ldr	r3, [pc, #48]	@ (8003248 <__NVIC_SetPriorityGrouping+0x44>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003220:	4013      	ands	r3, r2
 8003222:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800322c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003230:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003234:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003236:	4a04      	ldr	r2, [pc, #16]	@ (8003248 <__NVIC_SetPriorityGrouping+0x44>)
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	60d3      	str	r3, [r2, #12]
}
 800323c:	bf00      	nop
 800323e:	3714      	adds	r7, #20
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	e000ed00 	.word	0xe000ed00

0800324c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003250:	4b04      	ldr	r3, [pc, #16]	@ (8003264 <__NVIC_GetPriorityGrouping+0x18>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	0a1b      	lsrs	r3, r3, #8
 8003256:	f003 0307 	and.w	r3, r3, #7
}
 800325a:	4618      	mov	r0, r3
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	e000ed00 	.word	0xe000ed00

08003268 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	2b00      	cmp	r3, #0
 8003278:	db0b      	blt.n	8003292 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800327a:	79fb      	ldrb	r3, [r7, #7]
 800327c:	f003 021f 	and.w	r2, r3, #31
 8003280:	4907      	ldr	r1, [pc, #28]	@ (80032a0 <__NVIC_EnableIRQ+0x38>)
 8003282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003286:	095b      	lsrs	r3, r3, #5
 8003288:	2001      	movs	r0, #1
 800328a:	fa00 f202 	lsl.w	r2, r0, r2
 800328e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	e000e100 	.word	0xe000e100

080032a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	6039      	str	r1, [r7, #0]
 80032ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	db0a      	blt.n	80032ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	490c      	ldr	r1, [pc, #48]	@ (80032f0 <__NVIC_SetPriority+0x4c>)
 80032be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c2:	0112      	lsls	r2, r2, #4
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	440b      	add	r3, r1
 80032c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032cc:	e00a      	b.n	80032e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	4908      	ldr	r1, [pc, #32]	@ (80032f4 <__NVIC_SetPriority+0x50>)
 80032d4:	79fb      	ldrb	r3, [r7, #7]
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	3b04      	subs	r3, #4
 80032dc:	0112      	lsls	r2, r2, #4
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	440b      	add	r3, r1
 80032e2:	761a      	strb	r2, [r3, #24]
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	e000e100 	.word	0xe000e100
 80032f4:	e000ed00 	.word	0xe000ed00

080032f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b089      	sub	sp, #36	@ 0x24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	f1c3 0307 	rsb	r3, r3, #7
 8003312:	2b04      	cmp	r3, #4
 8003314:	bf28      	it	cs
 8003316:	2304      	movcs	r3, #4
 8003318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	3304      	adds	r3, #4
 800331e:	2b06      	cmp	r3, #6
 8003320:	d902      	bls.n	8003328 <NVIC_EncodePriority+0x30>
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	3b03      	subs	r3, #3
 8003326:	e000      	b.n	800332a <NVIC_EncodePriority+0x32>
 8003328:	2300      	movs	r3, #0
 800332a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800332c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	43da      	mvns	r2, r3
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	401a      	ands	r2, r3
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003340:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	fa01 f303 	lsl.w	r3, r1, r3
 800334a:	43d9      	mvns	r1, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003350:	4313      	orrs	r3, r2
         );
}
 8003352:	4618      	mov	r0, r3
 8003354:	3724      	adds	r7, #36	@ 0x24
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
	...

08003360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3b01      	subs	r3, #1
 800336c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003370:	d301      	bcc.n	8003376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003372:	2301      	movs	r3, #1
 8003374:	e00f      	b.n	8003396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003376:	4a0a      	ldr	r2, [pc, #40]	@ (80033a0 <SysTick_Config+0x40>)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3b01      	subs	r3, #1
 800337c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800337e:	210f      	movs	r1, #15
 8003380:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003384:	f7ff ff8e 	bl	80032a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003388:	4b05      	ldr	r3, [pc, #20]	@ (80033a0 <SysTick_Config+0x40>)
 800338a:	2200      	movs	r2, #0
 800338c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800338e:	4b04      	ldr	r3, [pc, #16]	@ (80033a0 <SysTick_Config+0x40>)
 8003390:	2207      	movs	r2, #7
 8003392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	e000e010 	.word	0xe000e010

080033a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f7ff ff29 	bl	8003204 <__NVIC_SetPriorityGrouping>
}
 80033b2:	bf00      	nop
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b086      	sub	sp, #24
 80033be:	af00      	add	r7, sp, #0
 80033c0:	4603      	mov	r3, r0
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	607a      	str	r2, [r7, #4]
 80033c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80033cc:	f7ff ff3e 	bl	800324c <__NVIC_GetPriorityGrouping>
 80033d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	68b9      	ldr	r1, [r7, #8]
 80033d6:	6978      	ldr	r0, [r7, #20]
 80033d8:	f7ff ff8e 	bl	80032f8 <NVIC_EncodePriority>
 80033dc:	4602      	mov	r2, r0
 80033de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033e2:	4611      	mov	r1, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff ff5d 	bl	80032a4 <__NVIC_SetPriority>
}
 80033ea:	bf00      	nop
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b082      	sub	sp, #8
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	4603      	mov	r3, r0
 80033fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff ff31 	bl	8003268 <__NVIC_EnableIRQ>
}
 8003406:	bf00      	nop
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f7ff ffa2 	bl	8003360 <SysTick_Config>
 800341c:	4603      	mov	r3, r0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
	...

08003428 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003428:	b480      	push	{r7}
 800342a:	b087      	sub	sp, #28
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003432:	2300      	movs	r3, #0
 8003434:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003436:	e148      	b.n	80036ca <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	2101      	movs	r1, #1
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	fa01 f303 	lsl.w	r3, r1, r3
 8003444:	4013      	ands	r3, r2
 8003446:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2b00      	cmp	r3, #0
 800344c:	f000 813a 	beq.w	80036c4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 0303 	and.w	r3, r3, #3
 8003458:	2b01      	cmp	r3, #1
 800345a:	d005      	beq.n	8003468 <HAL_GPIO_Init+0x40>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f003 0303 	and.w	r3, r3, #3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d130      	bne.n	80034ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	2203      	movs	r2, #3
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	43db      	mvns	r3, r3
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	4013      	ands	r3, r2
 800347e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	68da      	ldr	r2, [r3, #12]
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4313      	orrs	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800349e:	2201      	movs	r2, #1
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	fa02 f303 	lsl.w	r3, r2, r3
 80034a6:	43db      	mvns	r3, r3
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	4013      	ands	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	091b      	lsrs	r3, r3, #4
 80034b4:	f003 0201 	and.w	r2, r3, #1
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	693a      	ldr	r2, [r7, #16]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f003 0303 	and.w	r3, r3, #3
 80034d2:	2b03      	cmp	r3, #3
 80034d4:	d017      	beq.n	8003506 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	2203      	movs	r2, #3
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	4013      	ands	r3, r2
 80034ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d123      	bne.n	800355a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	08da      	lsrs	r2, r3, #3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	3208      	adds	r2, #8
 800351a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800351e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	220f      	movs	r2, #15
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	43db      	mvns	r3, r3
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	4013      	ands	r3, r2
 8003534:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	691a      	ldr	r2, [r3, #16]
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f003 0307 	and.w	r3, r3, #7
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	4313      	orrs	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	08da      	lsrs	r2, r3, #3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3208      	adds	r2, #8
 8003554:	6939      	ldr	r1, [r7, #16]
 8003556:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	2203      	movs	r2, #3
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43db      	mvns	r3, r3
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	4013      	ands	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f003 0203 	and.w	r2, r3, #3
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003596:	2b00      	cmp	r3, #0
 8003598:	f000 8094 	beq.w	80036c4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800359c:	4b52      	ldr	r3, [pc, #328]	@ (80036e8 <HAL_GPIO_Init+0x2c0>)
 800359e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035a0:	4a51      	ldr	r2, [pc, #324]	@ (80036e8 <HAL_GPIO_Init+0x2c0>)
 80035a2:	f043 0301 	orr.w	r3, r3, #1
 80035a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80035a8:	4b4f      	ldr	r3, [pc, #316]	@ (80036e8 <HAL_GPIO_Init+0x2c0>)
 80035aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	60bb      	str	r3, [r7, #8]
 80035b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035b4:	4a4d      	ldr	r2, [pc, #308]	@ (80036ec <HAL_GPIO_Init+0x2c4>)
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	089b      	lsrs	r3, r3, #2
 80035ba:	3302      	adds	r3, #2
 80035bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f003 0303 	and.w	r3, r3, #3
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	220f      	movs	r2, #15
 80035cc:	fa02 f303 	lsl.w	r3, r2, r3
 80035d0:	43db      	mvns	r3, r3
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	4013      	ands	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80035de:	d00d      	beq.n	80035fc <HAL_GPIO_Init+0x1d4>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a43      	ldr	r2, [pc, #268]	@ (80036f0 <HAL_GPIO_Init+0x2c8>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d007      	beq.n	80035f8 <HAL_GPIO_Init+0x1d0>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a42      	ldr	r2, [pc, #264]	@ (80036f4 <HAL_GPIO_Init+0x2cc>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d101      	bne.n	80035f4 <HAL_GPIO_Init+0x1cc>
 80035f0:	2302      	movs	r3, #2
 80035f2:	e004      	b.n	80035fe <HAL_GPIO_Init+0x1d6>
 80035f4:	2307      	movs	r3, #7
 80035f6:	e002      	b.n	80035fe <HAL_GPIO_Init+0x1d6>
 80035f8:	2301      	movs	r3, #1
 80035fa:	e000      	b.n	80035fe <HAL_GPIO_Init+0x1d6>
 80035fc:	2300      	movs	r3, #0
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	f002 0203 	and.w	r2, r2, #3
 8003604:	0092      	lsls	r2, r2, #2
 8003606:	4093      	lsls	r3, r2
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	4313      	orrs	r3, r2
 800360c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800360e:	4937      	ldr	r1, [pc, #220]	@ (80036ec <HAL_GPIO_Init+0x2c4>)
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	089b      	lsrs	r3, r3, #2
 8003614:	3302      	adds	r3, #2
 8003616:	693a      	ldr	r2, [r7, #16]
 8003618:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800361c:	4b36      	ldr	r3, [pc, #216]	@ (80036f8 <HAL_GPIO_Init+0x2d0>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	43db      	mvns	r3, r3
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	4013      	ands	r3, r2
 800362a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	4313      	orrs	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003640:	4a2d      	ldr	r2, [pc, #180]	@ (80036f8 <HAL_GPIO_Init+0x2d0>)
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003646:	4b2c      	ldr	r3, [pc, #176]	@ (80036f8 <HAL_GPIO_Init+0x2d0>)
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	43db      	mvns	r3, r3
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	4013      	ands	r3, r2
 8003654:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d003      	beq.n	800366a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4313      	orrs	r3, r2
 8003668:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800366a:	4a23      	ldr	r2, [pc, #140]	@ (80036f8 <HAL_GPIO_Init+0x2d0>)
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003670:	4b21      	ldr	r3, [pc, #132]	@ (80036f8 <HAL_GPIO_Init+0x2d0>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	43db      	mvns	r3, r3
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	4013      	ands	r3, r2
 800367e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d003      	beq.n	8003694 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	4313      	orrs	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003694:	4a18      	ldr	r2, [pc, #96]	@ (80036f8 <HAL_GPIO_Init+0x2d0>)
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800369a:	4b17      	ldr	r3, [pc, #92]	@ (80036f8 <HAL_GPIO_Init+0x2d0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	43db      	mvns	r3, r3
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	4013      	ands	r3, r2
 80036a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80036be:	4a0e      	ldr	r2, [pc, #56]	@ (80036f8 <HAL_GPIO_Init+0x2d0>)
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	3301      	adds	r3, #1
 80036c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	fa22 f303 	lsr.w	r3, r2, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	f47f aeaf 	bne.w	8003438 <HAL_GPIO_Init+0x10>
  }
}
 80036da:	bf00      	nop
 80036dc:	bf00      	nop
 80036de:	371c      	adds	r7, #28
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr
 80036e8:	40021000 	.word	0x40021000
 80036ec:	40010000 	.word	0x40010000
 80036f0:	48000400 	.word	0x48000400
 80036f4:	48000800 	.word	0x48000800
 80036f8:	40010400 	.word	0x40010400

080036fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	807b      	strh	r3, [r7, #2]
 8003708:	4613      	mov	r3, r2
 800370a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800370c:	787b      	ldrb	r3, [r7, #1]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003712:	887a      	ldrh	r2, [r7, #2]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003718:	e002      	b.n	8003720 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800371a:	887a      	ldrh	r2, [r7, #2]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	460b      	mov	r3, r1
 8003736:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800373e:	887a      	ldrh	r2, [r7, #2]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	4013      	ands	r3, r2
 8003744:	041a      	lsls	r2, r3, #16
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	43d9      	mvns	r1, r3
 800374a:	887b      	ldrh	r3, [r7, #2]
 800374c:	400b      	ands	r3, r1
 800374e:	431a      	orrs	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	619a      	str	r2, [r3, #24]
}
 8003754:	bf00      	nop
 8003756:	3714      	adds	r7, #20
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003764:	4b05      	ldr	r3, [pc, #20]	@ (800377c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a04      	ldr	r2, [pc, #16]	@ (800377c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800376a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800376e:	6013      	str	r3, [r2, #0]
}
 8003770:	bf00      	nop
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40007000 	.word	0x40007000

08003780 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003784:	4b04      	ldr	r3, [pc, #16]	@ (8003798 <HAL_PWREx_GetVoltageRange+0x18>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800378c:	4618      	mov	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	40007000 	.word	0x40007000

0800379c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037aa:	d130      	bne.n	800380e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80037ac:	4b23      	ldr	r3, [pc, #140]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037b8:	d038      	beq.n	800382c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037ba:	4b20      	ldr	r3, [pc, #128]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037c2:	4a1e      	ldr	r2, [pc, #120]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003840 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2232      	movs	r2, #50	@ 0x32
 80037d0:	fb02 f303 	mul.w	r3, r2, r3
 80037d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003844 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80037d6:	fba2 2303 	umull	r2, r3, r2, r3
 80037da:	0c9b      	lsrs	r3, r3, #18
 80037dc:	3301      	adds	r3, #1
 80037de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037e0:	e002      	b.n	80037e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	3b01      	subs	r3, #1
 80037e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037e8:	4b14      	ldr	r3, [pc, #80]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037f4:	d102      	bne.n	80037fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1f2      	bne.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037fc:	4b0f      	ldr	r3, [pc, #60]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037fe:	695b      	ldr	r3, [r3, #20]
 8003800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003808:	d110      	bne.n	800382c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e00f      	b.n	800382e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800380e:	4b0b      	ldr	r3, [pc, #44]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800381a:	d007      	beq.n	800382c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800381c:	4b07      	ldr	r3, [pc, #28]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003824:	4a05      	ldr	r2, [pc, #20]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003826:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800382a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3714      	adds	r7, #20
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40007000 	.word	0x40007000
 8003840:	20000000 	.word	0x20000000
 8003844:	431bde83 	.word	0x431bde83

08003848 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b088      	sub	sp, #32
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d102      	bne.n	800385c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	f000 bc02 	b.w	8004060 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800385c:	4b96      	ldr	r3, [pc, #600]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 030c 	and.w	r3, r3, #12
 8003864:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003866:	4b94      	ldr	r3, [pc, #592]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f003 0303 	and.w	r3, r3, #3
 800386e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0310 	and.w	r3, r3, #16
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 80e4 	beq.w	8003a46 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d007      	beq.n	8003894 <HAL_RCC_OscConfig+0x4c>
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	2b0c      	cmp	r3, #12
 8003888:	f040 808b 	bne.w	80039a2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	2b01      	cmp	r3, #1
 8003890:	f040 8087 	bne.w	80039a2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003894:	4b88      	ldr	r3, [pc, #544]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d005      	beq.n	80038ac <HAL_RCC_OscConfig+0x64>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e3d9      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a1a      	ldr	r2, [r3, #32]
 80038b0:	4b81      	ldr	r3, [pc, #516]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0308 	and.w	r3, r3, #8
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d004      	beq.n	80038c6 <HAL_RCC_OscConfig+0x7e>
 80038bc:	4b7e      	ldr	r3, [pc, #504]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038c4:	e005      	b.n	80038d2 <HAL_RCC_OscConfig+0x8a>
 80038c6:	4b7c      	ldr	r3, [pc, #496]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80038c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038cc:	091b      	lsrs	r3, r3, #4
 80038ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d223      	bcs.n	800391e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 fd8c 	bl	80043f8 <RCC_SetFlashLatencyFromMSIRange>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e3ba      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038ea:	4b73      	ldr	r3, [pc, #460]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a72      	ldr	r2, [pc, #456]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80038f0:	f043 0308 	orr.w	r3, r3, #8
 80038f4:	6013      	str	r3, [r2, #0]
 80038f6:	4b70      	ldr	r3, [pc, #448]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	496d      	ldr	r1, [pc, #436]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003904:	4313      	orrs	r3, r2
 8003906:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003908:	4b6b      	ldr	r3, [pc, #428]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	69db      	ldr	r3, [r3, #28]
 8003914:	021b      	lsls	r3, r3, #8
 8003916:	4968      	ldr	r1, [pc, #416]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003918:	4313      	orrs	r3, r2
 800391a:	604b      	str	r3, [r1, #4]
 800391c:	e025      	b.n	800396a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800391e:	4b66      	ldr	r3, [pc, #408]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a65      	ldr	r2, [pc, #404]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003924:	f043 0308 	orr.w	r3, r3, #8
 8003928:	6013      	str	r3, [r2, #0]
 800392a:	4b63      	ldr	r3, [pc, #396]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	4960      	ldr	r1, [pc, #384]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003938:	4313      	orrs	r3, r2
 800393a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800393c:	4b5e      	ldr	r3, [pc, #376]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	021b      	lsls	r3, r3, #8
 800394a:	495b      	ldr	r1, [pc, #364]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 800394c:	4313      	orrs	r3, r2
 800394e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d109      	bne.n	800396a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	4618      	mov	r0, r3
 800395c:	f000 fd4c 	bl	80043f8 <RCC_SetFlashLatencyFromMSIRange>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e37a      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800396a:	f000 fc81 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 800396e:	4602      	mov	r2, r0
 8003970:	4b51      	ldr	r3, [pc, #324]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	091b      	lsrs	r3, r3, #4
 8003976:	f003 030f 	and.w	r3, r3, #15
 800397a:	4950      	ldr	r1, [pc, #320]	@ (8003abc <HAL_RCC_OscConfig+0x274>)
 800397c:	5ccb      	ldrb	r3, [r1, r3]
 800397e:	f003 031f 	and.w	r3, r3, #31
 8003982:	fa22 f303 	lsr.w	r3, r2, r3
 8003986:	4a4e      	ldr	r2, [pc, #312]	@ (8003ac0 <HAL_RCC_OscConfig+0x278>)
 8003988:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800398a:	4b4e      	ldr	r3, [pc, #312]	@ (8003ac4 <HAL_RCC_OscConfig+0x27c>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4618      	mov	r0, r3
 8003990:	f7ff fbdc 	bl	800314c <HAL_InitTick>
 8003994:	4603      	mov	r3, r0
 8003996:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003998:	7bfb      	ldrb	r3, [r7, #15]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d052      	beq.n	8003a44 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800399e:	7bfb      	ldrb	r3, [r7, #15]
 80039a0:	e35e      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d032      	beq.n	8003a10 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80039aa:	4b43      	ldr	r3, [pc, #268]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a42      	ldr	r2, [pc, #264]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80039b0:	f043 0301 	orr.w	r3, r3, #1
 80039b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039b6:	f7ff fc19 	bl	80031ec <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039bc:	e008      	b.n	80039d0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039be:	f7ff fc15 	bl	80031ec <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e347      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039d0:	4b39      	ldr	r3, [pc, #228]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0302 	and.w	r3, r3, #2
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0f0      	beq.n	80039be <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039dc:	4b36      	ldr	r3, [pc, #216]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a35      	ldr	r2, [pc, #212]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80039e2:	f043 0308 	orr.w	r3, r3, #8
 80039e6:	6013      	str	r3, [r2, #0]
 80039e8:	4b33      	ldr	r3, [pc, #204]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	4930      	ldr	r1, [pc, #192]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039fa:	4b2f      	ldr	r3, [pc, #188]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	021b      	lsls	r3, r3, #8
 8003a08:	492b      	ldr	r1, [pc, #172]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	604b      	str	r3, [r1, #4]
 8003a0e:	e01a      	b.n	8003a46 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a10:	4b29      	ldr	r3, [pc, #164]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a28      	ldr	r2, [pc, #160]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003a16:	f023 0301 	bic.w	r3, r3, #1
 8003a1a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a1c:	f7ff fbe6 	bl	80031ec <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a24:	f7ff fbe2 	bl	80031ec <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e314      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a36:	4b20      	ldr	r3, [pc, #128]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0x1dc>
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a44:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d073      	beq.n	8003b3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	2b08      	cmp	r3, #8
 8003a56:	d005      	beq.n	8003a64 <HAL_RCC_OscConfig+0x21c>
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	2b0c      	cmp	r3, #12
 8003a5c:	d10e      	bne.n	8003a7c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	2b03      	cmp	r3, #3
 8003a62:	d10b      	bne.n	8003a7c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a64:	4b14      	ldr	r3, [pc, #80]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d063      	beq.n	8003b38 <HAL_RCC_OscConfig+0x2f0>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d15f      	bne.n	8003b38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e2f1      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a84:	d106      	bne.n	8003a94 <HAL_RCC_OscConfig+0x24c>
 8003a86:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a0b      	ldr	r2, [pc, #44]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	e025      	b.n	8003ae0 <HAL_RCC_OscConfig+0x298>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a9c:	d114      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x280>
 8003a9e:	4b06      	ldr	r3, [pc, #24]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a05      	ldr	r2, [pc, #20]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003aa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	4b03      	ldr	r3, [pc, #12]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a02      	ldr	r2, [pc, #8]	@ (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	e013      	b.n	8003ae0 <HAL_RCC_OscConfig+0x298>
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	08006d8c 	.word	0x08006d8c
 8003ac0:	20000000 	.word	0x20000000
 8003ac4:	20000004 	.word	0x20000004
 8003ac8:	4ba0      	ldr	r3, [pc, #640]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a9f      	ldr	r2, [pc, #636]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003ace:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	4b9d      	ldr	r3, [pc, #628]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a9c      	ldr	r2, [pc, #624]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003ada:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ade:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d013      	beq.n	8003b10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae8:	f7ff fb80 	bl	80031ec <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003af0:	f7ff fb7c 	bl	80031ec <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b64      	cmp	r3, #100	@ 0x64
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e2ae      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b02:	4b92      	ldr	r3, [pc, #584]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d0f0      	beq.n	8003af0 <HAL_RCC_OscConfig+0x2a8>
 8003b0e:	e014      	b.n	8003b3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b10:	f7ff fb6c 	bl	80031ec <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b18:	f7ff fb68 	bl	80031ec <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b64      	cmp	r3, #100	@ 0x64
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e29a      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b2a:	4b88      	ldr	r3, [pc, #544]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f0      	bne.n	8003b18 <HAL_RCC_OscConfig+0x2d0>
 8003b36:	e000      	b.n	8003b3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d060      	beq.n	8003c08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	2b04      	cmp	r3, #4
 8003b4a:	d005      	beq.n	8003b58 <HAL_RCC_OscConfig+0x310>
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	2b0c      	cmp	r3, #12
 8003b50:	d119      	bne.n	8003b86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d116      	bne.n	8003b86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b58:	4b7c      	ldr	r3, [pc, #496]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d005      	beq.n	8003b70 <HAL_RCC_OscConfig+0x328>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e277      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b70:	4b76      	ldr	r3, [pc, #472]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	061b      	lsls	r3, r3, #24
 8003b7e:	4973      	ldr	r1, [pc, #460]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b84:	e040      	b.n	8003c08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d023      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b8e:	4b6f      	ldr	r3, [pc, #444]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a6e      	ldr	r2, [pc, #440]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003b94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9a:	f7ff fb27 	bl	80031ec <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ba2:	f7ff fb23 	bl	80031ec <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e255      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bb4:	4b65      	ldr	r3, [pc, #404]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d0f0      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc0:	4b62      	ldr	r3, [pc, #392]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	061b      	lsls	r3, r3, #24
 8003bce:	495f      	ldr	r1, [pc, #380]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	604b      	str	r3, [r1, #4]
 8003bd4:	e018      	b.n	8003c08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd6:	4b5d      	ldr	r3, [pc, #372]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a5c      	ldr	r2, [pc, #368]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003bdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003be0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be2:	f7ff fb03 	bl	80031ec <HAL_GetTick>
 8003be6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003be8:	e008      	b.n	8003bfc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bea:	f7ff faff 	bl	80031ec <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d901      	bls.n	8003bfc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e231      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bfc:	4b53      	ldr	r3, [pc, #332]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1f0      	bne.n	8003bea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0308 	and.w	r3, r3, #8
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d03c      	beq.n	8003c8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d01c      	beq.n	8003c56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c1c:	4b4b      	ldr	r3, [pc, #300]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c22:	4a4a      	ldr	r2, [pc, #296]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003c24:	f043 0301 	orr.w	r3, r3, #1
 8003c28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c2c:	f7ff fade 	bl	80031ec <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c32:	e008      	b.n	8003c46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c34:	f7ff fada 	bl	80031ec <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e20c      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c46:	4b41      	ldr	r3, [pc, #260]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0ef      	beq.n	8003c34 <HAL_RCC_OscConfig+0x3ec>
 8003c54:	e01b      	b.n	8003c8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c56:	4b3d      	ldr	r3, [pc, #244]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c5c:	4a3b      	ldr	r2, [pc, #236]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003c5e:	f023 0301 	bic.w	r3, r3, #1
 8003c62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c66:	f7ff fac1 	bl	80031ec <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c6e:	f7ff fabd 	bl	80031ec <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e1ef      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c80:	4b32      	ldr	r3, [pc, #200]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d1ef      	bne.n	8003c6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0304 	and.w	r3, r3, #4
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 80a6 	beq.w	8003de8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d10d      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cac:	4b27      	ldr	r3, [pc, #156]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb0:	4a26      	ldr	r2, [pc, #152]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003cb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cb8:	4b24      	ldr	r3, [pc, #144]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc0:	60bb      	str	r3, [r7, #8]
 8003cc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cc8:	4b21      	ldr	r3, [pc, #132]	@ (8003d50 <HAL_RCC_OscConfig+0x508>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d118      	bne.n	8003d06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8003d50 <HAL_RCC_OscConfig+0x508>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d50 <HAL_RCC_OscConfig+0x508>)
 8003cda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ce0:	f7ff fa84 	bl	80031ec <HAL_GetTick>
 8003ce4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ce6:	e008      	b.n	8003cfa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ce8:	f7ff fa80 	bl	80031ec <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e1b2      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cfa:	4b15      	ldr	r3, [pc, #84]	@ (8003d50 <HAL_RCC_OscConfig+0x508>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d0f0      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d108      	bne.n	8003d20 <HAL_RCC_OscConfig+0x4d8>
 8003d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d14:	4a0d      	ldr	r2, [pc, #52]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003d16:	f043 0301 	orr.w	r3, r3, #1
 8003d1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d1e:	e029      	b.n	8003d74 <HAL_RCC_OscConfig+0x52c>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	2b05      	cmp	r3, #5
 8003d26:	d115      	bne.n	8003d54 <HAL_RCC_OscConfig+0x50c>
 8003d28:	4b08      	ldr	r3, [pc, #32]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2e:	4a07      	ldr	r2, [pc, #28]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003d30:	f043 0304 	orr.w	r3, r3, #4
 8003d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d38:	4b04      	ldr	r3, [pc, #16]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d3e:	4a03      	ldr	r2, [pc, #12]	@ (8003d4c <HAL_RCC_OscConfig+0x504>)
 8003d40:	f043 0301 	orr.w	r3, r3, #1
 8003d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d48:	e014      	b.n	8003d74 <HAL_RCC_OscConfig+0x52c>
 8003d4a:	bf00      	nop
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	40007000 	.word	0x40007000
 8003d54:	4b9a      	ldr	r3, [pc, #616]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d5a:	4a99      	ldr	r2, [pc, #612]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003d5c:	f023 0301 	bic.w	r3, r3, #1
 8003d60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d64:	4b96      	ldr	r3, [pc, #600]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6a:	4a95      	ldr	r2, [pc, #596]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003d6c:	f023 0304 	bic.w	r3, r3, #4
 8003d70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d016      	beq.n	8003daa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d7c:	f7ff fa36 	bl	80031ec <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d82:	e00a      	b.n	8003d9a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d84:	f7ff fa32 	bl	80031ec <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e162      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d9a:	4b89      	ldr	r3, [pc, #548]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d0ed      	beq.n	8003d84 <HAL_RCC_OscConfig+0x53c>
 8003da8:	e015      	b.n	8003dd6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003daa:	f7ff fa1f 	bl	80031ec <HAL_GetTick>
 8003dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003db0:	e00a      	b.n	8003dc8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003db2:	f7ff fa1b 	bl	80031ec <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e14b      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003dc8:	4b7d      	ldr	r3, [pc, #500]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1ed      	bne.n	8003db2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dd6:	7ffb      	ldrb	r3, [r7, #31]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d105      	bne.n	8003de8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ddc:	4b78      	ldr	r3, [pc, #480]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de0:	4a77      	ldr	r2, [pc, #476]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003de2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003de6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0320 	and.w	r3, r3, #32
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d03c      	beq.n	8003e6e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d01c      	beq.n	8003e36 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003dfc:	4b70      	ldr	r3, [pc, #448]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003dfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e02:	4a6f      	ldr	r2, [pc, #444]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003e04:	f043 0301 	orr.w	r3, r3, #1
 8003e08:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e0c:	f7ff f9ee 	bl	80031ec <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e12:	e008      	b.n	8003e26 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e14:	f7ff f9ea 	bl	80031ec <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e11c      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e26:	4b66      	ldr	r3, [pc, #408]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003e28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0ef      	beq.n	8003e14 <HAL_RCC_OscConfig+0x5cc>
 8003e34:	e01b      	b.n	8003e6e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e36:	4b62      	ldr	r3, [pc, #392]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003e38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e3c:	4a60      	ldr	r2, [pc, #384]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003e3e:	f023 0301 	bic.w	r3, r3, #1
 8003e42:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e46:	f7ff f9d1 	bl	80031ec <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e4c:	e008      	b.n	8003e60 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e4e:	f7ff f9cd 	bl	80031ec <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e0ff      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e60:	4b57      	ldr	r3, [pc, #348]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003e62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1ef      	bne.n	8003e4e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f000 80f3 	beq.w	800405e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	f040 80c9 	bne.w	8004014 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e82:	4b4f      	ldr	r3, [pc, #316]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	f003 0203 	and.w	r2, r3, #3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d12c      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d123      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eb2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d11b      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d113      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed2:	085b      	lsrs	r3, r3, #1
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d109      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee6:	085b      	lsrs	r3, r3, #1
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d06b      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	2b0c      	cmp	r3, #12
 8003ef4:	d062      	beq.n	8003fbc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003ef6:	4b32      	ldr	r3, [pc, #200]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e0ac      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003f06:	4b2e      	ldr	r3, [pc, #184]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a2d      	ldr	r2, [pc, #180]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003f0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f10:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f12:	f7ff f96b 	bl	80031ec <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f18:	e008      	b.n	8003f2c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f1a:	f7ff f967 	bl	80031ec <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e099      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f2c:	4b24      	ldr	r3, [pc, #144]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1f0      	bne.n	8003f1a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f38:	4b21      	ldr	r3, [pc, #132]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003f3a:	68da      	ldr	r2, [r3, #12]
 8003f3c:	4b21      	ldr	r3, [pc, #132]	@ (8003fc4 <HAL_RCC_OscConfig+0x77c>)
 8003f3e:	4013      	ands	r3, r2
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003f48:	3a01      	subs	r2, #1
 8003f4a:	0112      	lsls	r2, r2, #4
 8003f4c:	4311      	orrs	r1, r2
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f52:	0212      	lsls	r2, r2, #8
 8003f54:	4311      	orrs	r1, r2
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f5a:	0852      	lsrs	r2, r2, #1
 8003f5c:	3a01      	subs	r2, #1
 8003f5e:	0552      	lsls	r2, r2, #21
 8003f60:	4311      	orrs	r1, r2
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003f66:	0852      	lsrs	r2, r2, #1
 8003f68:	3a01      	subs	r2, #1
 8003f6a:	0652      	lsls	r2, r2, #25
 8003f6c:	4311      	orrs	r1, r2
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f72:	06d2      	lsls	r2, r2, #27
 8003f74:	430a      	orrs	r2, r1
 8003f76:	4912      	ldr	r1, [pc, #72]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f7c:	4b10      	ldr	r3, [pc, #64]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a0f      	ldr	r2, [pc, #60]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003f82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f86:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f88:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003f8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f92:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f94:	f7ff f92a 	bl	80031ec <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f9c:	f7ff f926 	bl	80031ec <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e058      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fae:	4b04      	ldr	r3, [pc, #16]	@ (8003fc0 <HAL_RCC_OscConfig+0x778>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d0f0      	beq.n	8003f9c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fba:	e050      	b.n	800405e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e04f      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fc8:	4b27      	ldr	r3, [pc, #156]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d144      	bne.n	800405e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003fd4:	4b24      	ldr	r3, [pc, #144]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a23      	ldr	r2, [pc, #140]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 8003fda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fde:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fe0:	4b21      	ldr	r3, [pc, #132]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	4a20      	ldr	r2, [pc, #128]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 8003fe6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003fec:	f7ff f8fe 	bl	80031ec <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff4:	f7ff f8fa 	bl	80031ec <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e02c      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004006:	4b18      	ldr	r3, [pc, #96]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d0f0      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x7ac>
 8004012:	e024      	b.n	800405e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	2b0c      	cmp	r3, #12
 8004018:	d01f      	beq.n	800405a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800401a:	4b13      	ldr	r3, [pc, #76]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a12      	ldr	r2, [pc, #72]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 8004020:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004024:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004026:	f7ff f8e1 	bl	80031ec <HAL_GetTick>
 800402a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800402c:	e008      	b.n	8004040 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800402e:	f7ff f8dd 	bl	80031ec <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d901      	bls.n	8004040 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e00f      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004040:	4b09      	ldr	r3, [pc, #36]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d1f0      	bne.n	800402e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800404c:	4b06      	ldr	r3, [pc, #24]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 800404e:	68da      	ldr	r2, [r3, #12]
 8004050:	4905      	ldr	r1, [pc, #20]	@ (8004068 <HAL_RCC_OscConfig+0x820>)
 8004052:	4b06      	ldr	r3, [pc, #24]	@ (800406c <HAL_RCC_OscConfig+0x824>)
 8004054:	4013      	ands	r3, r2
 8004056:	60cb      	str	r3, [r1, #12]
 8004058:	e001      	b.n	800405e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e000      	b.n	8004060 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3720      	adds	r7, #32
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40021000 	.word	0x40021000
 800406c:	feeefffc 	.word	0xfeeefffc

08004070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e0e7      	b.n	8004254 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004084:	4b75      	ldr	r3, [pc, #468]	@ (800425c <HAL_RCC_ClockConfig+0x1ec>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0307 	and.w	r3, r3, #7
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d910      	bls.n	80040b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004092:	4b72      	ldr	r3, [pc, #456]	@ (800425c <HAL_RCC_ClockConfig+0x1ec>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f023 0207 	bic.w	r2, r3, #7
 800409a:	4970      	ldr	r1, [pc, #448]	@ (800425c <HAL_RCC_ClockConfig+0x1ec>)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	4313      	orrs	r3, r2
 80040a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a2:	4b6e      	ldr	r3, [pc, #440]	@ (800425c <HAL_RCC_ClockConfig+0x1ec>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d001      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e0cf      	b.n	8004254 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0302 	and.w	r3, r3, #2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d010      	beq.n	80040e2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	4b66      	ldr	r3, [pc, #408]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d908      	bls.n	80040e2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040d0:	4b63      	ldr	r3, [pc, #396]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	4960      	ldr	r1, [pc, #384]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d04c      	beq.n	8004188 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2b03      	cmp	r3, #3
 80040f4:	d107      	bne.n	8004106 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040f6:	4b5a      	ldr	r3, [pc, #360]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d121      	bne.n	8004146 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e0a6      	b.n	8004254 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	2b02      	cmp	r3, #2
 800410c:	d107      	bne.n	800411e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800410e:	4b54      	ldr	r3, [pc, #336]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d115      	bne.n	8004146 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e09a      	b.n	8004254 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d107      	bne.n	8004136 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004126:	4b4e      	ldr	r3, [pc, #312]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d109      	bne.n	8004146 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e08e      	b.n	8004254 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004136:	4b4a      	ldr	r3, [pc, #296]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e086      	b.n	8004254 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004146:	4b46      	ldr	r3, [pc, #280]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f023 0203 	bic.w	r2, r3, #3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	4943      	ldr	r1, [pc, #268]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 8004154:	4313      	orrs	r3, r2
 8004156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004158:	f7ff f848 	bl	80031ec <HAL_GetTick>
 800415c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415e:	e00a      	b.n	8004176 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004160:	f7ff f844 	bl	80031ec <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800416e:	4293      	cmp	r3, r2
 8004170:	d901      	bls.n	8004176 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e06e      	b.n	8004254 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004176:	4b3a      	ldr	r3, [pc, #232]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 020c 	and.w	r2, r3, #12
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	429a      	cmp	r2, r3
 8004186:	d1eb      	bne.n	8004160 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d010      	beq.n	80041b6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689a      	ldr	r2, [r3, #8]
 8004198:	4b31      	ldr	r3, [pc, #196]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d208      	bcs.n	80041b6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041a4:	4b2e      	ldr	r3, [pc, #184]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	492b      	ldr	r1, [pc, #172]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041b6:	4b29      	ldr	r3, [pc, #164]	@ (800425c <HAL_RCC_ClockConfig+0x1ec>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0307 	and.w	r3, r3, #7
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d210      	bcs.n	80041e6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c4:	4b25      	ldr	r3, [pc, #148]	@ (800425c <HAL_RCC_ClockConfig+0x1ec>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f023 0207 	bic.w	r2, r3, #7
 80041cc:	4923      	ldr	r1, [pc, #140]	@ (800425c <HAL_RCC_ClockConfig+0x1ec>)
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041d4:	4b21      	ldr	r3, [pc, #132]	@ (800425c <HAL_RCC_ClockConfig+0x1ec>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d001      	beq.n	80041e6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e036      	b.n	8004254 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0304 	and.w	r3, r3, #4
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d008      	beq.n	8004204 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	4918      	ldr	r1, [pc, #96]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 8004200:	4313      	orrs	r3, r2
 8004202:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0308 	and.w	r3, r3, #8
 800420c:	2b00      	cmp	r3, #0
 800420e:	d009      	beq.n	8004224 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004210:	4b13      	ldr	r3, [pc, #76]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	00db      	lsls	r3, r3, #3
 800421e:	4910      	ldr	r1, [pc, #64]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 8004220:	4313      	orrs	r3, r2
 8004222:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004224:	f000 f824 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 8004228:	4602      	mov	r2, r0
 800422a:	4b0d      	ldr	r3, [pc, #52]	@ (8004260 <HAL_RCC_ClockConfig+0x1f0>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	091b      	lsrs	r3, r3, #4
 8004230:	f003 030f 	and.w	r3, r3, #15
 8004234:	490b      	ldr	r1, [pc, #44]	@ (8004264 <HAL_RCC_ClockConfig+0x1f4>)
 8004236:	5ccb      	ldrb	r3, [r1, r3]
 8004238:	f003 031f 	and.w	r3, r3, #31
 800423c:	fa22 f303 	lsr.w	r3, r2, r3
 8004240:	4a09      	ldr	r2, [pc, #36]	@ (8004268 <HAL_RCC_ClockConfig+0x1f8>)
 8004242:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004244:	4b09      	ldr	r3, [pc, #36]	@ (800426c <HAL_RCC_ClockConfig+0x1fc>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4618      	mov	r0, r3
 800424a:	f7fe ff7f 	bl	800314c <HAL_InitTick>
 800424e:	4603      	mov	r3, r0
 8004250:	72fb      	strb	r3, [r7, #11]

  return status;
 8004252:	7afb      	ldrb	r3, [r7, #11]
}
 8004254:	4618      	mov	r0, r3
 8004256:	3710      	adds	r7, #16
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40022000 	.word	0x40022000
 8004260:	40021000 	.word	0x40021000
 8004264:	08006d8c 	.word	0x08006d8c
 8004268:	20000000 	.word	0x20000000
 800426c:	20000004 	.word	0x20000004

08004270 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004270:	b480      	push	{r7}
 8004272:	b089      	sub	sp, #36	@ 0x24
 8004274:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004276:	2300      	movs	r3, #0
 8004278:	61fb      	str	r3, [r7, #28]
 800427a:	2300      	movs	r3, #0
 800427c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800427e:	4b3e      	ldr	r3, [pc, #248]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x108>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 030c 	and.w	r3, r3, #12
 8004286:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004288:	4b3b      	ldr	r3, [pc, #236]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x108>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f003 0303 	and.w	r3, r3, #3
 8004290:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d005      	beq.n	80042a4 <HAL_RCC_GetSysClockFreq+0x34>
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	2b0c      	cmp	r3, #12
 800429c:	d121      	bne.n	80042e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d11e      	bne.n	80042e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80042a4:	4b34      	ldr	r3, [pc, #208]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x108>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0308 	and.w	r3, r3, #8
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d107      	bne.n	80042c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80042b0:	4b31      	ldr	r3, [pc, #196]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x108>)
 80042b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042b6:	0a1b      	lsrs	r3, r3, #8
 80042b8:	f003 030f 	and.w	r3, r3, #15
 80042bc:	61fb      	str	r3, [r7, #28]
 80042be:	e005      	b.n	80042cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80042c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x108>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	091b      	lsrs	r3, r3, #4
 80042c6:	f003 030f 	and.w	r3, r3, #15
 80042ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80042cc:	4a2b      	ldr	r2, [pc, #172]	@ (800437c <HAL_RCC_GetSysClockFreq+0x10c>)
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d10d      	bne.n	80042f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042e0:	e00a      	b.n	80042f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	2b04      	cmp	r3, #4
 80042e6:	d102      	bne.n	80042ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80042e8:	4b25      	ldr	r3, [pc, #148]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x110>)
 80042ea:	61bb      	str	r3, [r7, #24]
 80042ec:	e004      	b.n	80042f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d101      	bne.n	80042f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042f4:	4b23      	ldr	r3, [pc, #140]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x114>)
 80042f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	2b0c      	cmp	r3, #12
 80042fc:	d134      	bne.n	8004368 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x108>)
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	f003 0303 	and.w	r3, r3, #3
 8004306:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	2b02      	cmp	r3, #2
 800430c:	d003      	beq.n	8004316 <HAL_RCC_GetSysClockFreq+0xa6>
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	2b03      	cmp	r3, #3
 8004312:	d003      	beq.n	800431c <HAL_RCC_GetSysClockFreq+0xac>
 8004314:	e005      	b.n	8004322 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004316:	4b1a      	ldr	r3, [pc, #104]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x110>)
 8004318:	617b      	str	r3, [r7, #20]
      break;
 800431a:	e005      	b.n	8004328 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800431c:	4b19      	ldr	r3, [pc, #100]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x114>)
 800431e:	617b      	str	r3, [r7, #20]
      break;
 8004320:	e002      	b.n	8004328 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	617b      	str	r3, [r7, #20]
      break;
 8004326:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004328:	4b13      	ldr	r3, [pc, #76]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x108>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	091b      	lsrs	r3, r3, #4
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	3301      	adds	r3, #1
 8004334:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004336:	4b10      	ldr	r3, [pc, #64]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x108>)
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	0a1b      	lsrs	r3, r3, #8
 800433c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004340:	697a      	ldr	r2, [r7, #20]
 8004342:	fb03 f202 	mul.w	r2, r3, r2
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	fbb2 f3f3 	udiv	r3, r2, r3
 800434c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800434e:	4b0a      	ldr	r3, [pc, #40]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x108>)
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	0e5b      	lsrs	r3, r3, #25
 8004354:	f003 0303 	and.w	r3, r3, #3
 8004358:	3301      	adds	r3, #1
 800435a:	005b      	lsls	r3, r3, #1
 800435c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	fbb2 f3f3 	udiv	r3, r2, r3
 8004366:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004368:	69bb      	ldr	r3, [r7, #24]
}
 800436a:	4618      	mov	r0, r3
 800436c:	3724      	adds	r7, #36	@ 0x24
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	40021000 	.word	0x40021000
 800437c:	08006da4 	.word	0x08006da4
 8004380:	00f42400 	.word	0x00f42400
 8004384:	007a1200 	.word	0x007a1200

08004388 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004388:	b480      	push	{r7}
 800438a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800438c:	4b03      	ldr	r3, [pc, #12]	@ (800439c <HAL_RCC_GetHCLKFreq+0x14>)
 800438e:	681b      	ldr	r3, [r3, #0]
}
 8004390:	4618      	mov	r0, r3
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	20000000 	.word	0x20000000

080043a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043a4:	f7ff fff0 	bl	8004388 <HAL_RCC_GetHCLKFreq>
 80043a8:	4602      	mov	r2, r0
 80043aa:	4b06      	ldr	r3, [pc, #24]	@ (80043c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	0a1b      	lsrs	r3, r3, #8
 80043b0:	f003 0307 	and.w	r3, r3, #7
 80043b4:	4904      	ldr	r1, [pc, #16]	@ (80043c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80043b6:	5ccb      	ldrb	r3, [r1, r3]
 80043b8:	f003 031f 	and.w	r3, r3, #31
 80043bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	40021000 	.word	0x40021000
 80043c8:	08006d9c 	.word	0x08006d9c

080043cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80043d0:	f7ff ffda 	bl	8004388 <HAL_RCC_GetHCLKFreq>
 80043d4:	4602      	mov	r2, r0
 80043d6:	4b06      	ldr	r3, [pc, #24]	@ (80043f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	0adb      	lsrs	r3, r3, #11
 80043dc:	f003 0307 	and.w	r3, r3, #7
 80043e0:	4904      	ldr	r1, [pc, #16]	@ (80043f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043e2:	5ccb      	ldrb	r3, [r1, r3]
 80043e4:	f003 031f 	and.w	r3, r3, #31
 80043e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	40021000 	.word	0x40021000
 80043f4:	08006d9c 	.word	0x08006d9c

080043f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004400:	2300      	movs	r3, #0
 8004402:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004404:	4b2a      	ldr	r3, [pc, #168]	@ (80044b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004408:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d003      	beq.n	8004418 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004410:	f7ff f9b6 	bl	8003780 <HAL_PWREx_GetVoltageRange>
 8004414:	6178      	str	r0, [r7, #20]
 8004416:	e014      	b.n	8004442 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004418:	4b25      	ldr	r3, [pc, #148]	@ (80044b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800441a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441c:	4a24      	ldr	r2, [pc, #144]	@ (80044b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800441e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004422:	6593      	str	r3, [r2, #88]	@ 0x58
 8004424:	4b22      	ldr	r3, [pc, #136]	@ (80044b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004428:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800442c:	60fb      	str	r3, [r7, #12]
 800442e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004430:	f7ff f9a6 	bl	8003780 <HAL_PWREx_GetVoltageRange>
 8004434:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004436:	4b1e      	ldr	r3, [pc, #120]	@ (80044b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443a:	4a1d      	ldr	r2, [pc, #116]	@ (80044b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800443c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004440:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004448:	d10b      	bne.n	8004462 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2b80      	cmp	r3, #128	@ 0x80
 800444e:	d919      	bls.n	8004484 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2ba0      	cmp	r3, #160	@ 0xa0
 8004454:	d902      	bls.n	800445c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004456:	2302      	movs	r3, #2
 8004458:	613b      	str	r3, [r7, #16]
 800445a:	e013      	b.n	8004484 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800445c:	2301      	movs	r3, #1
 800445e:	613b      	str	r3, [r7, #16]
 8004460:	e010      	b.n	8004484 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b80      	cmp	r3, #128	@ 0x80
 8004466:	d902      	bls.n	800446e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004468:	2303      	movs	r3, #3
 800446a:	613b      	str	r3, [r7, #16]
 800446c:	e00a      	b.n	8004484 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b80      	cmp	r3, #128	@ 0x80
 8004472:	d102      	bne.n	800447a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004474:	2302      	movs	r3, #2
 8004476:	613b      	str	r3, [r7, #16]
 8004478:	e004      	b.n	8004484 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2b70      	cmp	r3, #112	@ 0x70
 800447e:	d101      	bne.n	8004484 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004480:	2301      	movs	r3, #1
 8004482:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004484:	4b0b      	ldr	r3, [pc, #44]	@ (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f023 0207 	bic.w	r2, r3, #7
 800448c:	4909      	ldr	r1, [pc, #36]	@ (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	4313      	orrs	r3, r2
 8004492:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004494:	4b07      	ldr	r3, [pc, #28]	@ (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0307 	and.w	r3, r3, #7
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d001      	beq.n	80044a6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e000      	b.n	80044a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3718      	adds	r7, #24
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	40021000 	.word	0x40021000
 80044b4:	40022000 	.word	0x40022000

080044b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044c0:	2300      	movs	r3, #0
 80044c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044c4:	2300      	movs	r3, #0
 80044c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d031      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80044dc:	d01a      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80044de:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80044e2:	d814      	bhi.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x56>
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d009      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80044e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044ec:	d10f      	bne.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80044ee:	4b5d      	ldr	r3, [pc, #372]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	4a5c      	ldr	r2, [pc, #368]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044fa:	e00c      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	3304      	adds	r3, #4
 8004500:	2100      	movs	r1, #0
 8004502:	4618      	mov	r0, r3
 8004504:	f000 f9de 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 8004508:	4603      	mov	r3, r0
 800450a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800450c:	e003      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	74fb      	strb	r3, [r7, #19]
      break;
 8004512:	e000      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004514:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004516:	7cfb      	ldrb	r3, [r7, #19]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10b      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800451c:	4b51      	ldr	r3, [pc, #324]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004522:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800452a:	494e      	ldr	r1, [pc, #312]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800452c:	4313      	orrs	r3, r2
 800452e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004532:	e001      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004534:	7cfb      	ldrb	r3, [r7, #19]
 8004536:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 809e 	beq.w	8004682 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004546:	2300      	movs	r3, #0
 8004548:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800454a:	4b46      	ldr	r3, [pc, #280]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800454c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004556:	2301      	movs	r3, #1
 8004558:	e000      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800455a:	2300      	movs	r3, #0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00d      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004560:	4b40      	ldr	r3, [pc, #256]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004564:	4a3f      	ldr	r2, [pc, #252]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004566:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800456a:	6593      	str	r3, [r2, #88]	@ 0x58
 800456c:	4b3d      	ldr	r3, [pc, #244]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800456e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004570:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004574:	60bb      	str	r3, [r7, #8]
 8004576:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004578:	2301      	movs	r3, #1
 800457a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800457c:	4b3a      	ldr	r3, [pc, #232]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a39      	ldr	r2, [pc, #228]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004582:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004586:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004588:	f7fe fe30 	bl	80031ec <HAL_GetTick>
 800458c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800458e:	e009      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004590:	f7fe fe2c 	bl	80031ec <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d902      	bls.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	74fb      	strb	r3, [r7, #19]
        break;
 80045a2:	e005      	b.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045a4:	4b30      	ldr	r3, [pc, #192]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0ef      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80045b0:	7cfb      	ldrb	r3, [r7, #19]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d15a      	bne.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80045b6:	4b2b      	ldr	r3, [pc, #172]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045c0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d01e      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d019      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045d2:	4b24      	ldr	r3, [pc, #144]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045dc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045de:	4b21      	ldr	r3, [pc, #132]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045fe:	4a19      	ldr	r2, [pc, #100]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b00      	cmp	r3, #0
 800460e:	d016      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004610:	f7fe fdec 	bl	80031ec <HAL_GetTick>
 8004614:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004616:	e00b      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004618:	f7fe fde8 	bl	80031ec <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004626:	4293      	cmp	r3, r2
 8004628:	d902      	bls.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	74fb      	strb	r3, [r7, #19]
            break;
 800462e:	e006      	b.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004630:	4b0c      	ldr	r3, [pc, #48]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d0ec      	beq.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800463e:	7cfb      	ldrb	r3, [r7, #19]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10b      	bne.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004644:	4b07      	ldr	r3, [pc, #28]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800464a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004652:	4904      	ldr	r1, [pc, #16]	@ (8004664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800465a:	e009      	b.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800465c:	7cfb      	ldrb	r3, [r7, #19]
 800465e:	74bb      	strb	r3, [r7, #18]
 8004660:	e006      	b.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004662:	bf00      	nop
 8004664:	40021000 	.word	0x40021000
 8004668:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800466c:	7cfb      	ldrb	r3, [r7, #19]
 800466e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004670:	7c7b      	ldrb	r3, [r7, #17]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d105      	bne.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004676:	4b8a      	ldr	r3, [pc, #552]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800467a:	4a89      	ldr	r2, [pc, #548]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800467c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004680:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00a      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800468e:	4b84      	ldr	r3, [pc, #528]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004694:	f023 0203 	bic.w	r2, r3, #3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	4980      	ldr	r1, [pc, #512]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00a      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046b0:	4b7b      	ldr	r3, [pc, #492]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b6:	f023 020c 	bic.w	r2, r3, #12
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046be:	4978      	ldr	r1, [pc, #480]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0320 	and.w	r3, r3, #32
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00a      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046d2:	4b73      	ldr	r3, [pc, #460]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e0:	496f      	ldr	r1, [pc, #444]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d00a      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80046f4:	4b6a      	ldr	r3, [pc, #424]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046fa:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004702:	4967      	ldr	r1, [pc, #412]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004704:	4313      	orrs	r3, r2
 8004706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00a      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004716:	4b62      	ldr	r3, [pc, #392]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800471c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004724:	495e      	ldr	r1, [pc, #376]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004726:	4313      	orrs	r3, r2
 8004728:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00a      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004738:	4b59      	ldr	r3, [pc, #356]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800473a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004746:	4956      	ldr	r1, [pc, #344]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00a      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800475a:	4b51      	ldr	r3, [pc, #324]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800475c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004760:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004768:	494d      	ldr	r1, [pc, #308]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800476a:	4313      	orrs	r3, r2
 800476c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d028      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800477c:	4b48      	ldr	r3, [pc, #288]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800477e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004782:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478a:	4945      	ldr	r1, [pc, #276]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800478c:	4313      	orrs	r3, r2
 800478e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004796:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800479a:	d106      	bne.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800479c:	4b40      	ldr	r3, [pc, #256]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	4a3f      	ldr	r2, [pc, #252]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047a6:	60d3      	str	r3, [r2, #12]
 80047a8:	e011      	b.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047b2:	d10c      	bne.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	3304      	adds	r3, #4
 80047b8:	2101      	movs	r1, #1
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 f882 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 80047c0:	4603      	mov	r3, r0
 80047c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80047c4:	7cfb      	ldrb	r3, [r7, #19]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80047ca:	7cfb      	ldrb	r3, [r7, #19]
 80047cc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d028      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80047da:	4b31      	ldr	r3, [pc, #196]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e8:	492d      	ldr	r1, [pc, #180]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047f8:	d106      	bne.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047fa:	4b29      	ldr	r3, [pc, #164]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	4a28      	ldr	r2, [pc, #160]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004800:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004804:	60d3      	str	r3, [r2, #12]
 8004806:	e011      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004810:	d10c      	bne.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	3304      	adds	r3, #4
 8004816:	2101      	movs	r1, #1
 8004818:	4618      	mov	r0, r3
 800481a:	f000 f853 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 800481e:	4603      	mov	r3, r0
 8004820:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004822:	7cfb      	ldrb	r3, [r7, #19]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8004828:	7cfb      	ldrb	r3, [r7, #19]
 800482a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d01c      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004838:	4b19      	ldr	r3, [pc, #100]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800483a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800483e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004846:	4916      	ldr	r1, [pc, #88]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004848:	4313      	orrs	r3, r2
 800484a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004852:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004856:	d10c      	bne.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	3304      	adds	r3, #4
 800485c:	2102      	movs	r1, #2
 800485e:	4618      	mov	r0, r3
 8004860:	f000 f830 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 8004864:	4603      	mov	r3, r0
 8004866:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004868:	7cfb      	ldrb	r3, [r7, #19]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d001      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800486e:	7cfb      	ldrb	r3, [r7, #19]
 8004870:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00a      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800487e:	4b08      	ldr	r3, [pc, #32]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004884:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800488c:	4904      	ldr	r1, [pc, #16]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800488e:	4313      	orrs	r3, r2
 8004890:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004894:	7cbb      	ldrb	r3, [r7, #18]
}
 8004896:	4618      	mov	r0, r3
 8004898:	3718      	adds	r7, #24
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40021000 	.word	0x40021000

080048a4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80048a4:	b480      	push	{r7}
 80048a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80048a8:	4b05      	ldr	r3, [pc, #20]	@ (80048c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a04      	ldr	r2, [pc, #16]	@ (80048c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80048ae:	f043 0304 	orr.w	r3, r3, #4
 80048b2:	6013      	str	r3, [r2, #0]
}
 80048b4:	bf00      	nop
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	40021000 	.word	0x40021000

080048c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048ce:	2300      	movs	r3, #0
 80048d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048d2:	4b74      	ldr	r3, [pc, #464]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	f003 0303 	and.w	r3, r3, #3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d018      	beq.n	8004910 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80048de:	4b71      	ldr	r3, [pc, #452]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	f003 0203 	and.w	r2, r3, #3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d10d      	bne.n	800490a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
       ||
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d009      	beq.n	800490a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80048f6:	4b6b      	ldr	r3, [pc, #428]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	091b      	lsrs	r3, r3, #4
 80048fc:	f003 0307 	and.w	r3, r3, #7
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
       ||
 8004906:	429a      	cmp	r2, r3
 8004908:	d047      	beq.n	800499a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	73fb      	strb	r3, [r7, #15]
 800490e:	e044      	b.n	800499a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b03      	cmp	r3, #3
 8004916:	d018      	beq.n	800494a <RCCEx_PLLSAI1_Config+0x86>
 8004918:	2b03      	cmp	r3, #3
 800491a:	d825      	bhi.n	8004968 <RCCEx_PLLSAI1_Config+0xa4>
 800491c:	2b01      	cmp	r3, #1
 800491e:	d002      	beq.n	8004926 <RCCEx_PLLSAI1_Config+0x62>
 8004920:	2b02      	cmp	r3, #2
 8004922:	d009      	beq.n	8004938 <RCCEx_PLLSAI1_Config+0x74>
 8004924:	e020      	b.n	8004968 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004926:	4b5f      	ldr	r3, [pc, #380]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d11d      	bne.n	800496e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004936:	e01a      	b.n	800496e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004938:	4b5a      	ldr	r3, [pc, #360]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004940:	2b00      	cmp	r3, #0
 8004942:	d116      	bne.n	8004972 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004948:	e013      	b.n	8004972 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800494a:	4b56      	ldr	r3, [pc, #344]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d10f      	bne.n	8004976 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004956:	4b53      	ldr	r3, [pc, #332]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d109      	bne.n	8004976 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004966:	e006      	b.n	8004976 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	73fb      	strb	r3, [r7, #15]
      break;
 800496c:	e004      	b.n	8004978 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800496e:	bf00      	nop
 8004970:	e002      	b.n	8004978 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004972:	bf00      	nop
 8004974:	e000      	b.n	8004978 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004976:	bf00      	nop
    }

    if(status == HAL_OK)
 8004978:	7bfb      	ldrb	r3, [r7, #15]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10d      	bne.n	800499a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800497e:	4b49      	ldr	r3, [pc, #292]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6819      	ldr	r1, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	3b01      	subs	r3, #1
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	430b      	orrs	r3, r1
 8004994:	4943      	ldr	r1, [pc, #268]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004996:	4313      	orrs	r3, r2
 8004998:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800499a:	7bfb      	ldrb	r3, [r7, #15]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d17c      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80049a0:	4b40      	ldr	r3, [pc, #256]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a3f      	ldr	r2, [pc, #252]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049ac:	f7fe fc1e 	bl	80031ec <HAL_GetTick>
 80049b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049b2:	e009      	b.n	80049c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049b4:	f7fe fc1a 	bl	80031ec <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d902      	bls.n	80049c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	73fb      	strb	r3, [r7, #15]
        break;
 80049c6:	e005      	b.n	80049d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049c8:	4b36      	ldr	r3, [pc, #216]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1ef      	bne.n	80049b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80049d4:	7bfb      	ldrb	r3, [r7, #15]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d15f      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d110      	bne.n	8004a02 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049e0:	4b30      	ldr	r3, [pc, #192]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80049e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	6892      	ldr	r2, [r2, #8]
 80049f0:	0211      	lsls	r1, r2, #8
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	68d2      	ldr	r2, [r2, #12]
 80049f6:	06d2      	lsls	r2, r2, #27
 80049f8:	430a      	orrs	r2, r1
 80049fa:	492a      	ldr	r1, [pc, #168]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	610b      	str	r3, [r1, #16]
 8004a00:	e027      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d112      	bne.n	8004a2e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a08:	4b26      	ldr	r3, [pc, #152]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004a10:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	6892      	ldr	r2, [r2, #8]
 8004a18:	0211      	lsls	r1, r2, #8
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6912      	ldr	r2, [r2, #16]
 8004a1e:	0852      	lsrs	r2, r2, #1
 8004a20:	3a01      	subs	r2, #1
 8004a22:	0552      	lsls	r2, r2, #21
 8004a24:	430a      	orrs	r2, r1
 8004a26:	491f      	ldr	r1, [pc, #124]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	610b      	str	r3, [r1, #16]
 8004a2c:	e011      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004a36:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	6892      	ldr	r2, [r2, #8]
 8004a3e:	0211      	lsls	r1, r2, #8
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6952      	ldr	r2, [r2, #20]
 8004a44:	0852      	lsrs	r2, r2, #1
 8004a46:	3a01      	subs	r2, #1
 8004a48:	0652      	lsls	r2, r2, #25
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	4915      	ldr	r1, [pc, #84]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004a52:	4b14      	ldr	r3, [pc, #80]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a13      	ldr	r2, [pc, #76]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a5c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a5e:	f7fe fbc5 	bl	80031ec <HAL_GetTick>
 8004a62:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a64:	e009      	b.n	8004a7a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a66:	f7fe fbc1 	bl	80031ec <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d902      	bls.n	8004a7a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	73fb      	strb	r3, [r7, #15]
          break;
 8004a78:	e005      	b.n	8004a86 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d0ef      	beq.n	8004a66 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004a86:	7bfb      	ldrb	r3, [r7, #15]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d106      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a8c:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a8e:	691a      	ldr	r2, [r3, #16]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	4903      	ldr	r1, [pc, #12]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	40021000 	.word	0x40021000

08004aa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e049      	b.n	8004b4e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d106      	bne.n	8004ad4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7fe f9c4 	bl	8002e5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	f000 fa88 	bl	8004ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3708      	adds	r7, #8
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
	...

08004b58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d001      	beq.n	8004b70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e03b      	b.n	8004be8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2202      	movs	r2, #2
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68da      	ldr	r2, [r3, #12]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f042 0201 	orr.w	r2, r2, #1
 8004b86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a19      	ldr	r2, [pc, #100]	@ (8004bf4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d009      	beq.n	8004ba6 <HAL_TIM_Base_Start_IT+0x4e>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b9a:	d004      	beq.n	8004ba6 <HAL_TIM_Base_Start_IT+0x4e>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a15      	ldr	r2, [pc, #84]	@ (8004bf8 <HAL_TIM_Base_Start_IT+0xa0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d115      	bne.n	8004bd2 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	689a      	ldr	r2, [r3, #8]
 8004bac:	4b13      	ldr	r3, [pc, #76]	@ (8004bfc <HAL_TIM_Base_Start_IT+0xa4>)
 8004bae:	4013      	ands	r3, r2
 8004bb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2b06      	cmp	r3, #6
 8004bb6:	d015      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x8c>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bbe:	d011      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f042 0201 	orr.w	r2, r2, #1
 8004bce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bd0:	e008      	b.n	8004be4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f042 0201 	orr.w	r2, r2, #1
 8004be0:	601a      	str	r2, [r3, #0]
 8004be2:	e000      	b.n	8004be6 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004be4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr
 8004bf4:	40012c00 	.word	0x40012c00
 8004bf8:	40014000 	.word	0x40014000
 8004bfc:	00010007 	.word	0x00010007

08004c00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d020      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d01b      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f06f 0202 	mvn.w	r2, #2
 8004c34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	f003 0303 	and.w	r3, r3, #3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f9b7 	bl	8004fbe <HAL_TIM_IC_CaptureCallback>
 8004c50:	e005      	b.n	8004c5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f9a9 	bl	8004faa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f9ba 	bl	8004fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f003 0304 	and.w	r3, r3, #4
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d020      	beq.n	8004cb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d01b      	beq.n	8004cb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0204 	mvn.w	r2, #4
 8004c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2202      	movs	r2, #2
 8004c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d003      	beq.n	8004c9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 f991 	bl	8004fbe <HAL_TIM_IC_CaptureCallback>
 8004c9c:	e005      	b.n	8004caa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f983 	bl	8004faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 f994 	bl	8004fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	f003 0308 	and.w	r3, r3, #8
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d020      	beq.n	8004cfc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f003 0308 	and.w	r3, r3, #8
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d01b      	beq.n	8004cfc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f06f 0208 	mvn.w	r2, #8
 8004ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2204      	movs	r2, #4
 8004cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	69db      	ldr	r3, [r3, #28]
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d003      	beq.n	8004cea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f96b 	bl	8004fbe <HAL_TIM_IC_CaptureCallback>
 8004ce8:	e005      	b.n	8004cf6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f95d 	bl	8004faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f96e 	bl	8004fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	f003 0310 	and.w	r3, r3, #16
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d020      	beq.n	8004d48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f003 0310 	and.w	r3, r3, #16
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d01b      	beq.n	8004d48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f06f 0210 	mvn.w	r2, #16
 8004d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2208      	movs	r2, #8
 8004d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 f945 	bl	8004fbe <HAL_TIM_IC_CaptureCallback>
 8004d34:	e005      	b.n	8004d42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f937 	bl	8004faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 f948 	bl	8004fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	f003 0301 	and.w	r3, r3, #1
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00c      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d007      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f06f 0201 	mvn.w	r2, #1
 8004d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 f915 	bl	8004f96 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00c      	beq.n	8004d90 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d007      	beq.n	8004d90 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 faa4 	bl	80052d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00c      	beq.n	8004db4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d007      	beq.n	8004db4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 fa9c 	bl	80052ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00c      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d007      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f907 	bl	8004fe6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f003 0320 	and.w	r3, r3, #32
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00c      	beq.n	8004dfc <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f003 0320 	and.w	r3, r3, #32
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d007      	beq.n	8004dfc <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0220 	mvn.w	r2, #32
 8004df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 fa64 	bl	80052c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dfc:	bf00      	nop
 8004dfe:	3710      	adds	r7, #16
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d101      	bne.n	8004e20 <HAL_TIM_ConfigClockSource+0x1c>
 8004e1c:	2302      	movs	r3, #2
 8004e1e:	e0b6      	b.n	8004f8e <HAL_TIM_ConfigClockSource+0x18a>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e3e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e5c:	d03e      	beq.n	8004edc <HAL_TIM_ConfigClockSource+0xd8>
 8004e5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e62:	f200 8087 	bhi.w	8004f74 <HAL_TIM_ConfigClockSource+0x170>
 8004e66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e6a:	f000 8086 	beq.w	8004f7a <HAL_TIM_ConfigClockSource+0x176>
 8004e6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e72:	d87f      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x170>
 8004e74:	2b70      	cmp	r3, #112	@ 0x70
 8004e76:	d01a      	beq.n	8004eae <HAL_TIM_ConfigClockSource+0xaa>
 8004e78:	2b70      	cmp	r3, #112	@ 0x70
 8004e7a:	d87b      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x170>
 8004e7c:	2b60      	cmp	r3, #96	@ 0x60
 8004e7e:	d050      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x11e>
 8004e80:	2b60      	cmp	r3, #96	@ 0x60
 8004e82:	d877      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x170>
 8004e84:	2b50      	cmp	r3, #80	@ 0x50
 8004e86:	d03c      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0xfe>
 8004e88:	2b50      	cmp	r3, #80	@ 0x50
 8004e8a:	d873      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x170>
 8004e8c:	2b40      	cmp	r3, #64	@ 0x40
 8004e8e:	d058      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x13e>
 8004e90:	2b40      	cmp	r3, #64	@ 0x40
 8004e92:	d86f      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x170>
 8004e94:	2b30      	cmp	r3, #48	@ 0x30
 8004e96:	d064      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x15e>
 8004e98:	2b30      	cmp	r3, #48	@ 0x30
 8004e9a:	d86b      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x170>
 8004e9c:	2b20      	cmp	r3, #32
 8004e9e:	d060      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x15e>
 8004ea0:	2b20      	cmp	r3, #32
 8004ea2:	d867      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x170>
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d05c      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x15e>
 8004ea8:	2b10      	cmp	r3, #16
 8004eaa:	d05a      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x15e>
 8004eac:	e062      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ebe:	f000 f97b 	bl	80051b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ed0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	609a      	str	r2, [r3, #8]
      break;
 8004eda:	e04f      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004eec:	f000 f964 	bl	80051b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689a      	ldr	r2, [r3, #8]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004efe:	609a      	str	r2, [r3, #8]
      break;
 8004f00:	e03c      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f0e:	461a      	mov	r2, r3
 8004f10:	f000 f8d8 	bl	80050c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2150      	movs	r1, #80	@ 0x50
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 f931 	bl	8005182 <TIM_ITRx_SetConfig>
      break;
 8004f20:	e02c      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f2e:	461a      	mov	r2, r3
 8004f30:	f000 f8f7 	bl	8005122 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2160      	movs	r1, #96	@ 0x60
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 f921 	bl	8005182 <TIM_ITRx_SetConfig>
      break;
 8004f40:	e01c      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f4e:	461a      	mov	r2, r3
 8004f50:	f000 f8b8 	bl	80050c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2140      	movs	r1, #64	@ 0x40
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 f911 	bl	8005182 <TIM_ITRx_SetConfig>
      break;
 8004f60:	e00c      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	4610      	mov	r0, r2
 8004f6e:	f000 f908 	bl	8005182 <TIM_ITRx_SetConfig>
      break;
 8004f72:	e003      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	73fb      	strb	r3, [r7, #15]
      break;
 8004f78:	e000      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004f7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}

08004f96 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f96:	b480      	push	{r7}
 8004f98:	b083      	sub	sp, #12
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f9e:	bf00      	nop
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b083      	sub	sp, #12
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fb2:	bf00      	nop
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b083      	sub	sp, #12
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fc6:	bf00      	nop
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b083      	sub	sp, #12
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fda:	bf00      	nop
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b083      	sub	sp, #12
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
	...

08004ffc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a2a      	ldr	r2, [pc, #168]	@ (80050b8 <TIM_Base_SetConfig+0xbc>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d003      	beq.n	800501c <TIM_Base_SetConfig+0x20>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800501a:	d108      	bne.n	800502e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005022:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	4313      	orrs	r3, r2
 800502c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a21      	ldr	r2, [pc, #132]	@ (80050b8 <TIM_Base_SetConfig+0xbc>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d00b      	beq.n	800504e <TIM_Base_SetConfig+0x52>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800503c:	d007      	beq.n	800504e <TIM_Base_SetConfig+0x52>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a1e      	ldr	r2, [pc, #120]	@ (80050bc <TIM_Base_SetConfig+0xc0>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d003      	beq.n	800504e <TIM_Base_SetConfig+0x52>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a1d      	ldr	r2, [pc, #116]	@ (80050c0 <TIM_Base_SetConfig+0xc4>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d108      	bne.n	8005060 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005054:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	4313      	orrs	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	68fa      	ldr	r2, [r7, #12]
 8005072:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	689a      	ldr	r2, [r3, #8]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a0c      	ldr	r2, [pc, #48]	@ (80050b8 <TIM_Base_SetConfig+0xbc>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d007      	beq.n	800509c <TIM_Base_SetConfig+0xa0>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a0b      	ldr	r2, [pc, #44]	@ (80050bc <TIM_Base_SetConfig+0xc0>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d003      	beq.n	800509c <TIM_Base_SetConfig+0xa0>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a0a      	ldr	r2, [pc, #40]	@ (80050c0 <TIM_Base_SetConfig+0xc4>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d103      	bne.n	80050a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	691a      	ldr	r2, [r3, #16]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	615a      	str	r2, [r3, #20]
}
 80050aa:	bf00      	nop
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	40012c00 	.word	0x40012c00
 80050bc:	40014000 	.word	0x40014000
 80050c0:	40014400 	.word	0x40014400

080050c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b087      	sub	sp, #28
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6a1b      	ldr	r3, [r3, #32]
 80050d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	f023 0201 	bic.w	r2, r3, #1
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	699b      	ldr	r3, [r3, #24]
 80050e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	011b      	lsls	r3, r3, #4
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	f023 030a 	bic.w	r3, r3, #10
 8005100:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	4313      	orrs	r3, r2
 8005108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	697a      	ldr	r2, [r7, #20]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005122:	b480      	push	{r7}
 8005124:	b087      	sub	sp, #28
 8005126:	af00      	add	r7, sp, #0
 8005128:	60f8      	str	r0, [r7, #12]
 800512a:	60b9      	str	r1, [r7, #8]
 800512c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6a1b      	ldr	r3, [r3, #32]
 8005138:	f023 0210 	bic.w	r2, r3, #16
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800514c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	031b      	lsls	r3, r3, #12
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	4313      	orrs	r3, r2
 8005156:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800515e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	011b      	lsls	r3, r3, #4
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	4313      	orrs	r3, r2
 8005168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	621a      	str	r2, [r3, #32]
}
 8005176:	bf00      	nop
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005182:	b480      	push	{r7}
 8005184:	b085      	sub	sp, #20
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
 800518a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005198:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	4313      	orrs	r3, r2
 80051a0:	f043 0307 	orr.w	r3, r3, #7
 80051a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	609a      	str	r2, [r3, #8]
}
 80051ac:	bf00      	nop
 80051ae:	3714      	adds	r7, #20
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
 80051c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	021a      	lsls	r2, r3, #8
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	431a      	orrs	r2, r3
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	4313      	orrs	r3, r2
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	609a      	str	r2, [r3, #8]
}
 80051ec:	bf00      	nop
 80051ee:	371c      	adds	r7, #28
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005208:	2b01      	cmp	r3, #1
 800520a:	d101      	bne.n	8005210 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800520c:	2302      	movs	r3, #2
 800520e:	e04f      	b.n	80052b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2202      	movs	r2, #2
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a21      	ldr	r2, [pc, #132]	@ (80052bc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d108      	bne.n	800524c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005240:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	4313      	orrs	r3, r2
 800524a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005252:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	4313      	orrs	r3, r2
 800525c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a14      	ldr	r2, [pc, #80]	@ (80052bc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d009      	beq.n	8005284 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005278:	d004      	beq.n	8005284 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a10      	ldr	r2, [pc, #64]	@ (80052c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d10c      	bne.n	800529e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800528a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	4313      	orrs	r3, r2
 8005294:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3714      	adds	r7, #20
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr
 80052bc:	40012c00 	.word	0x40012c00
 80052c0:	40014000 	.word	0x40014000

080052c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052cc:	bf00      	nop
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e040      	b.n	8005394 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005316:	2b00      	cmp	r3, #0
 8005318:	d106      	bne.n	8005328 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7fd fdbe 	bl	8002ea4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2224      	movs	r2, #36	@ 0x24
 800532c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 0201 	bic.w	r2, r2, #1
 800533c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005342:	2b00      	cmp	r3, #0
 8005344:	d002      	beq.n	800534c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 fade 	bl	8005908 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 f8af 	bl	80054b0 <UART_SetConfig>
 8005352:	4603      	mov	r3, r0
 8005354:	2b01      	cmp	r3, #1
 8005356:	d101      	bne.n	800535c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e01b      	b.n	8005394 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800536a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689a      	ldr	r2, [r3, #8]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800537a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f042 0201 	orr.w	r2, r2, #1
 800538a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 fb5d 	bl	8005a4c <UART_CheckIdleState>
 8005392:	4603      	mov	r3, r0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08a      	sub	sp, #40	@ 0x28
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	603b      	str	r3, [r7, #0]
 80053a8:	4613      	mov	r3, r2
 80053aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053b0:	2b20      	cmp	r3, #32
 80053b2:	d177      	bne.n	80054a4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d002      	beq.n	80053c0 <HAL_UART_Transmit+0x24>
 80053ba:	88fb      	ldrh	r3, [r7, #6]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d101      	bne.n	80053c4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e070      	b.n	80054a6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2221      	movs	r2, #33	@ 0x21
 80053d0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053d2:	f7fd ff0b 	bl	80031ec <HAL_GetTick>
 80053d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	88fa      	ldrh	r2, [r7, #6]
 80053dc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	88fa      	ldrh	r2, [r7, #6]
 80053e4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053f0:	d108      	bne.n	8005404 <HAL_UART_Transmit+0x68>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d104      	bne.n	8005404 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80053fa:	2300      	movs	r3, #0
 80053fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	61bb      	str	r3, [r7, #24]
 8005402:	e003      	b.n	800540c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005408:	2300      	movs	r3, #0
 800540a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800540c:	e02f      	b.n	800546e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2200      	movs	r2, #0
 8005416:	2180      	movs	r1, #128	@ 0x80
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 fbbf 	bl	8005b9c <UART_WaitOnFlagUntilTimeout>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d004      	beq.n	800542e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2220      	movs	r2, #32
 8005428:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e03b      	b.n	80054a6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10b      	bne.n	800544c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	881a      	ldrh	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005440:	b292      	uxth	r2, r2
 8005442:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	3302      	adds	r3, #2
 8005448:	61bb      	str	r3, [r7, #24]
 800544a:	e007      	b.n	800545c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	781a      	ldrb	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	3301      	adds	r3, #1
 800545a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005474:	b29b      	uxth	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1c9      	bne.n	800540e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	2200      	movs	r2, #0
 8005482:	2140      	movs	r1, #64	@ 0x40
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f000 fb89 	bl	8005b9c <UART_WaitOnFlagUntilTimeout>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d004      	beq.n	800549a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2220      	movs	r2, #32
 8005494:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e005      	b.n	80054a6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2220      	movs	r2, #32
 800549e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80054a0:	2300      	movs	r3, #0
 80054a2:	e000      	b.n	80054a6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80054a4:	2302      	movs	r3, #2
  }
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3720      	adds	r7, #32
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
	...

080054b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054b4:	b08a      	sub	sp, #40	@ 0x28
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	689a      	ldr	r2, [r3, #8]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	431a      	orrs	r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	431a      	orrs	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	69db      	ldr	r3, [r3, #28]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	4bb4      	ldr	r3, [pc, #720]	@ (80057b0 <UART_SetConfig+0x300>)
 80054e0:	4013      	ands	r3, r2
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	6812      	ldr	r2, [r2, #0]
 80054e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054e8:	430b      	orrs	r3, r1
 80054ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	68da      	ldr	r2, [r3, #12]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	430a      	orrs	r2, r1
 8005500:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4aa9      	ldr	r2, [pc, #676]	@ (80057b4 <UART_SetConfig+0x304>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d004      	beq.n	800551c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005518:	4313      	orrs	r3, r2
 800551a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800552c:	430a      	orrs	r2, r1
 800552e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4aa0      	ldr	r2, [pc, #640]	@ (80057b8 <UART_SetConfig+0x308>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d126      	bne.n	8005588 <UART_SetConfig+0xd8>
 800553a:	4ba0      	ldr	r3, [pc, #640]	@ (80057bc <UART_SetConfig+0x30c>)
 800553c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005540:	f003 0303 	and.w	r3, r3, #3
 8005544:	2b03      	cmp	r3, #3
 8005546:	d81b      	bhi.n	8005580 <UART_SetConfig+0xd0>
 8005548:	a201      	add	r2, pc, #4	@ (adr r2, 8005550 <UART_SetConfig+0xa0>)
 800554a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800554e:	bf00      	nop
 8005550:	08005561 	.word	0x08005561
 8005554:	08005571 	.word	0x08005571
 8005558:	08005569 	.word	0x08005569
 800555c:	08005579 	.word	0x08005579
 8005560:	2301      	movs	r3, #1
 8005562:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005566:	e080      	b.n	800566a <UART_SetConfig+0x1ba>
 8005568:	2302      	movs	r3, #2
 800556a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800556e:	e07c      	b.n	800566a <UART_SetConfig+0x1ba>
 8005570:	2304      	movs	r3, #4
 8005572:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005576:	e078      	b.n	800566a <UART_SetConfig+0x1ba>
 8005578:	2308      	movs	r3, #8
 800557a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800557e:	e074      	b.n	800566a <UART_SetConfig+0x1ba>
 8005580:	2310      	movs	r3, #16
 8005582:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005586:	e070      	b.n	800566a <UART_SetConfig+0x1ba>
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a8c      	ldr	r2, [pc, #560]	@ (80057c0 <UART_SetConfig+0x310>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d138      	bne.n	8005604 <UART_SetConfig+0x154>
 8005592:	4b8a      	ldr	r3, [pc, #552]	@ (80057bc <UART_SetConfig+0x30c>)
 8005594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005598:	f003 030c 	and.w	r3, r3, #12
 800559c:	2b0c      	cmp	r3, #12
 800559e:	d82d      	bhi.n	80055fc <UART_SetConfig+0x14c>
 80055a0:	a201      	add	r2, pc, #4	@ (adr r2, 80055a8 <UART_SetConfig+0xf8>)
 80055a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a6:	bf00      	nop
 80055a8:	080055dd 	.word	0x080055dd
 80055ac:	080055fd 	.word	0x080055fd
 80055b0:	080055fd 	.word	0x080055fd
 80055b4:	080055fd 	.word	0x080055fd
 80055b8:	080055ed 	.word	0x080055ed
 80055bc:	080055fd 	.word	0x080055fd
 80055c0:	080055fd 	.word	0x080055fd
 80055c4:	080055fd 	.word	0x080055fd
 80055c8:	080055e5 	.word	0x080055e5
 80055cc:	080055fd 	.word	0x080055fd
 80055d0:	080055fd 	.word	0x080055fd
 80055d4:	080055fd 	.word	0x080055fd
 80055d8:	080055f5 	.word	0x080055f5
 80055dc:	2300      	movs	r3, #0
 80055de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055e2:	e042      	b.n	800566a <UART_SetConfig+0x1ba>
 80055e4:	2302      	movs	r3, #2
 80055e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ea:	e03e      	b.n	800566a <UART_SetConfig+0x1ba>
 80055ec:	2304      	movs	r3, #4
 80055ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055f2:	e03a      	b.n	800566a <UART_SetConfig+0x1ba>
 80055f4:	2308      	movs	r3, #8
 80055f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055fa:	e036      	b.n	800566a <UART_SetConfig+0x1ba>
 80055fc:	2310      	movs	r3, #16
 80055fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005602:	e032      	b.n	800566a <UART_SetConfig+0x1ba>
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a6a      	ldr	r2, [pc, #424]	@ (80057b4 <UART_SetConfig+0x304>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d12a      	bne.n	8005664 <UART_SetConfig+0x1b4>
 800560e:	4b6b      	ldr	r3, [pc, #428]	@ (80057bc <UART_SetConfig+0x30c>)
 8005610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005614:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005618:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800561c:	d01a      	beq.n	8005654 <UART_SetConfig+0x1a4>
 800561e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005622:	d81b      	bhi.n	800565c <UART_SetConfig+0x1ac>
 8005624:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005628:	d00c      	beq.n	8005644 <UART_SetConfig+0x194>
 800562a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800562e:	d815      	bhi.n	800565c <UART_SetConfig+0x1ac>
 8005630:	2b00      	cmp	r3, #0
 8005632:	d003      	beq.n	800563c <UART_SetConfig+0x18c>
 8005634:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005638:	d008      	beq.n	800564c <UART_SetConfig+0x19c>
 800563a:	e00f      	b.n	800565c <UART_SetConfig+0x1ac>
 800563c:	2300      	movs	r3, #0
 800563e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005642:	e012      	b.n	800566a <UART_SetConfig+0x1ba>
 8005644:	2302      	movs	r3, #2
 8005646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800564a:	e00e      	b.n	800566a <UART_SetConfig+0x1ba>
 800564c:	2304      	movs	r3, #4
 800564e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005652:	e00a      	b.n	800566a <UART_SetConfig+0x1ba>
 8005654:	2308      	movs	r3, #8
 8005656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800565a:	e006      	b.n	800566a <UART_SetConfig+0x1ba>
 800565c:	2310      	movs	r3, #16
 800565e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005662:	e002      	b.n	800566a <UART_SetConfig+0x1ba>
 8005664:	2310      	movs	r3, #16
 8005666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a51      	ldr	r2, [pc, #324]	@ (80057b4 <UART_SetConfig+0x304>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d17a      	bne.n	800576a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005674:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005678:	2b08      	cmp	r3, #8
 800567a:	d824      	bhi.n	80056c6 <UART_SetConfig+0x216>
 800567c:	a201      	add	r2, pc, #4	@ (adr r2, 8005684 <UART_SetConfig+0x1d4>)
 800567e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005682:	bf00      	nop
 8005684:	080056a9 	.word	0x080056a9
 8005688:	080056c7 	.word	0x080056c7
 800568c:	080056b1 	.word	0x080056b1
 8005690:	080056c7 	.word	0x080056c7
 8005694:	080056b7 	.word	0x080056b7
 8005698:	080056c7 	.word	0x080056c7
 800569c:	080056c7 	.word	0x080056c7
 80056a0:	080056c7 	.word	0x080056c7
 80056a4:	080056bf 	.word	0x080056bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056a8:	f7fe fe7a 	bl	80043a0 <HAL_RCC_GetPCLK1Freq>
 80056ac:	61f8      	str	r0, [r7, #28]
        break;
 80056ae:	e010      	b.n	80056d2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056b0:	4b44      	ldr	r3, [pc, #272]	@ (80057c4 <UART_SetConfig+0x314>)
 80056b2:	61fb      	str	r3, [r7, #28]
        break;
 80056b4:	e00d      	b.n	80056d2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056b6:	f7fe fddb 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 80056ba:	61f8      	str	r0, [r7, #28]
        break;
 80056bc:	e009      	b.n	80056d2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056c2:	61fb      	str	r3, [r7, #28]
        break;
 80056c4:	e005      	b.n	80056d2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80056c6:	2300      	movs	r3, #0
 80056c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80056d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f000 8107 	beq.w	80058e8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	685a      	ldr	r2, [r3, #4]
 80056de:	4613      	mov	r3, r2
 80056e0:	005b      	lsls	r3, r3, #1
 80056e2:	4413      	add	r3, r2
 80056e4:	69fa      	ldr	r2, [r7, #28]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d305      	bcc.n	80056f6 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056f0:	69fa      	ldr	r2, [r7, #28]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d903      	bls.n	80056fe <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80056fc:	e0f4      	b.n	80058e8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	2200      	movs	r2, #0
 8005702:	461c      	mov	r4, r3
 8005704:	4615      	mov	r5, r2
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	f04f 0300 	mov.w	r3, #0
 800570e:	022b      	lsls	r3, r5, #8
 8005710:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005714:	0222      	lsls	r2, r4, #8
 8005716:	68f9      	ldr	r1, [r7, #12]
 8005718:	6849      	ldr	r1, [r1, #4]
 800571a:	0849      	lsrs	r1, r1, #1
 800571c:	2000      	movs	r0, #0
 800571e:	4688      	mov	r8, r1
 8005720:	4681      	mov	r9, r0
 8005722:	eb12 0a08 	adds.w	sl, r2, r8
 8005726:	eb43 0b09 	adc.w	fp, r3, r9
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	603b      	str	r3, [r7, #0]
 8005732:	607a      	str	r2, [r7, #4]
 8005734:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005738:	4650      	mov	r0, sl
 800573a:	4659      	mov	r1, fp
 800573c:	f7fb fa16 	bl	8000b6c <__aeabi_uldivmod>
 8005740:	4602      	mov	r2, r0
 8005742:	460b      	mov	r3, r1
 8005744:	4613      	mov	r3, r2
 8005746:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800574e:	d308      	bcc.n	8005762 <UART_SetConfig+0x2b2>
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005756:	d204      	bcs.n	8005762 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	60da      	str	r2, [r3, #12]
 8005760:	e0c2      	b.n	80058e8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005768:	e0be      	b.n	80058e8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	69db      	ldr	r3, [r3, #28]
 800576e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005772:	d16a      	bne.n	800584a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8005774:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005778:	2b08      	cmp	r3, #8
 800577a:	d834      	bhi.n	80057e6 <UART_SetConfig+0x336>
 800577c:	a201      	add	r2, pc, #4	@ (adr r2, 8005784 <UART_SetConfig+0x2d4>)
 800577e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005782:	bf00      	nop
 8005784:	080057a9 	.word	0x080057a9
 8005788:	080057c9 	.word	0x080057c9
 800578c:	080057d1 	.word	0x080057d1
 8005790:	080057e7 	.word	0x080057e7
 8005794:	080057d7 	.word	0x080057d7
 8005798:	080057e7 	.word	0x080057e7
 800579c:	080057e7 	.word	0x080057e7
 80057a0:	080057e7 	.word	0x080057e7
 80057a4:	080057df 	.word	0x080057df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057a8:	f7fe fdfa 	bl	80043a0 <HAL_RCC_GetPCLK1Freq>
 80057ac:	61f8      	str	r0, [r7, #28]
        break;
 80057ae:	e020      	b.n	80057f2 <UART_SetConfig+0x342>
 80057b0:	efff69f3 	.word	0xefff69f3
 80057b4:	40008000 	.word	0x40008000
 80057b8:	40013800 	.word	0x40013800
 80057bc:	40021000 	.word	0x40021000
 80057c0:	40004400 	.word	0x40004400
 80057c4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057c8:	f7fe fe00 	bl	80043cc <HAL_RCC_GetPCLK2Freq>
 80057cc:	61f8      	str	r0, [r7, #28]
        break;
 80057ce:	e010      	b.n	80057f2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057d0:	4b4c      	ldr	r3, [pc, #304]	@ (8005904 <UART_SetConfig+0x454>)
 80057d2:	61fb      	str	r3, [r7, #28]
        break;
 80057d4:	e00d      	b.n	80057f2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057d6:	f7fe fd4b 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 80057da:	61f8      	str	r0, [r7, #28]
        break;
 80057dc:	e009      	b.n	80057f2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057e2:	61fb      	str	r3, [r7, #28]
        break;
 80057e4:	e005      	b.n	80057f2 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80057e6:	2300      	movs	r3, #0
 80057e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80057f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d077      	beq.n	80058e8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	005a      	lsls	r2, r3, #1
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	085b      	lsrs	r3, r3, #1
 8005802:	441a      	add	r2, r3
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	fbb2 f3f3 	udiv	r3, r2, r3
 800580c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	2b0f      	cmp	r3, #15
 8005812:	d916      	bls.n	8005842 <UART_SetConfig+0x392>
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800581a:	d212      	bcs.n	8005842 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	b29b      	uxth	r3, r3
 8005820:	f023 030f 	bic.w	r3, r3, #15
 8005824:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	085b      	lsrs	r3, r3, #1
 800582a:	b29b      	uxth	r3, r3
 800582c:	f003 0307 	and.w	r3, r3, #7
 8005830:	b29a      	uxth	r2, r3
 8005832:	8afb      	ldrh	r3, [r7, #22]
 8005834:	4313      	orrs	r3, r2
 8005836:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	8afa      	ldrh	r2, [r7, #22]
 800583e:	60da      	str	r2, [r3, #12]
 8005840:	e052      	b.n	80058e8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005848:	e04e      	b.n	80058e8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800584a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800584e:	2b08      	cmp	r3, #8
 8005850:	d827      	bhi.n	80058a2 <UART_SetConfig+0x3f2>
 8005852:	a201      	add	r2, pc, #4	@ (adr r2, 8005858 <UART_SetConfig+0x3a8>)
 8005854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005858:	0800587d 	.word	0x0800587d
 800585c:	08005885 	.word	0x08005885
 8005860:	0800588d 	.word	0x0800588d
 8005864:	080058a3 	.word	0x080058a3
 8005868:	08005893 	.word	0x08005893
 800586c:	080058a3 	.word	0x080058a3
 8005870:	080058a3 	.word	0x080058a3
 8005874:	080058a3 	.word	0x080058a3
 8005878:	0800589b 	.word	0x0800589b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800587c:	f7fe fd90 	bl	80043a0 <HAL_RCC_GetPCLK1Freq>
 8005880:	61f8      	str	r0, [r7, #28]
        break;
 8005882:	e014      	b.n	80058ae <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005884:	f7fe fda2 	bl	80043cc <HAL_RCC_GetPCLK2Freq>
 8005888:	61f8      	str	r0, [r7, #28]
        break;
 800588a:	e010      	b.n	80058ae <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800588c:	4b1d      	ldr	r3, [pc, #116]	@ (8005904 <UART_SetConfig+0x454>)
 800588e:	61fb      	str	r3, [r7, #28]
        break;
 8005890:	e00d      	b.n	80058ae <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005892:	f7fe fced 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 8005896:	61f8      	str	r0, [r7, #28]
        break;
 8005898:	e009      	b.n	80058ae <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800589a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800589e:	61fb      	str	r3, [r7, #28]
        break;
 80058a0:	e005      	b.n	80058ae <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80058a2:	2300      	movs	r3, #0
 80058a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80058ac:	bf00      	nop
    }

    if (pclk != 0U)
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d019      	beq.n	80058e8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	085a      	lsrs	r2, r3, #1
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	441a      	add	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	2b0f      	cmp	r3, #15
 80058cc:	d909      	bls.n	80058e2 <UART_SetConfig+0x432>
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058d4:	d205      	bcs.n	80058e2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	b29a      	uxth	r2, r3
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	60da      	str	r2, [r3, #12]
 80058e0:	e002      	b.n	80058e8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80058f4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3728      	adds	r7, #40	@ 0x28
 80058fc:	46bd      	mov	sp, r7
 80058fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005902:	bf00      	nop
 8005904:	00f42400 	.word	0x00f42400

08005908 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005914:	f003 0308 	and.w	r3, r3, #8
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	430a      	orrs	r2, r1
 8005930:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00a      	beq.n	8005954 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	430a      	orrs	r2, r1
 8005952:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005958:	f003 0302 	and.w	r3, r3, #2
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00a      	beq.n	8005976 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	430a      	orrs	r2, r1
 8005974:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597a:	f003 0304 	and.w	r3, r3, #4
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00a      	beq.n	8005998 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	430a      	orrs	r2, r1
 8005996:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800599c:	f003 0310 	and.w	r3, r3, #16
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00a      	beq.n	80059ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059be:	f003 0320 	and.w	r3, r3, #32
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	430a      	orrs	r2, r1
 80059da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d01a      	beq.n	8005a1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	430a      	orrs	r2, r1
 80059fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a06:	d10a      	bne.n	8005a1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00a      	beq.n	8005a40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	605a      	str	r2, [r3, #4]
  }
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b098      	sub	sp, #96	@ 0x60
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a5c:	f7fd fbc6 	bl	80031ec <HAL_GetTick>
 8005a60:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0308 	and.w	r3, r3, #8
 8005a6c:	2b08      	cmp	r3, #8
 8005a6e:	d12e      	bne.n	8005ace <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f88c 	bl	8005b9c <UART_WaitOnFlagUntilTimeout>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d021      	beq.n	8005ace <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a92:	e853 3f00 	ldrex	r3, [r3]
 8005a96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005aa8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aaa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005aae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ab0:	e841 2300 	strex	r3, r2, [r1]
 8005ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1e6      	bne.n	8005a8a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e062      	b.n	8005b94 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	2b04      	cmp	r3, #4
 8005ada:	d149      	bne.n	8005b70 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005adc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ae0:	9300      	str	r3, [sp, #0]
 8005ae2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f856 	bl	8005b9c <UART_WaitOnFlagUntilTimeout>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d03c      	beq.n	8005b70 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afe:	e853 3f00 	ldrex	r3, [r3]
 8005b02:	623b      	str	r3, [r7, #32]
   return(result);
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	461a      	mov	r2, r3
 8005b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b14:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b16:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b1c:	e841 2300 	strex	r3, r2, [r1]
 8005b20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d1e6      	bne.n	8005af6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3308      	adds	r3, #8
 8005b2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	e853 3f00 	ldrex	r3, [r3]
 8005b36:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0301 	bic.w	r3, r3, #1
 8005b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	3308      	adds	r3, #8
 8005b46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b48:	61fa      	str	r2, [r7, #28]
 8005b4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4c:	69b9      	ldr	r1, [r7, #24]
 8005b4e:	69fa      	ldr	r2, [r7, #28]
 8005b50:	e841 2300 	strex	r3, r2, [r1]
 8005b54:	617b      	str	r3, [r7, #20]
   return(result);
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1e5      	bne.n	8005b28 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2220      	movs	r2, #32
 8005b60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e011      	b.n	8005b94 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2220      	movs	r2, #32
 8005b74:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2220      	movs	r2, #32
 8005b7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005b92:	2300      	movs	r3, #0
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3758      	adds	r7, #88	@ 0x58
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	603b      	str	r3, [r7, #0]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bac:	e049      	b.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005bb4:	d045      	beq.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bb6:	f7fd fb19 	bl	80031ec <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d302      	bcc.n	8005bcc <UART_WaitOnFlagUntilTimeout+0x30>
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d101      	bne.n	8005bd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e048      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0304 	and.w	r3, r3, #4
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d031      	beq.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	69db      	ldr	r3, [r3, #28]
 8005be4:	f003 0308 	and.w	r3, r3, #8
 8005be8:	2b08      	cmp	r3, #8
 8005bea:	d110      	bne.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2208      	movs	r2, #8
 8005bf2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f838 	bl	8005c6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e029      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	69db      	ldr	r3, [r3, #28]
 8005c14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c1c:	d111      	bne.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f000 f81e 	bl	8005c6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2220      	movs	r2, #32
 8005c32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e00f      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	69da      	ldr	r2, [r3, #28]
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	68ba      	ldr	r2, [r7, #8]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	bf0c      	ite	eq
 8005c52:	2301      	moveq	r3, #1
 8005c54:	2300      	movne	r3, #0
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	461a      	mov	r2, r3
 8005c5a:	79fb      	ldrb	r3, [r7, #7]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d0a6      	beq.n	8005bae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3710      	adds	r7, #16
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}

08005c6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b095      	sub	sp, #84	@ 0x54
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c90:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c92:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c98:	e841 2300 	strex	r3, r2, [r1]
 8005c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1e6      	bne.n	8005c72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	3308      	adds	r3, #8
 8005caa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cac:	6a3b      	ldr	r3, [r7, #32]
 8005cae:	e853 3f00 	ldrex	r3, [r3]
 8005cb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	f023 0301 	bic.w	r3, r3, #1
 8005cba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	3308      	adds	r3, #8
 8005cc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ccc:	e841 2300 	strex	r3, r2, [r1]
 8005cd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1e5      	bne.n	8005ca4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d118      	bne.n	8005d12 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	e853 3f00 	ldrex	r3, [r3]
 8005cec:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f023 0310 	bic.w	r3, r3, #16
 8005cf4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cfe:	61bb      	str	r3, [r7, #24]
 8005d00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d02:	6979      	ldr	r1, [r7, #20]
 8005d04:	69ba      	ldr	r2, [r7, #24]
 8005d06:	e841 2300 	strex	r3, r2, [r1]
 8005d0a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1e6      	bne.n	8005ce0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2220      	movs	r2, #32
 8005d16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d26:	bf00      	nop
 8005d28:	3754      	adds	r7, #84	@ 0x54
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr

08005d32 <_ZdlPvj>:
 8005d32:	f000 b8c7 	b.w	8005ec4 <_ZdlPv>

08005d36 <__cxa_guard_acquire>:
 8005d36:	6802      	ldr	r2, [r0, #0]
 8005d38:	07d2      	lsls	r2, r2, #31
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	d405      	bmi.n	8005d4a <__cxa_guard_acquire+0x14>
 8005d3e:	7842      	ldrb	r2, [r0, #1]
 8005d40:	b102      	cbz	r2, 8005d44 <__cxa_guard_acquire+0xe>
 8005d42:	deff      	udf	#255	@ 0xff
 8005d44:	2001      	movs	r0, #1
 8005d46:	7058      	strb	r0, [r3, #1]
 8005d48:	4770      	bx	lr
 8005d4a:	2000      	movs	r0, #0
 8005d4c:	4770      	bx	lr

08005d4e <__cxa_guard_release>:
 8005d4e:	2301      	movs	r3, #1
 8005d50:	6003      	str	r3, [r0, #0]
 8005d52:	4770      	bx	lr

08005d54 <_Znwj>:
 8005d54:	2801      	cmp	r0, #1
 8005d56:	bf38      	it	cc
 8005d58:	2001      	movcc	r0, #1
 8005d5a:	b510      	push	{r4, lr}
 8005d5c:	4604      	mov	r4, r0
 8005d5e:	4620      	mov	r0, r4
 8005d60:	f000 f944 	bl	8005fec <malloc>
 8005d64:	b100      	cbz	r0, 8005d68 <_Znwj+0x14>
 8005d66:	bd10      	pop	{r4, pc}
 8005d68:	f000 f8ae 	bl	8005ec8 <_ZSt15get_new_handlerv>
 8005d6c:	b908      	cbnz	r0, 8005d72 <_Znwj+0x1e>
 8005d6e:	f000 f92f 	bl	8005fd0 <abort>
 8005d72:	4780      	blx	r0
 8005d74:	e7f3      	b.n	8005d5e <_Znwj+0xa>

08005d76 <_ZSt17__throw_bad_allocv>:
 8005d76:	b508      	push	{r3, lr}
 8005d78:	f000 f92a 	bl	8005fd0 <abort>

08005d7c <_ZSt28__throw_bad_array_new_lengthv>:
 8005d7c:	b508      	push	{r3, lr}
 8005d7e:	f000 f927 	bl	8005fd0 <abort>
	...

08005d84 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>:
 8005d84:	290d      	cmp	r1, #13
 8005d86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d88:	4605      	mov	r5, r0
 8005d8a:	d82f      	bhi.n	8005dec <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x68>
 8005d8c:	b3b1      	cbz	r1, 8005dfc <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x78>
 8005d8e:	4b1c      	ldr	r3, [pc, #112]	@ (8005e00 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x7c>)
 8005d90:	5c5c      	ldrb	r4, [r3, r1]
 8005d92:	4620      	mov	r0, r4
 8005d94:	f7fa fbc6 	bl	8000524 <__aeabi_i2d>
 8005d98:	4606      	mov	r6, r0
 8005d9a:	6828      	ldr	r0, [r5, #0]
 8005d9c:	460f      	mov	r7, r1
 8005d9e:	f7fa fbd3 	bl	8000548 <__aeabi_f2d>
 8005da2:	4602      	mov	r2, r0
 8005da4:	460b      	mov	r3, r1
 8005da6:	4630      	mov	r0, r6
 8005da8:	4639      	mov	r1, r7
 8005daa:	f7fa fc25 	bl	80005f8 <__aeabi_dmul>
 8005dae:	ec41 0b10 	vmov	d0, r0, r1
 8005db2:	f000 f891 	bl	8005ed8 <floor>
 8005db6:	ec51 0b10 	vmov	r0, r1, d0
 8005dba:	f7fa feb7 	bl	8000b2c <__aeabi_d2uiz>
 8005dbe:	6068      	str	r0, [r5, #4]
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005dc4:	1058      	asrs	r0, r3, #1
 8005dc6:	eb02 0480 	add.w	r4, r2, r0, lsl #2
 8005dca:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8005dce:	428e      	cmp	r6, r1
 8005dd0:	d20f      	bcs.n	8005df2 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x6e>
 8005dd2:	1a1b      	subs	r3, r3, r0
 8005dd4:	1d22      	adds	r2, r4, #4
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	dcf3      	bgt.n	8005dc4 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x40>
 8005ddc:	4b09      	ldr	r3, [pc, #36]	@ (8005e04 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x80>)
 8005dde:	6814      	ldr	r4, [r2, #0]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d008      	beq.n	8005df6 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x72>
 8005de4:	4620      	mov	r0, r4
 8005de6:	f7fa fb8d 	bl	8000504 <__aeabi_ui2d>
 8005dea:	e7d5      	b.n	8005d98 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x14>
 8005dec:	4a06      	ldr	r2, [pc, #24]	@ (8005e08 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x84>)
 8005dee:	23f9      	movs	r3, #249	@ 0xf9
 8005df0:	e7f2      	b.n	8005dd8 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x54>
 8005df2:	4603      	mov	r3, r0
 8005df4:	e7f0      	b.n	8005dd8 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x54>
 8005df6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005dfa:	e7e0      	b.n	8005dbe <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x3a>
 8005dfc:	2401      	movs	r4, #1
 8005dfe:	e7df      	b.n	8005dc0 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x3c>
 8005e00:	08006dd4 	.word	0x08006dd4
 8005e04:	080071e0 	.word	0x080071e0
 8005e08:	08006dfc 	.word	0x08006dfc

08005e0c <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj>:
 8005e0c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e10:	4692      	mov	sl, r2
 8005e12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e14:	eb03 0802 	add.w	r8, r3, r2
 8005e18:	684b      	ldr	r3, [r1, #4]
 8005e1a:	4598      	cmp	r8, r3
 8005e1c:	4604      	mov	r4, r0
 8005e1e:	460d      	mov	r5, r1
 8005e20:	d94a      	bls.n	8005eb8 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0xac>
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	6808      	ldr	r0, [r1, #0]
 8005e26:	bf0c      	ite	eq
 8005e28:	f04f 090b 	moveq.w	r9, #11
 8005e2c:	f04f 0900 	movne.w	r9, #0
 8005e30:	f7fa fb8a 	bl	8000548 <__aeabi_f2d>
 8005e34:	45c8      	cmp	r8, r9
 8005e36:	4606      	mov	r6, r0
 8005e38:	460f      	mov	r7, r1
 8005e3a:	4640      	mov	r0, r8
 8005e3c:	bf38      	it	cc
 8005e3e:	4648      	movcc	r0, r9
 8005e40:	f7fa fb60 	bl	8000504 <__aeabi_ui2d>
 8005e44:	4632      	mov	r2, r6
 8005e46:	463b      	mov	r3, r7
 8005e48:	f7fa fd00 	bl	800084c <__aeabi_ddiv>
 8005e4c:	e9cd 0100 	strd	r0, r1, [sp]
 8005e50:	4650      	mov	r0, sl
 8005e52:	f7fa fb57 	bl	8000504 <__aeabi_ui2d>
 8005e56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e5a:	4680      	mov	r8, r0
 8005e5c:	4689      	mov	r9, r1
 8005e5e:	f7fa fe47 	bl	8000af0 <__aeabi_dcmple>
 8005e62:	b1d0      	cbz	r0, 8005e9a <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0x8e>
 8005e64:	ed9d 0b00 	vldr	d0, [sp]
 8005e68:	f000 f836 	bl	8005ed8 <floor>
 8005e6c:	4b14      	ldr	r3, [pc, #80]	@ (8005ec0 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0xb4>)
 8005e6e:	ec51 0b10 	vmov	r0, r1, d0
 8005e72:	2200      	movs	r2, #0
 8005e74:	f7fa fa0a 	bl	800028c <__adddf3>
 8005e78:	f7fa fe58 	bl	8000b2c <__aeabi_d2uiz>
 8005e7c:	ea4f 014a 	mov.w	r1, sl, lsl #1
 8005e80:	4281      	cmp	r1, r0
 8005e82:	bf38      	it	cc
 8005e84:	4601      	movcc	r1, r0
 8005e86:	4628      	mov	r0, r5
 8005e88:	f7ff ff7c 	bl	8005d84 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	7023      	strb	r3, [r4, #0]
 8005e90:	6060      	str	r0, [r4, #4]
 8005e92:	4620      	mov	r0, r4
 8005e94:	b002      	add	sp, #8
 8005e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e9a:	4642      	mov	r2, r8
 8005e9c:	464b      	mov	r3, r9
 8005e9e:	4630      	mov	r0, r6
 8005ea0:	4639      	mov	r1, r7
 8005ea2:	f7fa fba9 	bl	80005f8 <__aeabi_dmul>
 8005ea6:	ec41 0b10 	vmov	d0, r0, r1
 8005eaa:	f000 f815 	bl	8005ed8 <floor>
 8005eae:	ec51 0b10 	vmov	r0, r1, d0
 8005eb2:	f7fa fe3b 	bl	8000b2c <__aeabi_d2uiz>
 8005eb6:	6068      	str	r0, [r5, #4]
 8005eb8:	2300      	movs	r3, #0
 8005eba:	e9c4 3300 	strd	r3, r3, [r4]
 8005ebe:	e7e8      	b.n	8005e92 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0x86>
 8005ec0:	3ff00000 	.word	0x3ff00000

08005ec4 <_ZdlPv>:
 8005ec4:	f000 b89a 	b.w	8005ffc <free>

08005ec8 <_ZSt15get_new_handlerv>:
 8005ec8:	4b02      	ldr	r3, [pc, #8]	@ (8005ed4 <_ZSt15get_new_handlerv+0xc>)
 8005eca:	6818      	ldr	r0, [r3, #0]
 8005ecc:	f3bf 8f5b 	dmb	ish
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	2000018c 	.word	0x2000018c

08005ed8 <floor>:
 8005ed8:	ec51 0b10 	vmov	r0, r1, d0
 8005edc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ee4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8005ee8:	2e13      	cmp	r6, #19
 8005eea:	460c      	mov	r4, r1
 8005eec:	4605      	mov	r5, r0
 8005eee:	4680      	mov	r8, r0
 8005ef0:	dc34      	bgt.n	8005f5c <floor+0x84>
 8005ef2:	2e00      	cmp	r6, #0
 8005ef4:	da17      	bge.n	8005f26 <floor+0x4e>
 8005ef6:	a332      	add	r3, pc, #200	@ (adr r3, 8005fc0 <floor+0xe8>)
 8005ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efc:	f7fa f9c6 	bl	800028c <__adddf3>
 8005f00:	2200      	movs	r2, #0
 8005f02:	2300      	movs	r3, #0
 8005f04:	f7fa fe08 	bl	8000b18 <__aeabi_dcmpgt>
 8005f08:	b150      	cbz	r0, 8005f20 <floor+0x48>
 8005f0a:	2c00      	cmp	r4, #0
 8005f0c:	da55      	bge.n	8005fba <floor+0xe2>
 8005f0e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005f12:	432c      	orrs	r4, r5
 8005f14:	2500      	movs	r5, #0
 8005f16:	42ac      	cmp	r4, r5
 8005f18:	4c2b      	ldr	r4, [pc, #172]	@ (8005fc8 <floor+0xf0>)
 8005f1a:	bf08      	it	eq
 8005f1c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8005f20:	4621      	mov	r1, r4
 8005f22:	4628      	mov	r0, r5
 8005f24:	e023      	b.n	8005f6e <floor+0x96>
 8005f26:	4f29      	ldr	r7, [pc, #164]	@ (8005fcc <floor+0xf4>)
 8005f28:	4137      	asrs	r7, r6
 8005f2a:	ea01 0307 	and.w	r3, r1, r7
 8005f2e:	4303      	orrs	r3, r0
 8005f30:	d01d      	beq.n	8005f6e <floor+0x96>
 8005f32:	a323      	add	r3, pc, #140	@ (adr r3, 8005fc0 <floor+0xe8>)
 8005f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f38:	f7fa f9a8 	bl	800028c <__adddf3>
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	2300      	movs	r3, #0
 8005f40:	f7fa fdea 	bl	8000b18 <__aeabi_dcmpgt>
 8005f44:	2800      	cmp	r0, #0
 8005f46:	d0eb      	beq.n	8005f20 <floor+0x48>
 8005f48:	2c00      	cmp	r4, #0
 8005f4a:	bfbe      	ittt	lt
 8005f4c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8005f50:	4133      	asrlt	r3, r6
 8005f52:	18e4      	addlt	r4, r4, r3
 8005f54:	ea24 0407 	bic.w	r4, r4, r7
 8005f58:	2500      	movs	r5, #0
 8005f5a:	e7e1      	b.n	8005f20 <floor+0x48>
 8005f5c:	2e33      	cmp	r6, #51	@ 0x33
 8005f5e:	dd0a      	ble.n	8005f76 <floor+0x9e>
 8005f60:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8005f64:	d103      	bne.n	8005f6e <floor+0x96>
 8005f66:	4602      	mov	r2, r0
 8005f68:	460b      	mov	r3, r1
 8005f6a:	f7fa f98f 	bl	800028c <__adddf3>
 8005f6e:	ec41 0b10 	vmov	d0, r0, r1
 8005f72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f76:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8005f7a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005f7e:	40df      	lsrs	r7, r3
 8005f80:	4207      	tst	r7, r0
 8005f82:	d0f4      	beq.n	8005f6e <floor+0x96>
 8005f84:	a30e      	add	r3, pc, #56	@ (adr r3, 8005fc0 <floor+0xe8>)
 8005f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f8a:	f7fa f97f 	bl	800028c <__adddf3>
 8005f8e:	2200      	movs	r2, #0
 8005f90:	2300      	movs	r3, #0
 8005f92:	f7fa fdc1 	bl	8000b18 <__aeabi_dcmpgt>
 8005f96:	2800      	cmp	r0, #0
 8005f98:	d0c2      	beq.n	8005f20 <floor+0x48>
 8005f9a:	2c00      	cmp	r4, #0
 8005f9c:	da0a      	bge.n	8005fb4 <floor+0xdc>
 8005f9e:	2e14      	cmp	r6, #20
 8005fa0:	d101      	bne.n	8005fa6 <floor+0xce>
 8005fa2:	3401      	adds	r4, #1
 8005fa4:	e006      	b.n	8005fb4 <floor+0xdc>
 8005fa6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8005faa:	2301      	movs	r3, #1
 8005fac:	40b3      	lsls	r3, r6
 8005fae:	441d      	add	r5, r3
 8005fb0:	4545      	cmp	r5, r8
 8005fb2:	d3f6      	bcc.n	8005fa2 <floor+0xca>
 8005fb4:	ea25 0507 	bic.w	r5, r5, r7
 8005fb8:	e7b2      	b.n	8005f20 <floor+0x48>
 8005fba:	2500      	movs	r5, #0
 8005fbc:	462c      	mov	r4, r5
 8005fbe:	e7af      	b.n	8005f20 <floor+0x48>
 8005fc0:	8800759c 	.word	0x8800759c
 8005fc4:	7e37e43c 	.word	0x7e37e43c
 8005fc8:	bff00000 	.word	0xbff00000
 8005fcc:	000fffff 	.word	0x000fffff

08005fd0 <abort>:
 8005fd0:	b508      	push	{r3, lr}
 8005fd2:	2006      	movs	r0, #6
 8005fd4:	f000 f93c 	bl	8006250 <raise>
 8005fd8:	2001      	movs	r0, #1
 8005fda:	f7fd f821 	bl	8003020 <_exit>

08005fde <atexit>:
 8005fde:	2300      	movs	r3, #0
 8005fe0:	4601      	mov	r1, r0
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f000 b98b 	b.w	8006300 <__register_exitproc>
	...

08005fec <malloc>:
 8005fec:	4b02      	ldr	r3, [pc, #8]	@ (8005ff8 <malloc+0xc>)
 8005fee:	4601      	mov	r1, r0
 8005ff0:	6818      	ldr	r0, [r3, #0]
 8005ff2:	f000 b82d 	b.w	8006050 <_malloc_r>
 8005ff6:	bf00      	nop
 8005ff8:	2000000c 	.word	0x2000000c

08005ffc <free>:
 8005ffc:	4b02      	ldr	r3, [pc, #8]	@ (8006008 <free+0xc>)
 8005ffe:	4601      	mov	r1, r0
 8006000:	6818      	ldr	r0, [r3, #0]
 8006002:	f000 b9d9 	b.w	80063b8 <_free_r>
 8006006:	bf00      	nop
 8006008:	2000000c 	.word	0x2000000c

0800600c <sbrk_aligned>:
 800600c:	b570      	push	{r4, r5, r6, lr}
 800600e:	4e0f      	ldr	r6, [pc, #60]	@ (800604c <sbrk_aligned+0x40>)
 8006010:	460c      	mov	r4, r1
 8006012:	6831      	ldr	r1, [r6, #0]
 8006014:	4605      	mov	r5, r0
 8006016:	b911      	cbnz	r1, 800601e <sbrk_aligned+0x12>
 8006018:	f000 f936 	bl	8006288 <_sbrk_r>
 800601c:	6030      	str	r0, [r6, #0]
 800601e:	4621      	mov	r1, r4
 8006020:	4628      	mov	r0, r5
 8006022:	f000 f931 	bl	8006288 <_sbrk_r>
 8006026:	1c43      	adds	r3, r0, #1
 8006028:	d103      	bne.n	8006032 <sbrk_aligned+0x26>
 800602a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800602e:	4620      	mov	r0, r4
 8006030:	bd70      	pop	{r4, r5, r6, pc}
 8006032:	1cc4      	adds	r4, r0, #3
 8006034:	f024 0403 	bic.w	r4, r4, #3
 8006038:	42a0      	cmp	r0, r4
 800603a:	d0f8      	beq.n	800602e <sbrk_aligned+0x22>
 800603c:	1a21      	subs	r1, r4, r0
 800603e:	4628      	mov	r0, r5
 8006040:	f000 f922 	bl	8006288 <_sbrk_r>
 8006044:	3001      	adds	r0, #1
 8006046:	d1f2      	bne.n	800602e <sbrk_aligned+0x22>
 8006048:	e7ef      	b.n	800602a <sbrk_aligned+0x1e>
 800604a:	bf00      	nop
 800604c:	20000190 	.word	0x20000190

08006050 <_malloc_r>:
 8006050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006054:	1ccd      	adds	r5, r1, #3
 8006056:	f025 0503 	bic.w	r5, r5, #3
 800605a:	3508      	adds	r5, #8
 800605c:	2d0c      	cmp	r5, #12
 800605e:	bf38      	it	cc
 8006060:	250c      	movcc	r5, #12
 8006062:	2d00      	cmp	r5, #0
 8006064:	4606      	mov	r6, r0
 8006066:	db01      	blt.n	800606c <_malloc_r+0x1c>
 8006068:	42a9      	cmp	r1, r5
 800606a:	d904      	bls.n	8006076 <_malloc_r+0x26>
 800606c:	230c      	movs	r3, #12
 800606e:	6033      	str	r3, [r6, #0]
 8006070:	2000      	movs	r0, #0
 8006072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006076:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800614c <_malloc_r+0xfc>
 800607a:	f000 f869 	bl	8006150 <__malloc_lock>
 800607e:	f8d8 3000 	ldr.w	r3, [r8]
 8006082:	461c      	mov	r4, r3
 8006084:	bb44      	cbnz	r4, 80060d8 <_malloc_r+0x88>
 8006086:	4629      	mov	r1, r5
 8006088:	4630      	mov	r0, r6
 800608a:	f7ff ffbf 	bl	800600c <sbrk_aligned>
 800608e:	1c43      	adds	r3, r0, #1
 8006090:	4604      	mov	r4, r0
 8006092:	d158      	bne.n	8006146 <_malloc_r+0xf6>
 8006094:	f8d8 4000 	ldr.w	r4, [r8]
 8006098:	4627      	mov	r7, r4
 800609a:	2f00      	cmp	r7, #0
 800609c:	d143      	bne.n	8006126 <_malloc_r+0xd6>
 800609e:	2c00      	cmp	r4, #0
 80060a0:	d04b      	beq.n	800613a <_malloc_r+0xea>
 80060a2:	6823      	ldr	r3, [r4, #0]
 80060a4:	4639      	mov	r1, r7
 80060a6:	4630      	mov	r0, r6
 80060a8:	eb04 0903 	add.w	r9, r4, r3
 80060ac:	f000 f8ec 	bl	8006288 <_sbrk_r>
 80060b0:	4581      	cmp	r9, r0
 80060b2:	d142      	bne.n	800613a <_malloc_r+0xea>
 80060b4:	6821      	ldr	r1, [r4, #0]
 80060b6:	1a6d      	subs	r5, r5, r1
 80060b8:	4629      	mov	r1, r5
 80060ba:	4630      	mov	r0, r6
 80060bc:	f7ff ffa6 	bl	800600c <sbrk_aligned>
 80060c0:	3001      	adds	r0, #1
 80060c2:	d03a      	beq.n	800613a <_malloc_r+0xea>
 80060c4:	6823      	ldr	r3, [r4, #0]
 80060c6:	442b      	add	r3, r5
 80060c8:	6023      	str	r3, [r4, #0]
 80060ca:	f8d8 3000 	ldr.w	r3, [r8]
 80060ce:	685a      	ldr	r2, [r3, #4]
 80060d0:	bb62      	cbnz	r2, 800612c <_malloc_r+0xdc>
 80060d2:	f8c8 7000 	str.w	r7, [r8]
 80060d6:	e00f      	b.n	80060f8 <_malloc_r+0xa8>
 80060d8:	6822      	ldr	r2, [r4, #0]
 80060da:	1b52      	subs	r2, r2, r5
 80060dc:	d420      	bmi.n	8006120 <_malloc_r+0xd0>
 80060de:	2a0b      	cmp	r2, #11
 80060e0:	d917      	bls.n	8006112 <_malloc_r+0xc2>
 80060e2:	1961      	adds	r1, r4, r5
 80060e4:	42a3      	cmp	r3, r4
 80060e6:	6025      	str	r5, [r4, #0]
 80060e8:	bf18      	it	ne
 80060ea:	6059      	strne	r1, [r3, #4]
 80060ec:	6863      	ldr	r3, [r4, #4]
 80060ee:	bf08      	it	eq
 80060f0:	f8c8 1000 	streq.w	r1, [r8]
 80060f4:	5162      	str	r2, [r4, r5]
 80060f6:	604b      	str	r3, [r1, #4]
 80060f8:	4630      	mov	r0, r6
 80060fa:	f000 f82f 	bl	800615c <__malloc_unlock>
 80060fe:	f104 000b 	add.w	r0, r4, #11
 8006102:	1d23      	adds	r3, r4, #4
 8006104:	f020 0007 	bic.w	r0, r0, #7
 8006108:	1ac2      	subs	r2, r0, r3
 800610a:	bf1c      	itt	ne
 800610c:	1a1b      	subne	r3, r3, r0
 800610e:	50a3      	strne	r3, [r4, r2]
 8006110:	e7af      	b.n	8006072 <_malloc_r+0x22>
 8006112:	6862      	ldr	r2, [r4, #4]
 8006114:	42a3      	cmp	r3, r4
 8006116:	bf0c      	ite	eq
 8006118:	f8c8 2000 	streq.w	r2, [r8]
 800611c:	605a      	strne	r2, [r3, #4]
 800611e:	e7eb      	b.n	80060f8 <_malloc_r+0xa8>
 8006120:	4623      	mov	r3, r4
 8006122:	6864      	ldr	r4, [r4, #4]
 8006124:	e7ae      	b.n	8006084 <_malloc_r+0x34>
 8006126:	463c      	mov	r4, r7
 8006128:	687f      	ldr	r7, [r7, #4]
 800612a:	e7b6      	b.n	800609a <_malloc_r+0x4a>
 800612c:	461a      	mov	r2, r3
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	42a3      	cmp	r3, r4
 8006132:	d1fb      	bne.n	800612c <_malloc_r+0xdc>
 8006134:	2300      	movs	r3, #0
 8006136:	6053      	str	r3, [r2, #4]
 8006138:	e7de      	b.n	80060f8 <_malloc_r+0xa8>
 800613a:	230c      	movs	r3, #12
 800613c:	6033      	str	r3, [r6, #0]
 800613e:	4630      	mov	r0, r6
 8006140:	f000 f80c 	bl	800615c <__malloc_unlock>
 8006144:	e794      	b.n	8006070 <_malloc_r+0x20>
 8006146:	6005      	str	r5, [r0, #0]
 8006148:	e7d6      	b.n	80060f8 <_malloc_r+0xa8>
 800614a:	bf00      	nop
 800614c:	20000194 	.word	0x20000194

08006150 <__malloc_lock>:
 8006150:	4801      	ldr	r0, [pc, #4]	@ (8006158 <__malloc_lock+0x8>)
 8006152:	f000 b8d3 	b.w	80062fc <__retarget_lock_acquire_recursive>
 8006156:	bf00      	nop
 8006158:	200002d4 	.word	0x200002d4

0800615c <__malloc_unlock>:
 800615c:	4801      	ldr	r0, [pc, #4]	@ (8006164 <__malloc_unlock+0x8>)
 800615e:	f000 b8ce 	b.w	80062fe <__retarget_lock_release_recursive>
 8006162:	bf00      	nop
 8006164:	200002d4 	.word	0x200002d4

08006168 <mallinfo>:
 8006168:	b510      	push	{r4, lr}
 800616a:	4b03      	ldr	r3, [pc, #12]	@ (8006178 <mallinfo+0x10>)
 800616c:	4604      	mov	r4, r0
 800616e:	6819      	ldr	r1, [r3, #0]
 8006170:	f000 f96c 	bl	800644c <_mallinfo_r>
 8006174:	4620      	mov	r0, r4
 8006176:	bd10      	pop	{r4, pc}
 8006178:	2000000c 	.word	0x2000000c

0800617c <_vsniprintf_r>:
 800617c:	b530      	push	{r4, r5, lr}
 800617e:	4614      	mov	r4, r2
 8006180:	2c00      	cmp	r4, #0
 8006182:	b09b      	sub	sp, #108	@ 0x6c
 8006184:	4605      	mov	r5, r0
 8006186:	461a      	mov	r2, r3
 8006188:	da05      	bge.n	8006196 <_vsniprintf_r+0x1a>
 800618a:	238b      	movs	r3, #139	@ 0x8b
 800618c:	6003      	str	r3, [r0, #0]
 800618e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006192:	b01b      	add	sp, #108	@ 0x6c
 8006194:	bd30      	pop	{r4, r5, pc}
 8006196:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800619a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800619e:	bf14      	ite	ne
 80061a0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80061a4:	4623      	moveq	r3, r4
 80061a6:	9302      	str	r3, [sp, #8]
 80061a8:	9305      	str	r3, [sp, #20]
 80061aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80061ae:	9100      	str	r1, [sp, #0]
 80061b0:	9104      	str	r1, [sp, #16]
 80061b2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80061b6:	4669      	mov	r1, sp
 80061b8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80061ba:	f000 f9d7 	bl	800656c <_svfiprintf_r>
 80061be:	1c43      	adds	r3, r0, #1
 80061c0:	bfbc      	itt	lt
 80061c2:	238b      	movlt	r3, #139	@ 0x8b
 80061c4:	602b      	strlt	r3, [r5, #0]
 80061c6:	2c00      	cmp	r4, #0
 80061c8:	d0e3      	beq.n	8006192 <_vsniprintf_r+0x16>
 80061ca:	9b00      	ldr	r3, [sp, #0]
 80061cc:	2200      	movs	r2, #0
 80061ce:	701a      	strb	r2, [r3, #0]
 80061d0:	e7df      	b.n	8006192 <_vsniprintf_r+0x16>
	...

080061d4 <vsniprintf>:
 80061d4:	b507      	push	{r0, r1, r2, lr}
 80061d6:	9300      	str	r3, [sp, #0]
 80061d8:	4613      	mov	r3, r2
 80061da:	460a      	mov	r2, r1
 80061dc:	4601      	mov	r1, r0
 80061de:	4803      	ldr	r0, [pc, #12]	@ (80061ec <vsniprintf+0x18>)
 80061e0:	6800      	ldr	r0, [r0, #0]
 80061e2:	f7ff ffcb 	bl	800617c <_vsniprintf_r>
 80061e6:	b003      	add	sp, #12
 80061e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80061ec:	2000000c 	.word	0x2000000c

080061f0 <memset>:
 80061f0:	4402      	add	r2, r0
 80061f2:	4603      	mov	r3, r0
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d100      	bne.n	80061fa <memset+0xa>
 80061f8:	4770      	bx	lr
 80061fa:	f803 1b01 	strb.w	r1, [r3], #1
 80061fe:	e7f9      	b.n	80061f4 <memset+0x4>

08006200 <_raise_r>:
 8006200:	291f      	cmp	r1, #31
 8006202:	b538      	push	{r3, r4, r5, lr}
 8006204:	4605      	mov	r5, r0
 8006206:	460c      	mov	r4, r1
 8006208:	d904      	bls.n	8006214 <_raise_r+0x14>
 800620a:	2316      	movs	r3, #22
 800620c:	6003      	str	r3, [r0, #0]
 800620e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006212:	bd38      	pop	{r3, r4, r5, pc}
 8006214:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006216:	b112      	cbz	r2, 800621e <_raise_r+0x1e>
 8006218:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800621c:	b94b      	cbnz	r3, 8006232 <_raise_r+0x32>
 800621e:	4628      	mov	r0, r5
 8006220:	f000 f830 	bl	8006284 <_getpid_r>
 8006224:	4622      	mov	r2, r4
 8006226:	4601      	mov	r1, r0
 8006228:	4628      	mov	r0, r5
 800622a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800622e:	f000 b817 	b.w	8006260 <_kill_r>
 8006232:	2b01      	cmp	r3, #1
 8006234:	d00a      	beq.n	800624c <_raise_r+0x4c>
 8006236:	1c59      	adds	r1, r3, #1
 8006238:	d103      	bne.n	8006242 <_raise_r+0x42>
 800623a:	2316      	movs	r3, #22
 800623c:	6003      	str	r3, [r0, #0]
 800623e:	2001      	movs	r0, #1
 8006240:	e7e7      	b.n	8006212 <_raise_r+0x12>
 8006242:	2100      	movs	r1, #0
 8006244:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006248:	4620      	mov	r0, r4
 800624a:	4798      	blx	r3
 800624c:	2000      	movs	r0, #0
 800624e:	e7e0      	b.n	8006212 <_raise_r+0x12>

08006250 <raise>:
 8006250:	4b02      	ldr	r3, [pc, #8]	@ (800625c <raise+0xc>)
 8006252:	4601      	mov	r1, r0
 8006254:	6818      	ldr	r0, [r3, #0]
 8006256:	f7ff bfd3 	b.w	8006200 <_raise_r>
 800625a:	bf00      	nop
 800625c:	2000000c 	.word	0x2000000c

08006260 <_kill_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	4d07      	ldr	r5, [pc, #28]	@ (8006280 <_kill_r+0x20>)
 8006264:	2300      	movs	r3, #0
 8006266:	4604      	mov	r4, r0
 8006268:	4608      	mov	r0, r1
 800626a:	4611      	mov	r1, r2
 800626c:	602b      	str	r3, [r5, #0]
 800626e:	f7fc fec7 	bl	8003000 <_kill>
 8006272:	1c43      	adds	r3, r0, #1
 8006274:	d102      	bne.n	800627c <_kill_r+0x1c>
 8006276:	682b      	ldr	r3, [r5, #0]
 8006278:	b103      	cbz	r3, 800627c <_kill_r+0x1c>
 800627a:	6023      	str	r3, [r4, #0]
 800627c:	bd38      	pop	{r3, r4, r5, pc}
 800627e:	bf00      	nop
 8006280:	200002d0 	.word	0x200002d0

08006284 <_getpid_r>:
 8006284:	f7fc beb4 	b.w	8002ff0 <_getpid>

08006288 <_sbrk_r>:
 8006288:	b538      	push	{r3, r4, r5, lr}
 800628a:	4d06      	ldr	r5, [pc, #24]	@ (80062a4 <_sbrk_r+0x1c>)
 800628c:	2300      	movs	r3, #0
 800628e:	4604      	mov	r4, r0
 8006290:	4608      	mov	r0, r1
 8006292:	602b      	str	r3, [r5, #0]
 8006294:	f7fc fed0 	bl	8003038 <_sbrk>
 8006298:	1c43      	adds	r3, r0, #1
 800629a:	d102      	bne.n	80062a2 <_sbrk_r+0x1a>
 800629c:	682b      	ldr	r3, [r5, #0]
 800629e:	b103      	cbz	r3, 80062a2 <_sbrk_r+0x1a>
 80062a0:	6023      	str	r3, [r4, #0]
 80062a2:	bd38      	pop	{r3, r4, r5, pc}
 80062a4:	200002d0 	.word	0x200002d0

080062a8 <__errno>:
 80062a8:	4b01      	ldr	r3, [pc, #4]	@ (80062b0 <__errno+0x8>)
 80062aa:	6818      	ldr	r0, [r3, #0]
 80062ac:	4770      	bx	lr
 80062ae:	bf00      	nop
 80062b0:	2000000c 	.word	0x2000000c

080062b4 <__libc_init_array>:
 80062b4:	b570      	push	{r4, r5, r6, lr}
 80062b6:	4d0d      	ldr	r5, [pc, #52]	@ (80062ec <__libc_init_array+0x38>)
 80062b8:	4c0d      	ldr	r4, [pc, #52]	@ (80062f0 <__libc_init_array+0x3c>)
 80062ba:	1b64      	subs	r4, r4, r5
 80062bc:	10a4      	asrs	r4, r4, #2
 80062be:	2600      	movs	r6, #0
 80062c0:	42a6      	cmp	r6, r4
 80062c2:	d109      	bne.n	80062d8 <__libc_init_array+0x24>
 80062c4:	4d0b      	ldr	r5, [pc, #44]	@ (80062f4 <__libc_init_array+0x40>)
 80062c6:	4c0c      	ldr	r4, [pc, #48]	@ (80062f8 <__libc_init_array+0x44>)
 80062c8:	f000 fc38 	bl	8006b3c <_init>
 80062cc:	1b64      	subs	r4, r4, r5
 80062ce:	10a4      	asrs	r4, r4, #2
 80062d0:	2600      	movs	r6, #0
 80062d2:	42a6      	cmp	r6, r4
 80062d4:	d105      	bne.n	80062e2 <__libc_init_array+0x2e>
 80062d6:	bd70      	pop	{r4, r5, r6, pc}
 80062d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80062dc:	4798      	blx	r3
 80062de:	3601      	adds	r6, #1
 80062e0:	e7ee      	b.n	80062c0 <__libc_init_array+0xc>
 80062e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80062e6:	4798      	blx	r3
 80062e8:	3601      	adds	r6, #1
 80062ea:	e7f2      	b.n	80062d2 <__libc_init_array+0x1e>
 80062ec:	08007224 	.word	0x08007224
 80062f0:	08007224 	.word	0x08007224
 80062f4:	08007224 	.word	0x08007224
 80062f8:	08007228 	.word	0x08007228

080062fc <__retarget_lock_acquire_recursive>:
 80062fc:	4770      	bx	lr

080062fe <__retarget_lock_release_recursive>:
 80062fe:	4770      	bx	lr

08006300 <__register_exitproc>:
 8006300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006304:	4d27      	ldr	r5, [pc, #156]	@ (80063a4 <__register_exitproc+0xa4>)
 8006306:	4607      	mov	r7, r0
 8006308:	6828      	ldr	r0, [r5, #0]
 800630a:	4691      	mov	r9, r2
 800630c:	460e      	mov	r6, r1
 800630e:	4698      	mov	r8, r3
 8006310:	f7ff fff4 	bl	80062fc <__retarget_lock_acquire_recursive>
 8006314:	4a24      	ldr	r2, [pc, #144]	@ (80063a8 <__register_exitproc+0xa8>)
 8006316:	6814      	ldr	r4, [r2, #0]
 8006318:	b93c      	cbnz	r4, 800632a <__register_exitproc+0x2a>
 800631a:	4b24      	ldr	r3, [pc, #144]	@ (80063ac <__register_exitproc+0xac>)
 800631c:	6013      	str	r3, [r2, #0]
 800631e:	4a24      	ldr	r2, [pc, #144]	@ (80063b0 <__register_exitproc+0xb0>)
 8006320:	b112      	cbz	r2, 8006328 <__register_exitproc+0x28>
 8006322:	6812      	ldr	r2, [r2, #0]
 8006324:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8006328:	4c20      	ldr	r4, [pc, #128]	@ (80063ac <__register_exitproc+0xac>)
 800632a:	6863      	ldr	r3, [r4, #4]
 800632c:	2b1f      	cmp	r3, #31
 800632e:	dd06      	ble.n	800633e <__register_exitproc+0x3e>
 8006330:	6828      	ldr	r0, [r5, #0]
 8006332:	f7ff ffe4 	bl	80062fe <__retarget_lock_release_recursive>
 8006336:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800633a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800633e:	b32f      	cbz	r7, 800638c <__register_exitproc+0x8c>
 8006340:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8006344:	b968      	cbnz	r0, 8006362 <__register_exitproc+0x62>
 8006346:	4b1b      	ldr	r3, [pc, #108]	@ (80063b4 <__register_exitproc+0xb4>)
 8006348:	2b00      	cmp	r3, #0
 800634a:	d0f1      	beq.n	8006330 <__register_exitproc+0x30>
 800634c:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8006350:	f7ff fe4c 	bl	8005fec <malloc>
 8006354:	2800      	cmp	r0, #0
 8006356:	d0eb      	beq.n	8006330 <__register_exitproc+0x30>
 8006358:	2300      	movs	r3, #0
 800635a:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 800635e:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 8006362:	6863      	ldr	r3, [r4, #4]
 8006364:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 8006368:	2201      	movs	r2, #1
 800636a:	409a      	lsls	r2, r3
 800636c:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8006370:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8006374:	4313      	orrs	r3, r2
 8006376:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 800637a:	2f02      	cmp	r7, #2
 800637c:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 8006380:	bf02      	ittt	eq
 8006382:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 8006386:	4313      	orreq	r3, r2
 8006388:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 800638c:	6863      	ldr	r3, [r4, #4]
 800638e:	6828      	ldr	r0, [r5, #0]
 8006390:	1c5a      	adds	r2, r3, #1
 8006392:	3302      	adds	r3, #2
 8006394:	6062      	str	r2, [r4, #4]
 8006396:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 800639a:	f7ff ffb0 	bl	80062fe <__retarget_lock_release_recursive>
 800639e:	2000      	movs	r0, #0
 80063a0:	e7cb      	b.n	800633a <__register_exitproc+0x3a>
 80063a2:	bf00      	nop
 80063a4:	2000005c 	.word	0x2000005c
 80063a8:	20000364 	.word	0x20000364
 80063ac:	200002d8 	.word	0x200002d8
 80063b0:	00000000 	.word	0x00000000
 80063b4:	08005fed 	.word	0x08005fed

080063b8 <_free_r>:
 80063b8:	b538      	push	{r3, r4, r5, lr}
 80063ba:	4605      	mov	r5, r0
 80063bc:	2900      	cmp	r1, #0
 80063be:	d041      	beq.n	8006444 <_free_r+0x8c>
 80063c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063c4:	1f0c      	subs	r4, r1, #4
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	bfb8      	it	lt
 80063ca:	18e4      	addlt	r4, r4, r3
 80063cc:	f7ff fec0 	bl	8006150 <__malloc_lock>
 80063d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006448 <_free_r+0x90>)
 80063d2:	6813      	ldr	r3, [r2, #0]
 80063d4:	b933      	cbnz	r3, 80063e4 <_free_r+0x2c>
 80063d6:	6063      	str	r3, [r4, #4]
 80063d8:	6014      	str	r4, [r2, #0]
 80063da:	4628      	mov	r0, r5
 80063dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063e0:	f7ff bebc 	b.w	800615c <__malloc_unlock>
 80063e4:	42a3      	cmp	r3, r4
 80063e6:	d908      	bls.n	80063fa <_free_r+0x42>
 80063e8:	6820      	ldr	r0, [r4, #0]
 80063ea:	1821      	adds	r1, r4, r0
 80063ec:	428b      	cmp	r3, r1
 80063ee:	bf01      	itttt	eq
 80063f0:	6819      	ldreq	r1, [r3, #0]
 80063f2:	685b      	ldreq	r3, [r3, #4]
 80063f4:	1809      	addeq	r1, r1, r0
 80063f6:	6021      	streq	r1, [r4, #0]
 80063f8:	e7ed      	b.n	80063d6 <_free_r+0x1e>
 80063fa:	461a      	mov	r2, r3
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	b10b      	cbz	r3, 8006404 <_free_r+0x4c>
 8006400:	42a3      	cmp	r3, r4
 8006402:	d9fa      	bls.n	80063fa <_free_r+0x42>
 8006404:	6811      	ldr	r1, [r2, #0]
 8006406:	1850      	adds	r0, r2, r1
 8006408:	42a0      	cmp	r0, r4
 800640a:	d10b      	bne.n	8006424 <_free_r+0x6c>
 800640c:	6820      	ldr	r0, [r4, #0]
 800640e:	4401      	add	r1, r0
 8006410:	1850      	adds	r0, r2, r1
 8006412:	4283      	cmp	r3, r0
 8006414:	6011      	str	r1, [r2, #0]
 8006416:	d1e0      	bne.n	80063da <_free_r+0x22>
 8006418:	6818      	ldr	r0, [r3, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	6053      	str	r3, [r2, #4]
 800641e:	4408      	add	r0, r1
 8006420:	6010      	str	r0, [r2, #0]
 8006422:	e7da      	b.n	80063da <_free_r+0x22>
 8006424:	d902      	bls.n	800642c <_free_r+0x74>
 8006426:	230c      	movs	r3, #12
 8006428:	602b      	str	r3, [r5, #0]
 800642a:	e7d6      	b.n	80063da <_free_r+0x22>
 800642c:	6820      	ldr	r0, [r4, #0]
 800642e:	1821      	adds	r1, r4, r0
 8006430:	428b      	cmp	r3, r1
 8006432:	bf04      	itt	eq
 8006434:	6819      	ldreq	r1, [r3, #0]
 8006436:	685b      	ldreq	r3, [r3, #4]
 8006438:	6063      	str	r3, [r4, #4]
 800643a:	bf04      	itt	eq
 800643c:	1809      	addeq	r1, r1, r0
 800643e:	6021      	streq	r1, [r4, #0]
 8006440:	6054      	str	r4, [r2, #4]
 8006442:	e7ca      	b.n	80063da <_free_r+0x22>
 8006444:	bd38      	pop	{r3, r4, r5, pc}
 8006446:	bf00      	nop
 8006448:	20000194 	.word	0x20000194

0800644c <_mallinfo_r>:
 800644c:	b570      	push	{r4, r5, r6, lr}
 800644e:	4c16      	ldr	r4, [pc, #88]	@ (80064a8 <_mallinfo_r+0x5c>)
 8006450:	4605      	mov	r5, r0
 8006452:	4608      	mov	r0, r1
 8006454:	460e      	mov	r6, r1
 8006456:	f7ff fe7b 	bl	8006150 <__malloc_lock>
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	b14b      	cbz	r3, 8006472 <_mallinfo_r+0x26>
 800645e:	2100      	movs	r1, #0
 8006460:	4630      	mov	r0, r6
 8006462:	f7ff ff11 	bl	8006288 <_sbrk_r>
 8006466:	1c42      	adds	r2, r0, #1
 8006468:	bf18      	it	ne
 800646a:	6822      	ldrne	r2, [r4, #0]
 800646c:	4603      	mov	r3, r0
 800646e:	bf18      	it	ne
 8006470:	1a83      	subne	r3, r0, r2
 8006472:	4a0e      	ldr	r2, [pc, #56]	@ (80064ac <_mallinfo_r+0x60>)
 8006474:	6811      	ldr	r1, [r2, #0]
 8006476:	2200      	movs	r2, #0
 8006478:	b991      	cbnz	r1, 80064a0 <_mallinfo_r+0x54>
 800647a:	4c0d      	ldr	r4, [pc, #52]	@ (80064b0 <_mallinfo_r+0x64>)
 800647c:	4630      	mov	r0, r6
 800647e:	6023      	str	r3, [r4, #0]
 8006480:	1a9b      	subs	r3, r3, r2
 8006482:	6222      	str	r2, [r4, #32]
 8006484:	61e3      	str	r3, [r4, #28]
 8006486:	f7ff fe69 	bl	800615c <__malloc_unlock>
 800648a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800648c:	462e      	mov	r6, r5
 800648e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006490:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006492:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006494:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006498:	e886 0003 	stmia.w	r6, {r0, r1}
 800649c:	4628      	mov	r0, r5
 800649e:	bd70      	pop	{r4, r5, r6, pc}
 80064a0:	6808      	ldr	r0, [r1, #0]
 80064a2:	6849      	ldr	r1, [r1, #4]
 80064a4:	4402      	add	r2, r0
 80064a6:	e7e7      	b.n	8006478 <_mallinfo_r+0x2c>
 80064a8:	20000190 	.word	0x20000190
 80064ac:	20000194 	.word	0x20000194
 80064b0:	20000368 	.word	0x20000368

080064b4 <__ssputs_r>:
 80064b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064b8:	688e      	ldr	r6, [r1, #8]
 80064ba:	461f      	mov	r7, r3
 80064bc:	42be      	cmp	r6, r7
 80064be:	680b      	ldr	r3, [r1, #0]
 80064c0:	4682      	mov	sl, r0
 80064c2:	460c      	mov	r4, r1
 80064c4:	4690      	mov	r8, r2
 80064c6:	d82d      	bhi.n	8006524 <__ssputs_r+0x70>
 80064c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80064d0:	d026      	beq.n	8006520 <__ssputs_r+0x6c>
 80064d2:	6965      	ldr	r5, [r4, #20]
 80064d4:	6909      	ldr	r1, [r1, #16]
 80064d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064da:	eba3 0901 	sub.w	r9, r3, r1
 80064de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80064e2:	1c7b      	adds	r3, r7, #1
 80064e4:	444b      	add	r3, r9
 80064e6:	106d      	asrs	r5, r5, #1
 80064e8:	429d      	cmp	r5, r3
 80064ea:	bf38      	it	cc
 80064ec:	461d      	movcc	r5, r3
 80064ee:	0553      	lsls	r3, r2, #21
 80064f0:	d527      	bpl.n	8006542 <__ssputs_r+0x8e>
 80064f2:	4629      	mov	r1, r5
 80064f4:	f7ff fdac 	bl	8006050 <_malloc_r>
 80064f8:	4606      	mov	r6, r0
 80064fa:	b360      	cbz	r0, 8006556 <__ssputs_r+0xa2>
 80064fc:	6921      	ldr	r1, [r4, #16]
 80064fe:	464a      	mov	r2, r9
 8006500:	f000 fad8 	bl	8006ab4 <memcpy>
 8006504:	89a3      	ldrh	r3, [r4, #12]
 8006506:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800650a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800650e:	81a3      	strh	r3, [r4, #12]
 8006510:	6126      	str	r6, [r4, #16]
 8006512:	6165      	str	r5, [r4, #20]
 8006514:	444e      	add	r6, r9
 8006516:	eba5 0509 	sub.w	r5, r5, r9
 800651a:	6026      	str	r6, [r4, #0]
 800651c:	60a5      	str	r5, [r4, #8]
 800651e:	463e      	mov	r6, r7
 8006520:	42be      	cmp	r6, r7
 8006522:	d900      	bls.n	8006526 <__ssputs_r+0x72>
 8006524:	463e      	mov	r6, r7
 8006526:	6820      	ldr	r0, [r4, #0]
 8006528:	4632      	mov	r2, r6
 800652a:	4641      	mov	r1, r8
 800652c:	f000 faa8 	bl	8006a80 <memmove>
 8006530:	68a3      	ldr	r3, [r4, #8]
 8006532:	1b9b      	subs	r3, r3, r6
 8006534:	60a3      	str	r3, [r4, #8]
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	4433      	add	r3, r6
 800653a:	6023      	str	r3, [r4, #0]
 800653c:	2000      	movs	r0, #0
 800653e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006542:	462a      	mov	r2, r5
 8006544:	f000 fac4 	bl	8006ad0 <_realloc_r>
 8006548:	4606      	mov	r6, r0
 800654a:	2800      	cmp	r0, #0
 800654c:	d1e0      	bne.n	8006510 <__ssputs_r+0x5c>
 800654e:	6921      	ldr	r1, [r4, #16]
 8006550:	4650      	mov	r0, sl
 8006552:	f7ff ff31 	bl	80063b8 <_free_r>
 8006556:	230c      	movs	r3, #12
 8006558:	f8ca 3000 	str.w	r3, [sl]
 800655c:	89a3      	ldrh	r3, [r4, #12]
 800655e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006562:	81a3      	strh	r3, [r4, #12]
 8006564:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006568:	e7e9      	b.n	800653e <__ssputs_r+0x8a>
	...

0800656c <_svfiprintf_r>:
 800656c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006570:	4698      	mov	r8, r3
 8006572:	898b      	ldrh	r3, [r1, #12]
 8006574:	061b      	lsls	r3, r3, #24
 8006576:	b09d      	sub	sp, #116	@ 0x74
 8006578:	4607      	mov	r7, r0
 800657a:	460d      	mov	r5, r1
 800657c:	4614      	mov	r4, r2
 800657e:	d510      	bpl.n	80065a2 <_svfiprintf_r+0x36>
 8006580:	690b      	ldr	r3, [r1, #16]
 8006582:	b973      	cbnz	r3, 80065a2 <_svfiprintf_r+0x36>
 8006584:	2140      	movs	r1, #64	@ 0x40
 8006586:	f7ff fd63 	bl	8006050 <_malloc_r>
 800658a:	6028      	str	r0, [r5, #0]
 800658c:	6128      	str	r0, [r5, #16]
 800658e:	b930      	cbnz	r0, 800659e <_svfiprintf_r+0x32>
 8006590:	230c      	movs	r3, #12
 8006592:	603b      	str	r3, [r7, #0]
 8006594:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006598:	b01d      	add	sp, #116	@ 0x74
 800659a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800659e:	2340      	movs	r3, #64	@ 0x40
 80065a0:	616b      	str	r3, [r5, #20]
 80065a2:	2300      	movs	r3, #0
 80065a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80065a6:	2320      	movs	r3, #32
 80065a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80065ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80065b0:	2330      	movs	r3, #48	@ 0x30
 80065b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006750 <_svfiprintf_r+0x1e4>
 80065b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80065ba:	f04f 0901 	mov.w	r9, #1
 80065be:	4623      	mov	r3, r4
 80065c0:	469a      	mov	sl, r3
 80065c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065c6:	b10a      	cbz	r2, 80065cc <_svfiprintf_r+0x60>
 80065c8:	2a25      	cmp	r2, #37	@ 0x25
 80065ca:	d1f9      	bne.n	80065c0 <_svfiprintf_r+0x54>
 80065cc:	ebba 0b04 	subs.w	fp, sl, r4
 80065d0:	d00b      	beq.n	80065ea <_svfiprintf_r+0x7e>
 80065d2:	465b      	mov	r3, fp
 80065d4:	4622      	mov	r2, r4
 80065d6:	4629      	mov	r1, r5
 80065d8:	4638      	mov	r0, r7
 80065da:	f7ff ff6b 	bl	80064b4 <__ssputs_r>
 80065de:	3001      	adds	r0, #1
 80065e0:	f000 80a7 	beq.w	8006732 <_svfiprintf_r+0x1c6>
 80065e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065e6:	445a      	add	r2, fp
 80065e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80065ea:	f89a 3000 	ldrb.w	r3, [sl]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	f000 809f 	beq.w	8006732 <_svfiprintf_r+0x1c6>
 80065f4:	2300      	movs	r3, #0
 80065f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80065fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065fe:	f10a 0a01 	add.w	sl, sl, #1
 8006602:	9304      	str	r3, [sp, #16]
 8006604:	9307      	str	r3, [sp, #28]
 8006606:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800660a:	931a      	str	r3, [sp, #104]	@ 0x68
 800660c:	4654      	mov	r4, sl
 800660e:	2205      	movs	r2, #5
 8006610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006614:	484e      	ldr	r0, [pc, #312]	@ (8006750 <_svfiprintf_r+0x1e4>)
 8006616:	f7f9 fde3 	bl	80001e0 <memchr>
 800661a:	9a04      	ldr	r2, [sp, #16]
 800661c:	b9d8      	cbnz	r0, 8006656 <_svfiprintf_r+0xea>
 800661e:	06d0      	lsls	r0, r2, #27
 8006620:	bf44      	itt	mi
 8006622:	2320      	movmi	r3, #32
 8006624:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006628:	0711      	lsls	r1, r2, #28
 800662a:	bf44      	itt	mi
 800662c:	232b      	movmi	r3, #43	@ 0x2b
 800662e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006632:	f89a 3000 	ldrb.w	r3, [sl]
 8006636:	2b2a      	cmp	r3, #42	@ 0x2a
 8006638:	d015      	beq.n	8006666 <_svfiprintf_r+0xfa>
 800663a:	9a07      	ldr	r2, [sp, #28]
 800663c:	4654      	mov	r4, sl
 800663e:	2000      	movs	r0, #0
 8006640:	f04f 0c0a 	mov.w	ip, #10
 8006644:	4621      	mov	r1, r4
 8006646:	f811 3b01 	ldrb.w	r3, [r1], #1
 800664a:	3b30      	subs	r3, #48	@ 0x30
 800664c:	2b09      	cmp	r3, #9
 800664e:	d94b      	bls.n	80066e8 <_svfiprintf_r+0x17c>
 8006650:	b1b0      	cbz	r0, 8006680 <_svfiprintf_r+0x114>
 8006652:	9207      	str	r2, [sp, #28]
 8006654:	e014      	b.n	8006680 <_svfiprintf_r+0x114>
 8006656:	eba0 0308 	sub.w	r3, r0, r8
 800665a:	fa09 f303 	lsl.w	r3, r9, r3
 800665e:	4313      	orrs	r3, r2
 8006660:	9304      	str	r3, [sp, #16]
 8006662:	46a2      	mov	sl, r4
 8006664:	e7d2      	b.n	800660c <_svfiprintf_r+0xa0>
 8006666:	9b03      	ldr	r3, [sp, #12]
 8006668:	1d19      	adds	r1, r3, #4
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	9103      	str	r1, [sp, #12]
 800666e:	2b00      	cmp	r3, #0
 8006670:	bfbb      	ittet	lt
 8006672:	425b      	neglt	r3, r3
 8006674:	f042 0202 	orrlt.w	r2, r2, #2
 8006678:	9307      	strge	r3, [sp, #28]
 800667a:	9307      	strlt	r3, [sp, #28]
 800667c:	bfb8      	it	lt
 800667e:	9204      	strlt	r2, [sp, #16]
 8006680:	7823      	ldrb	r3, [r4, #0]
 8006682:	2b2e      	cmp	r3, #46	@ 0x2e
 8006684:	d10a      	bne.n	800669c <_svfiprintf_r+0x130>
 8006686:	7863      	ldrb	r3, [r4, #1]
 8006688:	2b2a      	cmp	r3, #42	@ 0x2a
 800668a:	d132      	bne.n	80066f2 <_svfiprintf_r+0x186>
 800668c:	9b03      	ldr	r3, [sp, #12]
 800668e:	1d1a      	adds	r2, r3, #4
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	9203      	str	r2, [sp, #12]
 8006694:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006698:	3402      	adds	r4, #2
 800669a:	9305      	str	r3, [sp, #20]
 800669c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006760 <_svfiprintf_r+0x1f4>
 80066a0:	7821      	ldrb	r1, [r4, #0]
 80066a2:	2203      	movs	r2, #3
 80066a4:	4650      	mov	r0, sl
 80066a6:	f7f9 fd9b 	bl	80001e0 <memchr>
 80066aa:	b138      	cbz	r0, 80066bc <_svfiprintf_r+0x150>
 80066ac:	9b04      	ldr	r3, [sp, #16]
 80066ae:	eba0 000a 	sub.w	r0, r0, sl
 80066b2:	2240      	movs	r2, #64	@ 0x40
 80066b4:	4082      	lsls	r2, r0
 80066b6:	4313      	orrs	r3, r2
 80066b8:	3401      	adds	r4, #1
 80066ba:	9304      	str	r3, [sp, #16]
 80066bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066c0:	4824      	ldr	r0, [pc, #144]	@ (8006754 <_svfiprintf_r+0x1e8>)
 80066c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066c6:	2206      	movs	r2, #6
 80066c8:	f7f9 fd8a 	bl	80001e0 <memchr>
 80066cc:	2800      	cmp	r0, #0
 80066ce:	d036      	beq.n	800673e <_svfiprintf_r+0x1d2>
 80066d0:	4b21      	ldr	r3, [pc, #132]	@ (8006758 <_svfiprintf_r+0x1ec>)
 80066d2:	bb1b      	cbnz	r3, 800671c <_svfiprintf_r+0x1b0>
 80066d4:	9b03      	ldr	r3, [sp, #12]
 80066d6:	3307      	adds	r3, #7
 80066d8:	f023 0307 	bic.w	r3, r3, #7
 80066dc:	3308      	adds	r3, #8
 80066de:	9303      	str	r3, [sp, #12]
 80066e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066e2:	4433      	add	r3, r6
 80066e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80066e6:	e76a      	b.n	80065be <_svfiprintf_r+0x52>
 80066e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80066ec:	460c      	mov	r4, r1
 80066ee:	2001      	movs	r0, #1
 80066f0:	e7a8      	b.n	8006644 <_svfiprintf_r+0xd8>
 80066f2:	2300      	movs	r3, #0
 80066f4:	3401      	adds	r4, #1
 80066f6:	9305      	str	r3, [sp, #20]
 80066f8:	4619      	mov	r1, r3
 80066fa:	f04f 0c0a 	mov.w	ip, #10
 80066fe:	4620      	mov	r0, r4
 8006700:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006704:	3a30      	subs	r2, #48	@ 0x30
 8006706:	2a09      	cmp	r2, #9
 8006708:	d903      	bls.n	8006712 <_svfiprintf_r+0x1a6>
 800670a:	2b00      	cmp	r3, #0
 800670c:	d0c6      	beq.n	800669c <_svfiprintf_r+0x130>
 800670e:	9105      	str	r1, [sp, #20]
 8006710:	e7c4      	b.n	800669c <_svfiprintf_r+0x130>
 8006712:	fb0c 2101 	mla	r1, ip, r1, r2
 8006716:	4604      	mov	r4, r0
 8006718:	2301      	movs	r3, #1
 800671a:	e7f0      	b.n	80066fe <_svfiprintf_r+0x192>
 800671c:	ab03      	add	r3, sp, #12
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	462a      	mov	r2, r5
 8006722:	4b0e      	ldr	r3, [pc, #56]	@ (800675c <_svfiprintf_r+0x1f0>)
 8006724:	a904      	add	r1, sp, #16
 8006726:	4638      	mov	r0, r7
 8006728:	f3af 8000 	nop.w
 800672c:	1c42      	adds	r2, r0, #1
 800672e:	4606      	mov	r6, r0
 8006730:	d1d6      	bne.n	80066e0 <_svfiprintf_r+0x174>
 8006732:	89ab      	ldrh	r3, [r5, #12]
 8006734:	065b      	lsls	r3, r3, #25
 8006736:	f53f af2d 	bmi.w	8006594 <_svfiprintf_r+0x28>
 800673a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800673c:	e72c      	b.n	8006598 <_svfiprintf_r+0x2c>
 800673e:	ab03      	add	r3, sp, #12
 8006740:	9300      	str	r3, [sp, #0]
 8006742:	462a      	mov	r2, r5
 8006744:	4b05      	ldr	r3, [pc, #20]	@ (800675c <_svfiprintf_r+0x1f0>)
 8006746:	a904      	add	r1, sp, #16
 8006748:	4638      	mov	r0, r7
 800674a:	f000 f879 	bl	8006840 <_printf_i>
 800674e:	e7ed      	b.n	800672c <_svfiprintf_r+0x1c0>
 8006750:	080071e8 	.word	0x080071e8
 8006754:	080071f2 	.word	0x080071f2
 8006758:	00000000 	.word	0x00000000
 800675c:	080064b5 	.word	0x080064b5
 8006760:	080071ee 	.word	0x080071ee

08006764 <_printf_common>:
 8006764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006768:	4616      	mov	r6, r2
 800676a:	4698      	mov	r8, r3
 800676c:	688a      	ldr	r2, [r1, #8]
 800676e:	690b      	ldr	r3, [r1, #16]
 8006770:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006774:	4293      	cmp	r3, r2
 8006776:	bfb8      	it	lt
 8006778:	4613      	movlt	r3, r2
 800677a:	6033      	str	r3, [r6, #0]
 800677c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006780:	4607      	mov	r7, r0
 8006782:	460c      	mov	r4, r1
 8006784:	b10a      	cbz	r2, 800678a <_printf_common+0x26>
 8006786:	3301      	adds	r3, #1
 8006788:	6033      	str	r3, [r6, #0]
 800678a:	6823      	ldr	r3, [r4, #0]
 800678c:	0699      	lsls	r1, r3, #26
 800678e:	bf42      	ittt	mi
 8006790:	6833      	ldrmi	r3, [r6, #0]
 8006792:	3302      	addmi	r3, #2
 8006794:	6033      	strmi	r3, [r6, #0]
 8006796:	6825      	ldr	r5, [r4, #0]
 8006798:	f015 0506 	ands.w	r5, r5, #6
 800679c:	d106      	bne.n	80067ac <_printf_common+0x48>
 800679e:	f104 0a19 	add.w	sl, r4, #25
 80067a2:	68e3      	ldr	r3, [r4, #12]
 80067a4:	6832      	ldr	r2, [r6, #0]
 80067a6:	1a9b      	subs	r3, r3, r2
 80067a8:	42ab      	cmp	r3, r5
 80067aa:	dc26      	bgt.n	80067fa <_printf_common+0x96>
 80067ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067b0:	6822      	ldr	r2, [r4, #0]
 80067b2:	3b00      	subs	r3, #0
 80067b4:	bf18      	it	ne
 80067b6:	2301      	movne	r3, #1
 80067b8:	0692      	lsls	r2, r2, #26
 80067ba:	d42b      	bmi.n	8006814 <_printf_common+0xb0>
 80067bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067c0:	4641      	mov	r1, r8
 80067c2:	4638      	mov	r0, r7
 80067c4:	47c8      	blx	r9
 80067c6:	3001      	adds	r0, #1
 80067c8:	d01e      	beq.n	8006808 <_printf_common+0xa4>
 80067ca:	6823      	ldr	r3, [r4, #0]
 80067cc:	6922      	ldr	r2, [r4, #16]
 80067ce:	f003 0306 	and.w	r3, r3, #6
 80067d2:	2b04      	cmp	r3, #4
 80067d4:	bf02      	ittt	eq
 80067d6:	68e5      	ldreq	r5, [r4, #12]
 80067d8:	6833      	ldreq	r3, [r6, #0]
 80067da:	1aed      	subeq	r5, r5, r3
 80067dc:	68a3      	ldr	r3, [r4, #8]
 80067de:	bf0c      	ite	eq
 80067e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067e4:	2500      	movne	r5, #0
 80067e6:	4293      	cmp	r3, r2
 80067e8:	bfc4      	itt	gt
 80067ea:	1a9b      	subgt	r3, r3, r2
 80067ec:	18ed      	addgt	r5, r5, r3
 80067ee:	2600      	movs	r6, #0
 80067f0:	341a      	adds	r4, #26
 80067f2:	42b5      	cmp	r5, r6
 80067f4:	d11a      	bne.n	800682c <_printf_common+0xc8>
 80067f6:	2000      	movs	r0, #0
 80067f8:	e008      	b.n	800680c <_printf_common+0xa8>
 80067fa:	2301      	movs	r3, #1
 80067fc:	4652      	mov	r2, sl
 80067fe:	4641      	mov	r1, r8
 8006800:	4638      	mov	r0, r7
 8006802:	47c8      	blx	r9
 8006804:	3001      	adds	r0, #1
 8006806:	d103      	bne.n	8006810 <_printf_common+0xac>
 8006808:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800680c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006810:	3501      	adds	r5, #1
 8006812:	e7c6      	b.n	80067a2 <_printf_common+0x3e>
 8006814:	18e1      	adds	r1, r4, r3
 8006816:	1c5a      	adds	r2, r3, #1
 8006818:	2030      	movs	r0, #48	@ 0x30
 800681a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800681e:	4422      	add	r2, r4
 8006820:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006824:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006828:	3302      	adds	r3, #2
 800682a:	e7c7      	b.n	80067bc <_printf_common+0x58>
 800682c:	2301      	movs	r3, #1
 800682e:	4622      	mov	r2, r4
 8006830:	4641      	mov	r1, r8
 8006832:	4638      	mov	r0, r7
 8006834:	47c8      	blx	r9
 8006836:	3001      	adds	r0, #1
 8006838:	d0e6      	beq.n	8006808 <_printf_common+0xa4>
 800683a:	3601      	adds	r6, #1
 800683c:	e7d9      	b.n	80067f2 <_printf_common+0x8e>
	...

08006840 <_printf_i>:
 8006840:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006844:	7e0f      	ldrb	r7, [r1, #24]
 8006846:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006848:	2f78      	cmp	r7, #120	@ 0x78
 800684a:	4691      	mov	r9, r2
 800684c:	4680      	mov	r8, r0
 800684e:	460c      	mov	r4, r1
 8006850:	469a      	mov	sl, r3
 8006852:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006856:	d807      	bhi.n	8006868 <_printf_i+0x28>
 8006858:	2f62      	cmp	r7, #98	@ 0x62
 800685a:	d80a      	bhi.n	8006872 <_printf_i+0x32>
 800685c:	2f00      	cmp	r7, #0
 800685e:	f000 80d2 	beq.w	8006a06 <_printf_i+0x1c6>
 8006862:	2f58      	cmp	r7, #88	@ 0x58
 8006864:	f000 80b9 	beq.w	80069da <_printf_i+0x19a>
 8006868:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800686c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006870:	e03a      	b.n	80068e8 <_printf_i+0xa8>
 8006872:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006876:	2b15      	cmp	r3, #21
 8006878:	d8f6      	bhi.n	8006868 <_printf_i+0x28>
 800687a:	a101      	add	r1, pc, #4	@ (adr r1, 8006880 <_printf_i+0x40>)
 800687c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006880:	080068d9 	.word	0x080068d9
 8006884:	080068ed 	.word	0x080068ed
 8006888:	08006869 	.word	0x08006869
 800688c:	08006869 	.word	0x08006869
 8006890:	08006869 	.word	0x08006869
 8006894:	08006869 	.word	0x08006869
 8006898:	080068ed 	.word	0x080068ed
 800689c:	08006869 	.word	0x08006869
 80068a0:	08006869 	.word	0x08006869
 80068a4:	08006869 	.word	0x08006869
 80068a8:	08006869 	.word	0x08006869
 80068ac:	080069ed 	.word	0x080069ed
 80068b0:	08006917 	.word	0x08006917
 80068b4:	080069a7 	.word	0x080069a7
 80068b8:	08006869 	.word	0x08006869
 80068bc:	08006869 	.word	0x08006869
 80068c0:	08006a0f 	.word	0x08006a0f
 80068c4:	08006869 	.word	0x08006869
 80068c8:	08006917 	.word	0x08006917
 80068cc:	08006869 	.word	0x08006869
 80068d0:	08006869 	.word	0x08006869
 80068d4:	080069af 	.word	0x080069af
 80068d8:	6833      	ldr	r3, [r6, #0]
 80068da:	1d1a      	adds	r2, r3, #4
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	6032      	str	r2, [r6, #0]
 80068e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068e8:	2301      	movs	r3, #1
 80068ea:	e09d      	b.n	8006a28 <_printf_i+0x1e8>
 80068ec:	6833      	ldr	r3, [r6, #0]
 80068ee:	6820      	ldr	r0, [r4, #0]
 80068f0:	1d19      	adds	r1, r3, #4
 80068f2:	6031      	str	r1, [r6, #0]
 80068f4:	0606      	lsls	r6, r0, #24
 80068f6:	d501      	bpl.n	80068fc <_printf_i+0xbc>
 80068f8:	681d      	ldr	r5, [r3, #0]
 80068fa:	e003      	b.n	8006904 <_printf_i+0xc4>
 80068fc:	0645      	lsls	r5, r0, #25
 80068fe:	d5fb      	bpl.n	80068f8 <_printf_i+0xb8>
 8006900:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006904:	2d00      	cmp	r5, #0
 8006906:	da03      	bge.n	8006910 <_printf_i+0xd0>
 8006908:	232d      	movs	r3, #45	@ 0x2d
 800690a:	426d      	negs	r5, r5
 800690c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006910:	4859      	ldr	r0, [pc, #356]	@ (8006a78 <_printf_i+0x238>)
 8006912:	230a      	movs	r3, #10
 8006914:	e011      	b.n	800693a <_printf_i+0xfa>
 8006916:	6821      	ldr	r1, [r4, #0]
 8006918:	6833      	ldr	r3, [r6, #0]
 800691a:	0608      	lsls	r0, r1, #24
 800691c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006920:	d402      	bmi.n	8006928 <_printf_i+0xe8>
 8006922:	0649      	lsls	r1, r1, #25
 8006924:	bf48      	it	mi
 8006926:	b2ad      	uxthmi	r5, r5
 8006928:	2f6f      	cmp	r7, #111	@ 0x6f
 800692a:	4853      	ldr	r0, [pc, #332]	@ (8006a78 <_printf_i+0x238>)
 800692c:	6033      	str	r3, [r6, #0]
 800692e:	bf14      	ite	ne
 8006930:	230a      	movne	r3, #10
 8006932:	2308      	moveq	r3, #8
 8006934:	2100      	movs	r1, #0
 8006936:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800693a:	6866      	ldr	r6, [r4, #4]
 800693c:	60a6      	str	r6, [r4, #8]
 800693e:	2e00      	cmp	r6, #0
 8006940:	bfa2      	ittt	ge
 8006942:	6821      	ldrge	r1, [r4, #0]
 8006944:	f021 0104 	bicge.w	r1, r1, #4
 8006948:	6021      	strge	r1, [r4, #0]
 800694a:	b90d      	cbnz	r5, 8006950 <_printf_i+0x110>
 800694c:	2e00      	cmp	r6, #0
 800694e:	d04b      	beq.n	80069e8 <_printf_i+0x1a8>
 8006950:	4616      	mov	r6, r2
 8006952:	fbb5 f1f3 	udiv	r1, r5, r3
 8006956:	fb03 5711 	mls	r7, r3, r1, r5
 800695a:	5dc7      	ldrb	r7, [r0, r7]
 800695c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006960:	462f      	mov	r7, r5
 8006962:	42bb      	cmp	r3, r7
 8006964:	460d      	mov	r5, r1
 8006966:	d9f4      	bls.n	8006952 <_printf_i+0x112>
 8006968:	2b08      	cmp	r3, #8
 800696a:	d10b      	bne.n	8006984 <_printf_i+0x144>
 800696c:	6823      	ldr	r3, [r4, #0]
 800696e:	07df      	lsls	r7, r3, #31
 8006970:	d508      	bpl.n	8006984 <_printf_i+0x144>
 8006972:	6923      	ldr	r3, [r4, #16]
 8006974:	6861      	ldr	r1, [r4, #4]
 8006976:	4299      	cmp	r1, r3
 8006978:	bfde      	ittt	le
 800697a:	2330      	movle	r3, #48	@ 0x30
 800697c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006980:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006984:	1b92      	subs	r2, r2, r6
 8006986:	6122      	str	r2, [r4, #16]
 8006988:	f8cd a000 	str.w	sl, [sp]
 800698c:	464b      	mov	r3, r9
 800698e:	aa03      	add	r2, sp, #12
 8006990:	4621      	mov	r1, r4
 8006992:	4640      	mov	r0, r8
 8006994:	f7ff fee6 	bl	8006764 <_printf_common>
 8006998:	3001      	adds	r0, #1
 800699a:	d14a      	bne.n	8006a32 <_printf_i+0x1f2>
 800699c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069a0:	b004      	add	sp, #16
 80069a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	f043 0320 	orr.w	r3, r3, #32
 80069ac:	6023      	str	r3, [r4, #0]
 80069ae:	4833      	ldr	r0, [pc, #204]	@ (8006a7c <_printf_i+0x23c>)
 80069b0:	2778      	movs	r7, #120	@ 0x78
 80069b2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069b6:	6823      	ldr	r3, [r4, #0]
 80069b8:	6831      	ldr	r1, [r6, #0]
 80069ba:	061f      	lsls	r7, r3, #24
 80069bc:	f851 5b04 	ldr.w	r5, [r1], #4
 80069c0:	d402      	bmi.n	80069c8 <_printf_i+0x188>
 80069c2:	065f      	lsls	r7, r3, #25
 80069c4:	bf48      	it	mi
 80069c6:	b2ad      	uxthmi	r5, r5
 80069c8:	6031      	str	r1, [r6, #0]
 80069ca:	07d9      	lsls	r1, r3, #31
 80069cc:	bf44      	itt	mi
 80069ce:	f043 0320 	orrmi.w	r3, r3, #32
 80069d2:	6023      	strmi	r3, [r4, #0]
 80069d4:	b11d      	cbz	r5, 80069de <_printf_i+0x19e>
 80069d6:	2310      	movs	r3, #16
 80069d8:	e7ac      	b.n	8006934 <_printf_i+0xf4>
 80069da:	4827      	ldr	r0, [pc, #156]	@ (8006a78 <_printf_i+0x238>)
 80069dc:	e7e9      	b.n	80069b2 <_printf_i+0x172>
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	f023 0320 	bic.w	r3, r3, #32
 80069e4:	6023      	str	r3, [r4, #0]
 80069e6:	e7f6      	b.n	80069d6 <_printf_i+0x196>
 80069e8:	4616      	mov	r6, r2
 80069ea:	e7bd      	b.n	8006968 <_printf_i+0x128>
 80069ec:	6833      	ldr	r3, [r6, #0]
 80069ee:	6825      	ldr	r5, [r4, #0]
 80069f0:	6961      	ldr	r1, [r4, #20]
 80069f2:	1d18      	adds	r0, r3, #4
 80069f4:	6030      	str	r0, [r6, #0]
 80069f6:	062e      	lsls	r6, r5, #24
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	d501      	bpl.n	8006a00 <_printf_i+0x1c0>
 80069fc:	6019      	str	r1, [r3, #0]
 80069fe:	e002      	b.n	8006a06 <_printf_i+0x1c6>
 8006a00:	0668      	lsls	r0, r5, #25
 8006a02:	d5fb      	bpl.n	80069fc <_printf_i+0x1bc>
 8006a04:	8019      	strh	r1, [r3, #0]
 8006a06:	2300      	movs	r3, #0
 8006a08:	6123      	str	r3, [r4, #16]
 8006a0a:	4616      	mov	r6, r2
 8006a0c:	e7bc      	b.n	8006988 <_printf_i+0x148>
 8006a0e:	6833      	ldr	r3, [r6, #0]
 8006a10:	1d1a      	adds	r2, r3, #4
 8006a12:	6032      	str	r2, [r6, #0]
 8006a14:	681e      	ldr	r6, [r3, #0]
 8006a16:	6862      	ldr	r2, [r4, #4]
 8006a18:	2100      	movs	r1, #0
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	f7f9 fbe0 	bl	80001e0 <memchr>
 8006a20:	b108      	cbz	r0, 8006a26 <_printf_i+0x1e6>
 8006a22:	1b80      	subs	r0, r0, r6
 8006a24:	6060      	str	r0, [r4, #4]
 8006a26:	6863      	ldr	r3, [r4, #4]
 8006a28:	6123      	str	r3, [r4, #16]
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a30:	e7aa      	b.n	8006988 <_printf_i+0x148>
 8006a32:	6923      	ldr	r3, [r4, #16]
 8006a34:	4632      	mov	r2, r6
 8006a36:	4649      	mov	r1, r9
 8006a38:	4640      	mov	r0, r8
 8006a3a:	47d0      	blx	sl
 8006a3c:	3001      	adds	r0, #1
 8006a3e:	d0ad      	beq.n	800699c <_printf_i+0x15c>
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	079b      	lsls	r3, r3, #30
 8006a44:	d413      	bmi.n	8006a6e <_printf_i+0x22e>
 8006a46:	68e0      	ldr	r0, [r4, #12]
 8006a48:	9b03      	ldr	r3, [sp, #12]
 8006a4a:	4298      	cmp	r0, r3
 8006a4c:	bfb8      	it	lt
 8006a4e:	4618      	movlt	r0, r3
 8006a50:	e7a6      	b.n	80069a0 <_printf_i+0x160>
 8006a52:	2301      	movs	r3, #1
 8006a54:	4632      	mov	r2, r6
 8006a56:	4649      	mov	r1, r9
 8006a58:	4640      	mov	r0, r8
 8006a5a:	47d0      	blx	sl
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	d09d      	beq.n	800699c <_printf_i+0x15c>
 8006a60:	3501      	adds	r5, #1
 8006a62:	68e3      	ldr	r3, [r4, #12]
 8006a64:	9903      	ldr	r1, [sp, #12]
 8006a66:	1a5b      	subs	r3, r3, r1
 8006a68:	42ab      	cmp	r3, r5
 8006a6a:	dcf2      	bgt.n	8006a52 <_printf_i+0x212>
 8006a6c:	e7eb      	b.n	8006a46 <_printf_i+0x206>
 8006a6e:	2500      	movs	r5, #0
 8006a70:	f104 0619 	add.w	r6, r4, #25
 8006a74:	e7f5      	b.n	8006a62 <_printf_i+0x222>
 8006a76:	bf00      	nop
 8006a78:	080071f9 	.word	0x080071f9
 8006a7c:	0800720a 	.word	0x0800720a

08006a80 <memmove>:
 8006a80:	4288      	cmp	r0, r1
 8006a82:	b510      	push	{r4, lr}
 8006a84:	eb01 0402 	add.w	r4, r1, r2
 8006a88:	d902      	bls.n	8006a90 <memmove+0x10>
 8006a8a:	4284      	cmp	r4, r0
 8006a8c:	4623      	mov	r3, r4
 8006a8e:	d807      	bhi.n	8006aa0 <memmove+0x20>
 8006a90:	1e43      	subs	r3, r0, #1
 8006a92:	42a1      	cmp	r1, r4
 8006a94:	d008      	beq.n	8006aa8 <memmove+0x28>
 8006a96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a9e:	e7f8      	b.n	8006a92 <memmove+0x12>
 8006aa0:	4402      	add	r2, r0
 8006aa2:	4601      	mov	r1, r0
 8006aa4:	428a      	cmp	r2, r1
 8006aa6:	d100      	bne.n	8006aaa <memmove+0x2a>
 8006aa8:	bd10      	pop	{r4, pc}
 8006aaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006aae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ab2:	e7f7      	b.n	8006aa4 <memmove+0x24>

08006ab4 <memcpy>:
 8006ab4:	440a      	add	r2, r1
 8006ab6:	4291      	cmp	r1, r2
 8006ab8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006abc:	d100      	bne.n	8006ac0 <memcpy+0xc>
 8006abe:	4770      	bx	lr
 8006ac0:	b510      	push	{r4, lr}
 8006ac2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ac6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006aca:	4291      	cmp	r1, r2
 8006acc:	d1f9      	bne.n	8006ac2 <memcpy+0xe>
 8006ace:	bd10      	pop	{r4, pc}

08006ad0 <_realloc_r>:
 8006ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ad4:	4680      	mov	r8, r0
 8006ad6:	4615      	mov	r5, r2
 8006ad8:	460c      	mov	r4, r1
 8006ada:	b921      	cbnz	r1, 8006ae6 <_realloc_r+0x16>
 8006adc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ae0:	4611      	mov	r1, r2
 8006ae2:	f7ff bab5 	b.w	8006050 <_malloc_r>
 8006ae6:	b92a      	cbnz	r2, 8006af4 <_realloc_r+0x24>
 8006ae8:	f7ff fc66 	bl	80063b8 <_free_r>
 8006aec:	2400      	movs	r4, #0
 8006aee:	4620      	mov	r0, r4
 8006af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006af4:	f000 f81a 	bl	8006b2c <_malloc_usable_size_r>
 8006af8:	4285      	cmp	r5, r0
 8006afa:	4606      	mov	r6, r0
 8006afc:	d802      	bhi.n	8006b04 <_realloc_r+0x34>
 8006afe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006b02:	d8f4      	bhi.n	8006aee <_realloc_r+0x1e>
 8006b04:	4629      	mov	r1, r5
 8006b06:	4640      	mov	r0, r8
 8006b08:	f7ff faa2 	bl	8006050 <_malloc_r>
 8006b0c:	4607      	mov	r7, r0
 8006b0e:	2800      	cmp	r0, #0
 8006b10:	d0ec      	beq.n	8006aec <_realloc_r+0x1c>
 8006b12:	42b5      	cmp	r5, r6
 8006b14:	462a      	mov	r2, r5
 8006b16:	4621      	mov	r1, r4
 8006b18:	bf28      	it	cs
 8006b1a:	4632      	movcs	r2, r6
 8006b1c:	f7ff ffca 	bl	8006ab4 <memcpy>
 8006b20:	4621      	mov	r1, r4
 8006b22:	4640      	mov	r0, r8
 8006b24:	f7ff fc48 	bl	80063b8 <_free_r>
 8006b28:	463c      	mov	r4, r7
 8006b2a:	e7e0      	b.n	8006aee <_realloc_r+0x1e>

08006b2c <_malloc_usable_size_r>:
 8006b2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b30:	1f18      	subs	r0, r3, #4
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	bfbc      	itt	lt
 8006b36:	580b      	ldrlt	r3, [r1, r0]
 8006b38:	18c0      	addlt	r0, r0, r3
 8006b3a:	4770      	bx	lr

08006b3c <_init>:
 8006b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b3e:	bf00      	nop
 8006b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b42:	bc08      	pop	{r3}
 8006b44:	469e      	mov	lr, r3
 8006b46:	4770      	bx	lr

08006b48 <_fini>:
 8006b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b4a:	bf00      	nop
 8006b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b4e:	bc08      	pop	{r3}
 8006b50:	469e      	mov	lr, r3
 8006b52:	4770      	bx	lr
