/*
 * drivers/video/tegra/host/gk20a/hw_fifo_gk20a.h
 *
 * Copyright (c) 2012-2013, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 */

 /*
  * Function naming determines intended use:
  *
  *     <x>_r(void) : Returns the offset for register <x>.
  *
  *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
  *
  *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
  *
  *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
  *         and masked to place it at field <y> of register <x>.  This value
  *         can be |'d with others to produce a full register value for
  *         register <x>.
  *
  *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
  *         value can be ~'d and then &'d to clear the value of field <y> for
  *         register <x>.
  *
  *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
  *         to place it at field <y> of register <x>.  This value can be |'d
  *         with others to produce a full register value for <x>.
  *
  *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
  *         <x> value 'r' after being shifted to place its LSB at bit 0.
  *         This value is suitable for direct comparison with other unshifted
  *         values appropriate for use in field <y> of register <x>.
  *
  *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
  *         field <y> of register <x>.  This value is suitable for direct
  *         comparison with unshifted values appropriate for use in field <y>
  *         of register <x>.
  */

#ifndef __hw_fifo_gk20a_h__
#define __hw_fifo_gk20a_h__
/*This file is autogenerated.  Do not edit. */

static inline u32 fifo_bar1_base_r(void)
{
	return 0x00002254;
}
static inline u32 fifo_bar1_base_ptr_s(void)
{
	return 28;
}
static inline u32 fifo_bar1_base_ptr_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 fifo_bar1_base_ptr_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 fifo_bar1_base_ptr_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 fifo_bar1_base_ptr_null_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_bar1_base_ptr_null_f(void)
{
	return 0x0;
}
static inline u32 fifo_bar1_base_valid_s(void)
{
	return 1;
}
static inline u32 fifo_bar1_base_valid_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 fifo_bar1_base_valid_m(void)
{
	return 0x1 << 28;
}
static inline u32 fifo_bar1_base_valid_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 fifo_bar1_base_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_bar1_base_valid_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_bar1_base_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_bar1_base_valid_true_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_bar1_base_dummy_page_s(void)
{
	return 1;
}
static inline u32 fifo_bar1_base_dummy_page_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo_bar1_base_dummy_page_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo_bar1_base_dummy_page_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo_bar1_base_dummy_page_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_bar1_base_dummy_page_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_bar1_base_dummy_page_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_bar1_base_dummy_page_true_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_bar1_base_ptr_align_shift_v(void)
{
	return 12;
}
static inline u32 fifo_runlist_base_r(void)
{
	return 0x00002270;
}
static inline u32 fifo_runlist_base_ptr_s(void)
{
	return 28;
}
static inline u32 fifo_runlist_base_ptr_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 fifo_runlist_base_ptr_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 fifo_runlist_base_ptr_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 fifo_runlist_base_ptr_null_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_runlist_base_ptr_null_f(void)
{
	return 0x0;
}
static inline u32 fifo_runlist_base_target_s(void)
{
	return 2;
}
static inline u32 fifo_runlist_base_target_f(u32 v)
{
	return (v & 0x3) << 28;
}
static inline u32 fifo_runlist_base_target_m(void)
{
	return 0x3 << 28;
}
static inline u32 fifo_runlist_base_target_v(u32 r)
{
	return (r >> 28) & 0x3;
}
static inline u32 fifo_runlist_base_target_vid_mem_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_runlist_base_target_vid_mem_f(void)
{
	return 0x0;
}
static inline u32 fifo_runlist_base_target_sys_mem_coherent_v(void)
{
	return 0x00000002;
}
static inline u32 fifo_runlist_base_target_sys_mem_coherent_f(void)
{
	return 0x20000000;
}
static inline u32 fifo_runlist_base_target_sys_mem_noncoherent_v(void)
{
	return 0x00000003;
}
static inline u32 fifo_runlist_base_target_sys_mem_noncoherent_f(void)
{
	return 0x30000000;
}
static inline u32 fifo_runlist_base_ptr_align_shift_v(void)
{
	return 12;
}
static inline u32 fifo_runlist_r(void)
{
	return 0x00002274;
}
static inline u32 fifo_runlist_length_s(void)
{
	return 16;
}
static inline u32 fifo_runlist_length_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 fifo_runlist_length_m(void)
{
	return 0xffff << 0;
}
static inline u32 fifo_runlist_length_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 fifo_runlist_length_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_runlist_length_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_runlist_length_max_v(void)
{
	return 0x0000ffff;
}
static inline u32 fifo_runlist_length_max_f(void)
{
	return 0xffff;
}
static inline u32 fifo_runlist_engine_s(void)
{
	return 4;
}
static inline u32 fifo_runlist_engine_f(u32 v)
{
	return (v & 0xf) << 20;
}
static inline u32 fifo_runlist_engine_m(void)
{
	return 0xf << 20;
}
static inline u32 fifo_runlist_engine_v(u32 r)
{
	return (r >> 20) & 0xf;
}
static inline u32 fifo_runlist_id_s(void)
{
	return 4;
}
static inline u32 fifo_runlist_id_f(u32 v)
{
	return (v & 0xf) << 20;
}
static inline u32 fifo_runlist_id_m(void)
{
	return 0xf << 20;
}
static inline u32 fifo_runlist_id_v(u32 r)
{
	return (r >> 20) & 0xf;
}
static inline u32 fifo_eng_runlist_base_r(u32 i)
{
	return 0x00002280+(i)*8;
}
static inline u32 fifo_eng_runlist_base__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_eng_runlist_base_ptr_s(void)
{
	return 28;
}
static inline u32 fifo_eng_runlist_base_ptr_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 fifo_eng_runlist_base_ptr_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 fifo_eng_runlist_base_ptr_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 fifo_eng_runlist_base_ptr_null_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_eng_runlist_base_ptr_null_f(void)
{
	return 0x0;
}
static inline u32 fifo_eng_runlist_base_target_s(void)
{
	return 2;
}
static inline u32 fifo_eng_runlist_base_target_f(u32 v)
{
	return (v & 0x3) << 28;
}
static inline u32 fifo_eng_runlist_base_target_m(void)
{
	return 0x3 << 28;
}
static inline u32 fifo_eng_runlist_base_target_v(u32 r)
{
	return (r >> 28) & 0x3;
}
static inline u32 fifo_eng_runlist_base_target_vid_mem_v(void)
{
	return 0x0;
}
static inline u32 fifo_eng_runlist_base_target_vid_mem_f(void)
{
	return 0x0;
}
static inline u32 fifo_eng_runlist_base_target_sys_mem_coherent_v(void)
{
	return 0x2;
}
static inline u32 fifo_eng_runlist_base_target_sys_mem_coherent_f(void)
{
	return 0x20000000;
}
static inline u32 fifo_eng_runlist_base_target_sys_mem_noncoherent_v(void)
{
	return 0x3;
}
static inline u32 fifo_eng_runlist_base_target_sys_mem_noncoherent_f(void)
{
	return 0x30000000;
}
static inline u32 fifo_eng_runlist_r(u32 i)
{
	return 0x00002284+(i)*8;
}
static inline u32 fifo_eng_runlist__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_eng_runlist_length_s(void)
{
	return 16;
}
static inline u32 fifo_eng_runlist_length_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 fifo_eng_runlist_length_m(void)
{
	return 0xffff << 0;
}
static inline u32 fifo_eng_runlist_length_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 fifo_eng_runlist_length_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_eng_runlist_length_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_eng_runlist_length_max_v(void)
{
	return 0x0000ffff;
}
static inline u32 fifo_eng_runlist_length_max_f(void)
{
	return 0xffff;
}
static inline u32 fifo_eng_runlist_pending_s(void)
{
	return 1;
}
static inline u32 fifo_eng_runlist_pending_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 fifo_eng_runlist_pending_m(void)
{
	return 0x1 << 20;
}
static inline u32 fifo_eng_runlist_pending_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 fifo_eng_runlist_pending_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_eng_runlist_pending_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_eng_runlist_pending_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_eng_runlist_pending_true_f(void)
{
	return 0x100000;
}
static inline u32 fifo_eng_timeslice_r(u32 i)
{
	return 0x00002310+(i)*4;
}
static inline u32 fifo_eng_timeslice__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_eng_timeslice_timeout_s(void)
{
	return 8;
}
static inline u32 fifo_eng_timeslice_timeout_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 fifo_eng_timeslice_timeout_m(void)
{
	return 0xff << 0;
}
static inline u32 fifo_eng_timeslice_timeout_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 fifo_eng_timeslice_timeout_128_v(void)
{
	return 0x00000080;
}
static inline u32 fifo_eng_timeslice_timeout_128_f(void)
{
	return 0x80;
}
static inline u32 fifo_eng_timeslice_timescale_s(void)
{
	return 4;
}
static inline u32 fifo_eng_timeslice_timescale_f(u32 v)
{
	return (v & 0xf) << 12;
}
static inline u32 fifo_eng_timeslice_timescale_m(void)
{
	return 0xf << 12;
}
static inline u32 fifo_eng_timeslice_timescale_v(u32 r)
{
	return (r >> 12) & 0xf;
}
static inline u32 fifo_eng_timeslice_timescale_3_v(void)
{
	return 0x00000003;
}
static inline u32 fifo_eng_timeslice_timescale_3_f(void)
{
	return 0x3000;
}
static inline u32 fifo_eng_timeslice_enable_s(void)
{
	return 1;
}
static inline u32 fifo_eng_timeslice_enable_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 fifo_eng_timeslice_enable_m(void)
{
	return 0x1 << 28;
}
static inline u32 fifo_eng_timeslice_enable_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 fifo_eng_timeslice_enable_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_eng_timeslice_enable_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_eng_timeslice_enable_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_eng_timeslice_enable_true_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_pb_timeslice_r(u32 i)
{
	return 0x00002350+(i)*4;
}
static inline u32 fifo_pb_timeslice__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_pb_timeslice_timeout_s(void)
{
	return 8;
}
static inline u32 fifo_pb_timeslice_timeout_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 fifo_pb_timeslice_timeout_m(void)
{
	return 0xff << 0;
}
static inline u32 fifo_pb_timeslice_timeout_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 fifo_pb_timeslice_timeout_16_v(void)
{
	return 0x00000010;
}
static inline u32 fifo_pb_timeslice_timeout_16_f(void)
{
	return 0x10;
}
static inline u32 fifo_pb_timeslice_timescale_s(void)
{
	return 4;
}
static inline u32 fifo_pb_timeslice_timescale_f(u32 v)
{
	return (v & 0xf) << 12;
}
static inline u32 fifo_pb_timeslice_timescale_m(void)
{
	return 0xf << 12;
}
static inline u32 fifo_pb_timeslice_timescale_v(u32 r)
{
	return (r >> 12) & 0xf;
}
static inline u32 fifo_pb_timeslice_timescale_0_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pb_timeslice_timescale_0_f(void)
{
	return 0x0;
}
static inline u32 fifo_pb_timeslice_enable_s(void)
{
	return 1;
}
static inline u32 fifo_pb_timeslice_enable_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 fifo_pb_timeslice_enable_m(void)
{
	return 0x1 << 28;
}
static inline u32 fifo_pb_timeslice_enable_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 fifo_pb_timeslice_enable_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pb_timeslice_enable_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_pb_timeslice_enable_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_pb_timeslice_enable_true_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_pbdma_map_r(u32 i)
{
	return 0x00002390+(i)*4;
}
static inline u32 fifo_pbdma_map__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_pbdma_map_runlists_s(void)
{
	return 16;
}
static inline u32 fifo_pbdma_map_runlists_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 fifo_pbdma_map_runlists_m(void)
{
	return 0xffff << 0;
}
static inline u32 fifo_pbdma_map_runlists_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 fifo_intr_0_r(void)
{
	return 0x00002100;
}
static inline u32 fifo_intr_0_bind_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_bind_error_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo_intr_0_bind_error_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo_intr_0_bind_error_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo_intr_0_bind_error_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_bind_error_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_bind_error_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_bind_error_pending_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_0_bind_error_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_bind_error_reset_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_0_pio_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_pio_error_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 fifo_intr_0_pio_error_m(void)
{
	return 0x1 << 4;
}
static inline u32 fifo_intr_0_pio_error_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 fifo_intr_0_pio_error_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_pio_error_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_pio_error_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_pio_error_pending_f(void)
{
	return 0x10;
}
static inline u32 fifo_intr_0_pio_error_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_pio_error_reset_f(void)
{
	return 0x10;
}
static inline u32 fifo_intr_0_sched_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_sched_error_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 fifo_intr_0_sched_error_m(void)
{
	return 0x1 << 8;
}
static inline u32 fifo_intr_0_sched_error_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 fifo_intr_0_sched_error_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_sched_error_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_sched_error_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_sched_error_pending_f(void)
{
	return 0x100;
}
static inline u32 fifo_intr_0_sched_error_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_sched_error_reset_f(void)
{
	return 0x100;
}
static inline u32 fifo_intr_0_chsw_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_chsw_error_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 fifo_intr_0_chsw_error_m(void)
{
	return 0x1 << 16;
}
static inline u32 fifo_intr_0_chsw_error_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 fifo_intr_0_chsw_error_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_chsw_error_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_chsw_error_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_chsw_error_pending_f(void)
{
	return 0x10000;
}
static inline u32 fifo_intr_0_chsw_error_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_chsw_error_reset_f(void)
{
	return 0x10000;
}
static inline u32 fifo_intr_0_fb_flush_timeout_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_fb_flush_timeout_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 fifo_intr_0_fb_flush_timeout_m(void)
{
	return 0x1 << 23;
}
static inline u32 fifo_intr_0_fb_flush_timeout_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 fifo_intr_0_fb_flush_timeout_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_fb_flush_timeout_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_fb_flush_timeout_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_fb_flush_timeout_pending_f(void)
{
	return 0x800000;
}
static inline u32 fifo_intr_0_fb_flush_timeout_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_fb_flush_timeout_reset_f(void)
{
	return 0x800000;
}
static inline u32 fifo_intr_0_lb_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_lb_error_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 fifo_intr_0_lb_error_m(void)
{
	return 0x1 << 24;
}
static inline u32 fifo_intr_0_lb_error_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 fifo_intr_0_lb_error_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_lb_error_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_lb_error_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_lb_error_pending_f(void)
{
	return 0x1000000;
}
static inline u32 fifo_intr_0_lb_error_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_lb_error_reset_f(void)
{
	return 0x1000000;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_f(u32 v)
{
	return (v & 0x1) << 27;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_m(void)
{
	return 0x1 << 27;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_v(u32 r)
{
	return (r >> 27) & 0x1;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_pending_f(void)
{
	return 0x8000000;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_dropped_mmu_fault_reset_f(void)
{
	return 0x8000000;
}
static inline u32 fifo_intr_0_mmu_fault_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_mmu_fault_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 fifo_intr_0_mmu_fault_m(void)
{
	return 0x1 << 28;
}
static inline u32 fifo_intr_0_mmu_fault_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 fifo_intr_0_mmu_fault_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_mmu_fault_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_mmu_fault_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_mmu_fault_pending_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_intr_0_pbdma_intr_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_pbdma_intr_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 fifo_intr_0_pbdma_intr_m(void)
{
	return 0x1 << 29;
}
static inline u32 fifo_intr_0_pbdma_intr_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 fifo_intr_0_pbdma_intr_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_pbdma_intr_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_pbdma_intr_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_pbdma_intr_pending_f(void)
{
	return 0x20000000;
}
static inline u32 fifo_intr_0_runlist_event_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_runlist_event_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 fifo_intr_0_runlist_event_m(void)
{
	return 0x1 << 30;
}
static inline u32 fifo_intr_0_runlist_event_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 fifo_intr_0_runlist_event_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_runlist_event_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_runlist_event_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_runlist_event_pending_f(void)
{
	return 0x40000000;
}
static inline u32 fifo_intr_0_channel_intr_s(void)
{
	return 1;
}
static inline u32 fifo_intr_0_channel_intr_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo_intr_0_channel_intr_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo_intr_0_channel_intr_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo_intr_0_channel_intr_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_0_channel_intr_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_0_channel_intr_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_channel_intr_pending_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_intr_0_channel_intr_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_0_channel_intr_reset_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_intr_en_0_r(void)
{
	return 0x00002140;
}
static inline u32 fifo_intr_en_0_bind_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_bind_error_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo_intr_en_0_bind_error_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo_intr_en_0_bind_error_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo_intr_en_0_bind_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_bind_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_bind_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_bind_error_enabled_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_en_0_pio_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_pio_error_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 fifo_intr_en_0_pio_error_m(void)
{
	return 0x1 << 4;
}
static inline u32 fifo_intr_en_0_pio_error_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 fifo_intr_en_0_pio_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_pio_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_pio_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_pio_error_enabled_f(void)
{
	return 0x10;
}
static inline u32 fifo_intr_en_0_sched_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_sched_error_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 fifo_intr_en_0_sched_error_m(void)
{
	return 0x1 << 8;
}
static inline u32 fifo_intr_en_0_sched_error_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 fifo_intr_en_0_sched_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_sched_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_sched_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_sched_error_enabled_f(void)
{
	return 0x100;
}
static inline u32 fifo_intr_en_0_chsw_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_chsw_error_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 fifo_intr_en_0_chsw_error_m(void)
{
	return 0x1 << 16;
}
static inline u32 fifo_intr_en_0_chsw_error_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 fifo_intr_en_0_chsw_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_chsw_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_chsw_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_chsw_error_enabled_f(void)
{
	return 0x10000;
}
static inline u32 fifo_intr_en_0_fb_flush_timeout_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_fb_flush_timeout_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 fifo_intr_en_0_fb_flush_timeout_m(void)
{
	return 0x1 << 23;
}
static inline u32 fifo_intr_en_0_fb_flush_timeout_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 fifo_intr_en_0_fb_flush_timeout_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_fb_flush_timeout_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_fb_flush_timeout_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_fb_flush_timeout_enabled_f(void)
{
	return 0x800000;
}
static inline u32 fifo_intr_en_0_lb_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_lb_error_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 fifo_intr_en_0_lb_error_m(void)
{
	return 0x1 << 24;
}
static inline u32 fifo_intr_en_0_lb_error_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 fifo_intr_en_0_lb_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_lb_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_lb_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_lb_error_enabled_f(void)
{
	return 0x1000000;
}
static inline u32 fifo_intr_en_0_dropped_mmu_fault_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_dropped_mmu_fault_f(u32 v)
{
	return (v & 0x1) << 27;
}
static inline u32 fifo_intr_en_0_dropped_mmu_fault_m(void)
{
	return 0x1 << 27;
}
static inline u32 fifo_intr_en_0_dropped_mmu_fault_v(u32 r)
{
	return (r >> 27) & 0x1;
}
static inline u32 fifo_intr_en_0_dropped_mmu_fault_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_dropped_mmu_fault_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_dropped_mmu_fault_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_dropped_mmu_fault_enabled_f(void)
{
	return 0x8000000;
}
static inline u32 fifo_intr_en_0_mmu_fault_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_mmu_fault_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 fifo_intr_en_0_mmu_fault_m(void)
{
	return 0x1 << 28;
}
static inline u32 fifo_intr_en_0_mmu_fault_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 fifo_intr_en_0_mmu_fault_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_mmu_fault_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_mmu_fault_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_mmu_fault_enabled_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_intr_en_0_pbdma_intr_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_pbdma_intr_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 fifo_intr_en_0_pbdma_intr_m(void)
{
	return 0x1 << 29;
}
static inline u32 fifo_intr_en_0_pbdma_intr_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 fifo_intr_en_0_pbdma_intr_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_pbdma_intr_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_pbdma_intr_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_pbdma_intr_enabled_f(void)
{
	return 0x20000000;
}
static inline u32 fifo_intr_en_0_runlist_event_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_runlist_event_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 fifo_intr_en_0_runlist_event_m(void)
{
	return 0x1 << 30;
}
static inline u32 fifo_intr_en_0_runlist_event_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 fifo_intr_en_0_runlist_event_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_runlist_event_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_runlist_event_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_runlist_event_enabled_f(void)
{
	return 0x40000000;
}
static inline u32 fifo_intr_en_0_channel_intr_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_0_channel_intr_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo_intr_en_0_channel_intr_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo_intr_en_0_channel_intr_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo_intr_en_0_channel_intr_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_0_channel_intr_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_0_channel_intr_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_0_channel_intr_enabled_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_intr_en_1_r(void)
{
	return 0x00002528;
}
static inline u32 fifo_intr_en_1_bind_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_bind_error_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo_intr_en_1_bind_error_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo_intr_en_1_bind_error_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo_intr_en_1_bind_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_bind_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_bind_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_bind_error_enabled_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_en_1_pio_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_pio_error_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 fifo_intr_en_1_pio_error_m(void)
{
	return 0x1 << 4;
}
static inline u32 fifo_intr_en_1_pio_error_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 fifo_intr_en_1_pio_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_pio_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_pio_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_pio_error_enabled_f(void)
{
	return 0x10;
}
static inline u32 fifo_intr_en_1_sched_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_sched_error_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 fifo_intr_en_1_sched_error_m(void)
{
	return 0x1 << 8;
}
static inline u32 fifo_intr_en_1_sched_error_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 fifo_intr_en_1_sched_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_sched_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_sched_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_sched_error_enabled_f(void)
{
	return 0x100;
}
static inline u32 fifo_intr_en_1_chsw_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_chsw_error_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 fifo_intr_en_1_chsw_error_m(void)
{
	return 0x1 << 16;
}
static inline u32 fifo_intr_en_1_chsw_error_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 fifo_intr_en_1_chsw_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_chsw_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_chsw_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_chsw_error_enabled_f(void)
{
	return 0x10000;
}
static inline u32 fifo_intr_en_1_fb_flush_timeout_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_fb_flush_timeout_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 fifo_intr_en_1_fb_flush_timeout_m(void)
{
	return 0x1 << 23;
}
static inline u32 fifo_intr_en_1_fb_flush_timeout_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 fifo_intr_en_1_fb_flush_timeout_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_fb_flush_timeout_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_fb_flush_timeout_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_fb_flush_timeout_enabled_f(void)
{
	return 0x800000;
}
static inline u32 fifo_intr_en_1_lb_error_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_lb_error_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 fifo_intr_en_1_lb_error_m(void)
{
	return 0x1 << 24;
}
static inline u32 fifo_intr_en_1_lb_error_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 fifo_intr_en_1_lb_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_lb_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_lb_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_lb_error_enabled_f(void)
{
	return 0x1000000;
}
static inline u32 fifo_intr_en_1_dropped_mmu_fault_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_dropped_mmu_fault_f(u32 v)
{
	return (v & 0x1) << 27;
}
static inline u32 fifo_intr_en_1_dropped_mmu_fault_m(void)
{
	return 0x1 << 27;
}
static inline u32 fifo_intr_en_1_dropped_mmu_fault_v(u32 r)
{
	return (r >> 27) & 0x1;
}
static inline u32 fifo_intr_en_1_dropped_mmu_fault_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_dropped_mmu_fault_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_dropped_mmu_fault_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_dropped_mmu_fault_enabled_f(void)
{
	return 0x8000000;
}
static inline u32 fifo_intr_en_1_mmu_fault_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_mmu_fault_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 fifo_intr_en_1_mmu_fault_m(void)
{
	return 0x1 << 28;
}
static inline u32 fifo_intr_en_1_mmu_fault_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 fifo_intr_en_1_mmu_fault_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_mmu_fault_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_mmu_fault_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_mmu_fault_enabled_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_intr_en_1_pbdma_intr_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_pbdma_intr_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 fifo_intr_en_1_pbdma_intr_m(void)
{
	return 0x1 << 29;
}
static inline u32 fifo_intr_en_1_pbdma_intr_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 fifo_intr_en_1_pbdma_intr_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_pbdma_intr_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_pbdma_intr_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_pbdma_intr_enabled_f(void)
{
	return 0x20000000;
}
static inline u32 fifo_intr_en_1_runlist_event_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_runlist_event_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 fifo_intr_en_1_runlist_event_m(void)
{
	return 0x1 << 30;
}
static inline u32 fifo_intr_en_1_runlist_event_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 fifo_intr_en_1_runlist_event_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_runlist_event_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_runlist_event_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_runlist_event_enabled_f(void)
{
	return 0x40000000;
}
static inline u32 fifo_intr_en_1_channel_intr_s(void)
{
	return 1;
}
static inline u32 fifo_intr_en_1_channel_intr_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo_intr_en_1_channel_intr_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo_intr_en_1_channel_intr_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo_intr_en_1_channel_intr_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_en_1_channel_intr_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_en_1_channel_intr_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_en_1_channel_intr_enabled_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_intr_bind_error_r(void)
{
	return 0x0000252C;
}
static inline u32 fifo_intr_bind_error_code_s(void)
{
	return 8;
}
static inline u32 fifo_intr_bind_error_code_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 fifo_intr_bind_error_code_m(void)
{
	return 0xff << 0;
}
static inline u32 fifo_intr_bind_error_code_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 fifo_intr_bind_error_code_no_error_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_bind_error_code_no_error_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_bind_error_code_bind_not_unbound_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_bind_error_code_bind_not_unbound_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_bind_error_code_snoop_without_bar1_v(void)
{
	return 0x00000002;
}
static inline u32 fifo_intr_bind_error_code_snoop_without_bar1_f(void)
{
	return 0x2;
}
static inline u32 fifo_intr_bind_error_code_unbind_while_running_v(void)
{
	return 0x00000003;
}
static inline u32 fifo_intr_bind_error_code_unbind_while_running_f(void)
{
	return 0x3;
}
static inline u32 fifo_intr_bind_error_code_invalid_runlist_v(void)
{
	return 0x00000005;
}
static inline u32 fifo_intr_bind_error_code_invalid_runlist_f(void)
{
	return 0x5;
}
static inline u32 fifo_intr_bind_error_code_invalid_ctx_tgt_v(void)
{
	return 0x00000006;
}
static inline u32 fifo_intr_bind_error_code_invalid_ctx_tgt_f(void)
{
	return 0x6;
}
static inline u32 fifo_intr_bind_error_code_unbind_while_parked_v(void)
{
	return 0x0000000B;
}
static inline u32 fifo_intr_bind_error_code_unbind_while_parked_f(void)
{
	return 0xb;
}
static inline u32 fifo_intr_sched_error_r(void)
{
	return 0x0000254C;
}
static inline u32 fifo_intr_sched_error_code_s(void)
{
	return 8;
}
static inline u32 fifo_intr_sched_error_code_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 fifo_intr_sched_error_code_m(void)
{
	return 0xff << 0;
}
static inline u32 fifo_intr_sched_error_code_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 fifo_intr_sched_error_code_no_error_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_sched_error_code_no_error_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_sched_error_code_subch_sw_advsch_v(void)
{
	return 0x00000003;
}
static inline u32 fifo_intr_sched_error_code_subch_sw_advsch_f(void)
{
	return 0x3;
}
static inline u32 fifo_intr_sched_error_code_engine_reset_v(void)
{
	return 0x00000005;
}
static inline u32 fifo_intr_sched_error_code_engine_reset_f(void)
{
	return 0x5;
}
static inline u32 fifo_intr_sched_error_code_rl_req_timeout_v(void)
{
	return 0x0000000c;
}
static inline u32 fifo_intr_sched_error_code_rl_req_timeout_f(void)
{
	return 0xc;
}
static inline u32 fifo_intr_sched_error_code_rl_ack_timeout_v(void)
{
	return 0x00000006;
}
static inline u32 fifo_intr_sched_error_code_rl_ack_timeout_f(void)
{
	return 0x6;
}
static inline u32 fifo_intr_sched_error_code_rl_ack_extra_v(void)
{
	return 0x00000007;
}
static inline u32 fifo_intr_sched_error_code_rl_ack_extra_f(void)
{
	return 0x7;
}
static inline u32 fifo_intr_sched_error_code_rl_bad_ack_v(void)
{
	return 0x00000007;
}
static inline u32 fifo_intr_sched_error_code_rl_bad_ack_f(void)
{
	return 0x7;
}
static inline u32 fifo_intr_sched_error_code_rl_rdat_timeout_v(void)
{
	return 0x00000008;
}
static inline u32 fifo_intr_sched_error_code_rl_rdat_timeout_f(void)
{
	return 0x8;
}
static inline u32 fifo_intr_sched_error_code_rl_rdat_extra_v(void)
{
	return 0x00000009;
}
static inline u32 fifo_intr_sched_error_code_rl_rdat_extra_f(void)
{
	return 0x9;
}
static inline u32 fifo_intr_sched_error_code_ctxsw_timeout_v(void)
{
	return 0x0000000a;
}
static inline u32 fifo_intr_sched_error_code_ctxsw_timeout_f(void)
{
	return 0xa;
}
static inline u32 fifo_intr_sched_error_code_new_runlist_v(void)
{
	return 0x0000000d;
}
static inline u32 fifo_intr_sched_error_code_new_runlist_f(void)
{
	return 0xd;
}
static inline u32 fifo_intr_sched_error_code_config_while_busy_v(void)
{
	return 0x0000000e;
}
static inline u32 fifo_intr_sched_error_code_config_while_busy_f(void)
{
	return 0xe;
}
static inline u32 fifo_intr_sched_error_code_bar1_base_v(void)
{
	return 0x00000010;
}
static inline u32 fifo_intr_sched_error_code_bar1_base_f(void)
{
	return 0x10;
}
static inline u32 fifo_intr_sched_error_code_chsw_req_timeout_v(void)
{
	return 0x00000011;
}
static inline u32 fifo_intr_sched_error_code_chsw_req_timeout_f(void)
{
	return 0x11;
}
static inline u32 fifo_intr_sched_error_code_chsw_ack_timeout_v(void)
{
	return 0x00000012;
}
static inline u32 fifo_intr_sched_error_code_chsw_ack_timeout_f(void)
{
	return 0x12;
}
static inline u32 fifo_intr_sched_error_code_pb_halt_timeout_v(void)
{
	return 0x00000014;
}
static inline u32 fifo_intr_sched_error_code_pb_halt_timeout_f(void)
{
	return 0x14;
}
static inline u32 fifo_intr_sched_error_code_snoop_pri_timeout_v(void)
{
	return 0x00000015;
}
static inline u32 fifo_intr_sched_error_code_snoop_pri_timeout_f(void)
{
	return 0x15;
}
static inline u32 fifo_intr_sched_error_code_snoop_cr_timeout_v(void)
{
	return 0x00000016;
}
static inline u32 fifo_intr_sched_error_code_snoop_cr_timeout_f(void)
{
	return 0x16;
}
static inline u32 fifo_intr_sched_error_code_channel_runlist_v(void)
{
	return 0x00000019;
}
static inline u32 fifo_intr_sched_error_code_channel_runlist_f(void)
{
	return 0x19;
}
static inline u32 fifo_intr_sched_error_code_bad_tsg_v(void)
{
	return 0x00000020;
}
static inline u32 fifo_intr_sched_error_code_bad_tsg_f(void)
{
	return 0x20;
}
static inline u32 fifo_intr_mmu_fault_id_field__size_1_v(void)
{
	return 32;
}
static inline u32 fifo_intr_mmu_fault_id_field_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_field_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_field_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_r(void)
{
	return 0x0000259C;
}
static inline u32 fifo_intr_mmu_fault_id_0_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_0_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo_intr_mmu_fault_id_0_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo_intr_mmu_fault_id_0_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_0_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_0_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_0_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_0_pending_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_0_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_0_reset_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_1_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_1_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 fifo_intr_mmu_fault_id_1_m(void)
{
	return 0x1 << 1;
}
static inline u32 fifo_intr_mmu_fault_id_1_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_1_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_1_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_1_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_1_pending_f(void)
{
	return 0x2;
}
static inline u32 fifo_intr_mmu_fault_id_1_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_1_reset_f(void)
{
	return 0x2;
}
static inline u32 fifo_intr_mmu_fault_id_2_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_2_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 fifo_intr_mmu_fault_id_2_m(void)
{
	return 0x1 << 2;
}
static inline u32 fifo_intr_mmu_fault_id_2_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_2_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_2_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_2_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_2_pending_f(void)
{
	return 0x4;
}
static inline u32 fifo_intr_mmu_fault_id_2_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_2_reset_f(void)
{
	return 0x4;
}
static inline u32 fifo_intr_mmu_fault_id_3_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_3_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 fifo_intr_mmu_fault_id_3_m(void)
{
	return 0x1 << 3;
}
static inline u32 fifo_intr_mmu_fault_id_3_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_3_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_3_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_3_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_3_pending_f(void)
{
	return 0x8;
}
static inline u32 fifo_intr_mmu_fault_id_3_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_3_reset_f(void)
{
	return 0x8;
}
static inline u32 fifo_intr_mmu_fault_id_4_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_4_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 fifo_intr_mmu_fault_id_4_m(void)
{
	return 0x1 << 4;
}
static inline u32 fifo_intr_mmu_fault_id_4_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_4_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_4_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_4_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_4_pending_f(void)
{
	return 0x10;
}
static inline u32 fifo_intr_mmu_fault_id_4_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_4_reset_f(void)
{
	return 0x10;
}
static inline u32 fifo_intr_mmu_fault_id_5_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_5_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 fifo_intr_mmu_fault_id_5_m(void)
{
	return 0x1 << 5;
}
static inline u32 fifo_intr_mmu_fault_id_5_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_5_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_5_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_5_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_5_pending_f(void)
{
	return 0x20;
}
static inline u32 fifo_intr_mmu_fault_id_5_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_5_reset_f(void)
{
	return 0x20;
}
static inline u32 fifo_intr_mmu_fault_id_6_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_6_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 fifo_intr_mmu_fault_id_6_m(void)
{
	return 0x1 << 6;
}
static inline u32 fifo_intr_mmu_fault_id_6_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_6_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_6_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_6_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_6_pending_f(void)
{
	return 0x40;
}
static inline u32 fifo_intr_mmu_fault_id_6_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_6_reset_f(void)
{
	return 0x40;
}
static inline u32 fifo_intr_mmu_fault_id_7_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_7_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 fifo_intr_mmu_fault_id_7_m(void)
{
	return 0x1 << 7;
}
static inline u32 fifo_intr_mmu_fault_id_7_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_7_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_7_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_7_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_7_pending_f(void)
{
	return 0x80;
}
static inline u32 fifo_intr_mmu_fault_id_7_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_7_reset_f(void)
{
	return 0x80;
}
static inline u32 fifo_intr_mmu_fault_id_8_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_8_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 fifo_intr_mmu_fault_id_8_m(void)
{
	return 0x1 << 8;
}
static inline u32 fifo_intr_mmu_fault_id_8_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_8_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_8_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_8_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_8_pending_f(void)
{
	return 0x100;
}
static inline u32 fifo_intr_mmu_fault_id_8_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_8_reset_f(void)
{
	return 0x100;
}
static inline u32 fifo_intr_mmu_fault_id_9_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_9_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 fifo_intr_mmu_fault_id_9_m(void)
{
	return 0x1 << 9;
}
static inline u32 fifo_intr_mmu_fault_id_9_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_9_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_9_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_9_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_9_pending_f(void)
{
	return 0x200;
}
static inline u32 fifo_intr_mmu_fault_id_9_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_9_reset_f(void)
{
	return 0x200;
}
static inline u32 fifo_intr_mmu_fault_id_10_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_10_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 fifo_intr_mmu_fault_id_10_m(void)
{
	return 0x1 << 10;
}
static inline u32 fifo_intr_mmu_fault_id_10_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_10_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_10_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_10_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_10_pending_f(void)
{
	return 0x400;
}
static inline u32 fifo_intr_mmu_fault_id_10_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_10_reset_f(void)
{
	return 0x400;
}
static inline u32 fifo_intr_mmu_fault_id_11_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_11_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 fifo_intr_mmu_fault_id_11_m(void)
{
	return 0x1 << 11;
}
static inline u32 fifo_intr_mmu_fault_id_11_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_11_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_11_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_11_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_11_pending_f(void)
{
	return 0x800;
}
static inline u32 fifo_intr_mmu_fault_id_11_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_11_reset_f(void)
{
	return 0x800;
}
static inline u32 fifo_intr_mmu_fault_id_12_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_12_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 fifo_intr_mmu_fault_id_12_m(void)
{
	return 0x1 << 12;
}
static inline u32 fifo_intr_mmu_fault_id_12_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_12_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_12_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_12_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_12_pending_f(void)
{
	return 0x1000;
}
static inline u32 fifo_intr_mmu_fault_id_12_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_12_reset_f(void)
{
	return 0x1000;
}
static inline u32 fifo_intr_mmu_fault_id_13_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_13_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 fifo_intr_mmu_fault_id_13_m(void)
{
	return 0x1 << 13;
}
static inline u32 fifo_intr_mmu_fault_id_13_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_13_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_13_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_13_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_13_pending_f(void)
{
	return 0x2000;
}
static inline u32 fifo_intr_mmu_fault_id_13_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_13_reset_f(void)
{
	return 0x2000;
}
static inline u32 fifo_intr_mmu_fault_id_14_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_14_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 fifo_intr_mmu_fault_id_14_m(void)
{
	return 0x1 << 14;
}
static inline u32 fifo_intr_mmu_fault_id_14_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_14_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_14_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_14_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_14_pending_f(void)
{
	return 0x4000;
}
static inline u32 fifo_intr_mmu_fault_id_14_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_14_reset_f(void)
{
	return 0x4000;
}
static inline u32 fifo_intr_mmu_fault_id_15_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_15_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 fifo_intr_mmu_fault_id_15_m(void)
{
	return 0x1 << 15;
}
static inline u32 fifo_intr_mmu_fault_id_15_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_15_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_15_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_15_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_15_pending_f(void)
{
	return 0x8000;
}
static inline u32 fifo_intr_mmu_fault_id_15_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_15_reset_f(void)
{
	return 0x8000;
}
static inline u32 fifo_intr_mmu_fault_id_16_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_16_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 fifo_intr_mmu_fault_id_16_m(void)
{
	return 0x1 << 16;
}
static inline u32 fifo_intr_mmu_fault_id_16_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_16_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_16_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_16_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_16_pending_f(void)
{
	return 0x10000;
}
static inline u32 fifo_intr_mmu_fault_id_16_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_16_reset_f(void)
{
	return 0x10000;
}
static inline u32 fifo_intr_mmu_fault_id_17_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_17_f(u32 v)
{
	return (v & 0x1) << 17;
}
static inline u32 fifo_intr_mmu_fault_id_17_m(void)
{
	return 0x1 << 17;
}
static inline u32 fifo_intr_mmu_fault_id_17_v(u32 r)
{
	return (r >> 17) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_17_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_17_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_17_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_17_pending_f(void)
{
	return 0x20000;
}
static inline u32 fifo_intr_mmu_fault_id_17_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_17_reset_f(void)
{
	return 0x20000;
}
static inline u32 fifo_intr_mmu_fault_id_18_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_18_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 fifo_intr_mmu_fault_id_18_m(void)
{
	return 0x1 << 18;
}
static inline u32 fifo_intr_mmu_fault_id_18_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_18_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_18_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_18_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_18_pending_f(void)
{
	return 0x40000;
}
static inline u32 fifo_intr_mmu_fault_id_18_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_18_reset_f(void)
{
	return 0x40000;
}
static inline u32 fifo_intr_mmu_fault_id_19_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_19_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 fifo_intr_mmu_fault_id_19_m(void)
{
	return 0x1 << 19;
}
static inline u32 fifo_intr_mmu_fault_id_19_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_19_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_19_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_19_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_19_pending_f(void)
{
	return 0x80000;
}
static inline u32 fifo_intr_mmu_fault_id_19_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_19_reset_f(void)
{
	return 0x80000;
}
static inline u32 fifo_intr_mmu_fault_id_20_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_20_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 fifo_intr_mmu_fault_id_20_m(void)
{
	return 0x1 << 20;
}
static inline u32 fifo_intr_mmu_fault_id_20_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_20_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_20_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_20_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_20_pending_f(void)
{
	return 0x100000;
}
static inline u32 fifo_intr_mmu_fault_id_20_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_20_reset_f(void)
{
	return 0x100000;
}
static inline u32 fifo_intr_mmu_fault_id_21_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_21_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 fifo_intr_mmu_fault_id_21_m(void)
{
	return 0x1 << 21;
}
static inline u32 fifo_intr_mmu_fault_id_21_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_21_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_21_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_21_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_21_pending_f(void)
{
	return 0x200000;
}
static inline u32 fifo_intr_mmu_fault_id_21_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_21_reset_f(void)
{
	return 0x200000;
}
static inline u32 fifo_intr_mmu_fault_id_22_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_22_f(u32 v)
{
	return (v & 0x1) << 22;
}
static inline u32 fifo_intr_mmu_fault_id_22_m(void)
{
	return 0x1 << 22;
}
static inline u32 fifo_intr_mmu_fault_id_22_v(u32 r)
{
	return (r >> 22) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_22_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_22_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_22_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_22_pending_f(void)
{
	return 0x400000;
}
static inline u32 fifo_intr_mmu_fault_id_22_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_22_reset_f(void)
{
	return 0x400000;
}
static inline u32 fifo_intr_mmu_fault_id_23_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_23_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 fifo_intr_mmu_fault_id_23_m(void)
{
	return 0x1 << 23;
}
static inline u32 fifo_intr_mmu_fault_id_23_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_23_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_23_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_23_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_23_pending_f(void)
{
	return 0x800000;
}
static inline u32 fifo_intr_mmu_fault_id_23_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_23_reset_f(void)
{
	return 0x800000;
}
static inline u32 fifo_intr_mmu_fault_id_24_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_24_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 fifo_intr_mmu_fault_id_24_m(void)
{
	return 0x1 << 24;
}
static inline u32 fifo_intr_mmu_fault_id_24_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_24_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_24_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_24_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_24_pending_f(void)
{
	return 0x1000000;
}
static inline u32 fifo_intr_mmu_fault_id_24_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_24_reset_f(void)
{
	return 0x1000000;
}
static inline u32 fifo_intr_mmu_fault_id_25_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_25_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 fifo_intr_mmu_fault_id_25_m(void)
{
	return 0x1 << 25;
}
static inline u32 fifo_intr_mmu_fault_id_25_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_25_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_25_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_25_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_25_pending_f(void)
{
	return 0x2000000;
}
static inline u32 fifo_intr_mmu_fault_id_25_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_25_reset_f(void)
{
	return 0x2000000;
}
static inline u32 fifo_intr_mmu_fault_id_26_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_26_f(u32 v)
{
	return (v & 0x1) << 26;
}
static inline u32 fifo_intr_mmu_fault_id_26_m(void)
{
	return 0x1 << 26;
}
static inline u32 fifo_intr_mmu_fault_id_26_v(u32 r)
{
	return (r >> 26) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_26_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_26_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_26_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_26_pending_f(void)
{
	return 0x4000000;
}
static inline u32 fifo_intr_mmu_fault_id_26_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_26_reset_f(void)
{
	return 0x4000000;
}
static inline u32 fifo_intr_mmu_fault_id_27_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_27_f(u32 v)
{
	return (v & 0x1) << 27;
}
static inline u32 fifo_intr_mmu_fault_id_27_m(void)
{
	return 0x1 << 27;
}
static inline u32 fifo_intr_mmu_fault_id_27_v(u32 r)
{
	return (r >> 27) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_27_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_27_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_27_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_27_pending_f(void)
{
	return 0x8000000;
}
static inline u32 fifo_intr_mmu_fault_id_27_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_27_reset_f(void)
{
	return 0x8000000;
}
static inline u32 fifo_intr_mmu_fault_id_28_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_28_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 fifo_intr_mmu_fault_id_28_m(void)
{
	return 0x1 << 28;
}
static inline u32 fifo_intr_mmu_fault_id_28_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_28_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_28_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_28_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_28_pending_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_intr_mmu_fault_id_28_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_28_reset_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_intr_mmu_fault_id_29_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_29_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 fifo_intr_mmu_fault_id_29_m(void)
{
	return 0x1 << 29;
}
static inline u32 fifo_intr_mmu_fault_id_29_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_29_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_29_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_29_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_29_pending_f(void)
{
	return 0x20000000;
}
static inline u32 fifo_intr_mmu_fault_id_29_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_29_reset_f(void)
{
	return 0x20000000;
}
static inline u32 fifo_intr_mmu_fault_id_30_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_30_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 fifo_intr_mmu_fault_id_30_m(void)
{
	return 0x1 << 30;
}
static inline u32 fifo_intr_mmu_fault_id_30_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_30_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_30_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_30_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_30_pending_f(void)
{
	return 0x40000000;
}
static inline u32 fifo_intr_mmu_fault_id_30_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_30_reset_f(void)
{
	return 0x40000000;
}
static inline u32 fifo_intr_mmu_fault_id_31_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_id_31_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo_intr_mmu_fault_id_31_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo_intr_mmu_fault_id_31_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_id_31_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_id_31_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_id_31_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_31_pending_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_intr_mmu_fault_id_31_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_id_31_reset_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_intr_mmu_fault_eng_id_graphics_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_inst_r(u32 i)
{
	return 0x00002800+(i)*16;
}
static inline u32 fifo_intr_mmu_fault_inst__size_1_v(void)
{
	return 32;
}
static inline u32 fifo_intr_mmu_fault_inst_ptr_s(void)
{
	return 28;
}
static inline u32 fifo_intr_mmu_fault_inst_ptr_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 fifo_intr_mmu_fault_inst_ptr_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 fifo_intr_mmu_fault_inst_ptr_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 fifo_intr_mmu_fault_inst_ptr_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_inst_ptr_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_inst_target_s(void)
{
	return 2;
}
static inline u32 fifo_intr_mmu_fault_inst_target_f(u32 v)
{
	return (v & 0x3) << 28;
}
static inline u32 fifo_intr_mmu_fault_inst_target_m(void)
{
	return 0x3 << 28;
}
static inline u32 fifo_intr_mmu_fault_inst_target_v(u32 r)
{
	return (r >> 28) & 0x3;
}
static inline u32 fifo_intr_mmu_fault_inst_target_vid_mem_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_inst_target_vid_mem_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_inst_target_sys_mem_coherent_v(void)
{
	return 0x00000002;
}
static inline u32 fifo_intr_mmu_fault_inst_target_sys_mem_coherent_f(void)
{
	return 0x20000000;
}
static inline u32 fifo_intr_mmu_fault_inst_target_sys_mem_noncoherent_v(void)
{
	return 0x00000003;
}
static inline u32 fifo_intr_mmu_fault_inst_target_sys_mem_noncoherent_f(void)
{
	return 0x30000000;
}
static inline u32 fifo_intr_mmu_fault_inst_ptr_align_shift_v(void)
{
	return 12;
}
static inline u32 fifo_intr_mmu_fault_lo_r(u32 i)
{
	return 0x00002804+(i)*16;
}
static inline u32 fifo_intr_mmu_fault_lo__size_1_v(void)
{
	return 32;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_11_0_s(void)
{
	return 12;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_11_0_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_11_0_m(void)
{
	return 0xfff << 0;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_11_0_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_11_0_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_11_0_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_12_s(void)
{
	return 20;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_12_f(u32 v)
{
	return (v & 0xfffff) << 12;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_12_m(void)
{
	return 0xfffff << 12;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_12_v(u32 r)
{
	return (r >> 12) & 0xfffff;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_12_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_12_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_0_s(void)
{
	return 32;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_0_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_0_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_0_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_0_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_lo_addr_31_0_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_hi_r(u32 i)
{
	return 0x00002808+(i)*16;
}
static inline u32 fifo_intr_mmu_fault_hi__size_1_v(void)
{
	return 32;
}
static inline u32 fifo_intr_mmu_fault_hi_addr_63_32_s(void)
{
	return 8;
}
static inline u32 fifo_intr_mmu_fault_hi_addr_63_32_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 fifo_intr_mmu_fault_hi_addr_63_32_m(void)
{
	return 0xff << 0;
}
static inline u32 fifo_intr_mmu_fault_hi_addr_63_32_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 fifo_intr_mmu_fault_hi_addr_63_32_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_hi_addr_63_32_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_info_r(u32 i)
{
	return 0x0000280C+(i)*16;
}
static inline u32 fifo_intr_mmu_fault_info__size_1_v(void)
{
	return 32;
}
static inline u32 fifo_intr_mmu_fault_info_type_s(void)
{
	return 4;
}
static inline u32 fifo_intr_mmu_fault_info_type_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 fifo_intr_mmu_fault_info_type_m(void)
{
	return 0xf << 0;
}
static inline u32 fifo_intr_mmu_fault_info_type_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 fifo_intr_mmu_fault_info_type_pde_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_info_type_pde_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_info_type_pde_size_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_info_type_pde_size_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_mmu_fault_info_type_pte_v(void)
{
	return 0x00000002;
}
static inline u32 fifo_intr_mmu_fault_info_type_pte_f(void)
{
	return 0x2;
}
static inline u32 fifo_intr_mmu_fault_info_type_va_limit_violation_v(void)
{
	return 0x00000003;
}
static inline u32 fifo_intr_mmu_fault_info_type_va_limit_violation_f(void)
{
	return 0x3;
}
static inline u32 fifo_intr_mmu_fault_info_type_unbound_inst_block_v(void)
{
	return 0x00000004;
}
static inline u32 fifo_intr_mmu_fault_info_type_unbound_inst_block_f(void)
{
	return 0x4;
}
static inline u32 fifo_intr_mmu_fault_info_type_priv_violation_v(void)
{
	return 0x00000005;
}
static inline u32 fifo_intr_mmu_fault_info_type_priv_violation_f(void)
{
	return 0x5;
}
static inline u32 fifo_intr_mmu_fault_info_type_ro_violation_v(void)
{
	return 0x00000006;
}
static inline u32 fifo_intr_mmu_fault_info_type_ro_violation_f(void)
{
	return 0x6;
}
static inline u32 fifo_intr_mmu_fault_info_type_wo_violation_v(void)
{
	return 0x00000007;
}
static inline u32 fifo_intr_mmu_fault_info_type_wo_violation_f(void)
{
	return 0x7;
}
static inline u32 fifo_intr_mmu_fault_info_type_pitch_mask_violation_v(void)
{
	return 0x00000008;
}
static inline u32 fifo_intr_mmu_fault_info_type_pitch_mask_violation_f(void)
{
	return 0x8;
}
static inline u32 fifo_intr_mmu_fault_info_type_work_creation_v(void)
{
	return 0x00000009;
}
static inline u32 fifo_intr_mmu_fault_info_type_work_creation_f(void)
{
	return 0x9;
}
static inline u32 fifo_intr_mmu_fault_info_type_unsupported_aperture_v(void)
{
	return 0x0000000a;
}
static inline u32 fifo_intr_mmu_fault_info_type_unsupported_aperture_f(void)
{
	return 0xa;
}
static inline u32 fifo_intr_mmu_fault_info_type_compression_failure_v(void)
{
	return 0x0000000b;
}
static inline u32 fifo_intr_mmu_fault_info_type_compression_failure_f(void)
{
	return 0xb;
}
static inline u32 fifo_intr_mmu_fault_info_type_unsupported_kind_v(void)
{
	return 0x0000000c;
}
static inline u32 fifo_intr_mmu_fault_info_type_unsupported_kind_f(void)
{
	return 0xc;
}
static inline u32 fifo_intr_mmu_fault_info_type_region_violation_v(void)
{
	return 0x0000000d;
}
static inline u32 fifo_intr_mmu_fault_info_type_region_violation_f(void)
{
	return 0xd;
}
static inline u32 fifo_intr_mmu_fault_info_type_both_ptes_valid_v(void)
{
	return 0x0000000d;
}
static inline u32 fifo_intr_mmu_fault_info_type_both_ptes_valid_f(void)
{
	return 0xd;
}
static inline u32 fifo_intr_mmu_fault_info_type_poisoned_v(void)
{
	return 0x0000000e;
}
static inline u32 fifo_intr_mmu_fault_info_type_poisoned_f(void)
{
	return 0xe;
}
static inline u32 fifo_intr_mmu_fault_info_engine_subid_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_info_engine_subid_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 fifo_intr_mmu_fault_info_engine_subid_m(void)
{
	return 0x1 << 6;
}
static inline u32 fifo_intr_mmu_fault_info_engine_subid_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_info_engine_subid_gpc_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_info_engine_subid_gpc_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_info_engine_subid_hub_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_info_engine_subid_hub_f(void)
{
	return 0x40;
}
static inline u32 fifo_intr_mmu_fault_info_write_s(void)
{
	return 1;
}
static inline u32 fifo_intr_mmu_fault_info_write_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 fifo_intr_mmu_fault_info_write_m(void)
{
	return 0x1 << 7;
}
static inline u32 fifo_intr_mmu_fault_info_write_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 fifo_intr_mmu_fault_info_write_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_info_write_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_info_write_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_info_write_true_f(void)
{
	return 0x80;
}
static inline u32 fifo_intr_mmu_fault_info_client_s(void)
{
	return 5;
}
static inline u32 fifo_intr_mmu_fault_info_client_f(u32 v)
{
	return (v & 0x1f) << 8;
}
static inline u32 fifo_intr_mmu_fault_info_client_m(void)
{
	return 0x1f << 8;
}
static inline u32 fifo_intr_mmu_fault_info_client_v(u32 r)
{
	return (r >> 8) & 0x1f;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_0_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_0_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_0_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_0_f(void)
{
	return 0x100;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_0_v(void)
{
	return 0x00000002;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_0_f(void)
{
	return 0x200;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_1_v(void)
{
	return 0x00000003;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_1_f(void)
{
	return 0x300;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_1_v(void)
{
	return 0x00000004;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_1_f(void)
{
	return 0x400;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_1_v(void)
{
	return 0x00000005;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_1_f(void)
{
	return 0x500;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_2_v(void)
{
	return 0x00000006;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_2_f(void)
{
	return 0x600;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_2_v(void)
{
	return 0x00000007;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_2_f(void)
{
	return 0x700;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_2_v(void)
{
	return 0x00000008;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_2_f(void)
{
	return 0x800;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_3_v(void)
{
	return 0x00000009;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_3_f(void)
{
	return 0x900;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_3_v(void)
{
	return 0x0000000A;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_3_f(void)
{
	return 0xa00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_3_v(void)
{
	return 0x0000000B;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_3_f(void)
{
	return 0xb00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_rast_v(void)
{
	return 0x0000000C;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_rast_f(void)
{
	return 0xc00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_gcc_v(void)
{
	return 0x0000000D;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_gcc_f(void)
{
	return 0xd00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_gpccs_v(void)
{
	return 0x0000000E;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_gpccs_f(void)
{
	return 0xe00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_prop_0_v(void)
{
	return 0x0000000F;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_prop_0_f(void)
{
	return 0xf00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_prop_1_v(void)
{
	return 0x00000010;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_prop_1_f(void)
{
	return 0x1000;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_prop_2_v(void)
{
	return 0x00000011;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_prop_2_f(void)
{
	return 0x1100;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_prop_3_v(void)
{
	return 0x00000012;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_prop_3_f(void)
{
	return 0x1200;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_4_v(void)
{
	return 0x00000014;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_4_f(void)
{
	return 0x1400;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_4_v(void)
{
	return 0x00000015;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_4_f(void)
{
	return 0x1500;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_4_v(void)
{
	return 0x00000016;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_4_f(void)
{
	return 0x1600;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_5_v(void)
{
	return 0x00000017;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_5_f(void)
{
	return 0x1700;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_5_v(void)
{
	return 0x00000018;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_5_f(void)
{
	return 0x1800;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_5_v(void)
{
	return 0x00000019;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_5_f(void)
{
	return 0x1900;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_6_v(void)
{
	return 0x0000001A;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_6_f(void)
{
	return 0x1a00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_6_v(void)
{
	return 0x0000001B;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_6_f(void)
{
	return 0x1b00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_6_v(void)
{
	return 0x0000001C;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_6_f(void)
{
	return 0x1c00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_7_v(void)
{
	return 0x0000001D;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_l1_7_f(void)
{
	return 0x1d00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_7_v(void)
{
	return 0x0000001E;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_t1_7_f(void)
{
	return 0x1e00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_7_v(void)
{
	return 0x0000001F;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_pe_7_f(void)
{
	return 0x1f00;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_gpm_v(void)
{
	return 0x00000013;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_gpm_f(void)
{
	return 0x1300;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_ltp_utlb_0_v(void)
{
	return 0x00000014;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_ltp_utlb_0_f(void)
{
	return 0x1400;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_ltp_utlb_1_v(void)
{
	return 0x00000015;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_ltp_utlb_1_f(void)
{
	return 0x1500;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_ltp_utlb_2_v(void)
{
	return 0x00000016;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_ltp_utlb_2_f(void)
{
	return 0x1600;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_ltp_utlb_3_v(void)
{
	return 0x00000017;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_ltp_utlb_3_f(void)
{
	return 0x1700;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_rgg_utlb_v(void)
{
	return 0x00000018;
}
static inline u32 fifo_intr_mmu_fault_info_client_gpc_rgg_utlb_f(void)
{
	return 0x1800;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_ce0_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_ce0_f(void)
{
	return 0x100;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_ce1_v(void)
{
	return 0x00000002;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_ce1_f(void)
{
	return 0x200;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_dniso_v(void)
{
	return 0x00000003;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_dniso_f(void)
{
	return 0x300;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_fe_v(void)
{
	return 0x00000004;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_fe_f(void)
{
	return 0x400;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_fecs_v(void)
{
	return 0x00000005;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_fecs_f(void)
{
	return 0x500;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_host_v(void)
{
	return 0x00000006;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_host_f(void)
{
	return 0x600;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_host_cpu_v(void)
{
	return 0x00000007;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_host_cpu_f(void)
{
	return 0x700;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_host_cpu_nb_v(void)
{
	return 0x00000008;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_host_cpu_nb_f(void)
{
	return 0x800;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_iso_v(void)
{
	return 0x00000009;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_iso_f(void)
{
	return 0x900;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_mmu_v(void)
{
	return 0x0000000A;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_mmu_f(void)
{
	return 0xa00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_mspdec_v(void)
{
	return 0x0000000B;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_mspdec_f(void)
{
	return 0xb00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_msppp_v(void)
{
	return 0x0000000C;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_msppp_f(void)
{
	return 0xc00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_msvld_v(void)
{
	return 0x0000000D;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_msvld_f(void)
{
	return 0xd00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_niso_v(void)
{
	return 0x0000000E;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_niso_f(void)
{
	return 0xe00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_p2p_v(void)
{
	return 0x0000000F;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_p2p_f(void)
{
	return 0xf00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_pd_v(void)
{
	return 0x00000010;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_pd_f(void)
{
	return 0x1000;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_perf_v(void)
{
	return 0x00000011;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_perf_f(void)
{
	return 0x1100;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_pmu_v(void)
{
	return 0x00000012;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_pmu_f(void)
{
	return 0x1200;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_rastertwod_v(void)
{
	return 0x00000013;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_rastertwod_f(void)
{
	return 0x1300;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_scc_v(void)
{
	return 0x00000014;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_scc_f(void)
{
	return 0x1400;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_scc_nb_v(void)
{
	return 0x00000015;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_scc_nb_f(void)
{
	return 0x1500;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_sec_v(void)
{
	return 0x00000016;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_sec_f(void)
{
	return 0x1600;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_ssync_v(void)
{
	return 0x00000017;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_ssync_f(void)
{
	return 0x1700;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_vip_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_vip_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_grcopy_v(void)
{
	return 0x00000018;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_grcopy_f(void)
{
	return 0x1800;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_ce2_v(void)
{
	return 0x00000018;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_ce2_f(void)
{
	return 0x1800;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_xv_v(void)
{
	return 0x00000019;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_xv_f(void)
{
	return 0x1900;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_mmu_nb_v(void)
{
	return 0x0000001A;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_mmu_nb_f(void)
{
	return 0x1a00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_msenc_v(void)
{
	return 0x0000001B;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_msenc_f(void)
{
	return 0x1b00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_dfalcon_v(void)
{
	return 0x0000001C;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_dfalcon_f(void)
{
	return 0x1c00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_sked_v(void)
{
	return 0x0000001D;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_sked_f(void)
{
	return 0x1d00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_afalcon_v(void)
{
	return 0x0000001E;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_afalcon_f(void)
{
	return 0x1e00;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_dont_care_v(void)
{
	return 0x0000001F;
}
static inline u32 fifo_intr_mmu_fault_info_client_hub_dont_care_f(void)
{
	return 0x1f00;
}
static inline u32 fifo_intr_mmu_fault_info_warp_id_s(void)
{
	return 7;
}
static inline u32 fifo_intr_mmu_fault_info_warp_id_f(u32 v)
{
	return (v & 0x7f) << 16;
}
static inline u32 fifo_intr_mmu_fault_info_warp_id_m(void)
{
	return 0x7f << 16;
}
static inline u32 fifo_intr_mmu_fault_info_warp_id_v(u32 r)
{
	return (r >> 16) & 0x7f;
}
static inline u32 fifo_intr_mmu_fault_info_warp_id_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_info_warp_id_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_mmu_fault_info_gpc_id_s(void)
{
	return 5;
}
static inline u32 fifo_intr_mmu_fault_info_gpc_id_f(u32 v)
{
	return (v & 0x1f) << 24;
}
static inline u32 fifo_intr_mmu_fault_info_gpc_id_m(void)
{
	return 0x1f << 24;
}
static inline u32 fifo_intr_mmu_fault_info_gpc_id_v(u32 r)
{
	return (r >> 24) & 0x1f;
}
static inline u32 fifo_intr_mmu_fault_info_gpc_id_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_mmu_fault_info_gpc_id_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_pbdma_id_r(void)
{
	return 0x000025A0;
}
static inline u32 fifo_intr_pbdma_id_0_s(void)
{
	return 1;
}
static inline u32 fifo_intr_pbdma_id_0_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo_intr_pbdma_id_0_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo_intr_pbdma_id_0_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo_intr_pbdma_id_0_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_pbdma_id_0_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_pbdma_id_0_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_pbdma_id_0_pending_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_pbdma_id_status_s(u32 i)
{
	return 1;
}
static inline u32 fifo_intr_pbdma_id_status_f(u32 v, u32 i)
{
	return (v & 0x1) << (i);
}
static inline u32 fifo_intr_pbdma_id_status_m(u32 i)
{
	return 0x1 << (i);
}
static inline u32 fifo_intr_pbdma_id_status_v(u32 r, u32 i)
{
	return (r >> (i)) & 0x1;
}
static inline u32 fifo_intr_pbdma_id_status__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_intr_pbdma_id_status_not_pending_v(u32 i)
{
	return 0x00000000;
}
static inline u32 fifo_intr_pbdma_id_status_not_pending_f(u32 i)
{
	return (0x00000000 & 0x1) << (i);
}
static inline u32 fifo_intr_pbdma_id_status_pending_v(u32 i)
{
	return 0x00000001;
}
static inline u32 fifo_intr_pbdma_id_status_pending_f(u32 i)
{
	return (0x00000001 & 0x1) << (i);
}
static inline u32 fifo_intr_runlist_r(void)
{
	return 0x00002A00;
}
static inline u32 fifo_intr_runlist_event_0_s(void)
{
	return 1;
}
static inline u32 fifo_intr_runlist_event_0_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo_intr_runlist_event_0_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo_intr_runlist_event_0_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo_intr_runlist_event_0_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_runlist_event_0_not_pending_f(void)
{
	return 0x0;
}
static inline u32 fifo_intr_runlist_event_0_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_runlist_event_0_pending_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_runlist_event_0_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_runlist_event_0_reset_f(void)
{
	return 0x1;
}
static inline u32 fifo_intr_runlist_event__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_intr_runlist_event_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_intr_runlist_event_pending_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_intr_runlist_event_reset_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_fb_timeout_r(void)
{
	return 0x00002A04;
}
static inline u32 fifo_fb_timeout_period_s(void)
{
	return 30;
}
static inline u32 fifo_fb_timeout_period_f(u32 v)
{
	return (v & 0x3fffffff) << 0;
}
static inline u32 fifo_fb_timeout_period_m(void)
{
	return 0x3fffffff << 0;
}
static inline u32 fifo_fb_timeout_period_v(u32 r)
{
	return (r >> 0) & 0x3fffffff;
}
static inline u32 fifo_fb_timeout_period_init_v(void)
{
	return 0x000003ff;
}
static inline u32 fifo_fb_timeout_period_init_f(void)
{
	return 0x3ff;
}
static inline u32 fifo_fb_timeout_period_max_v(void)
{
	return 0x3fffffff;
}
static inline u32 fifo_fb_timeout_period_max_f(void)
{
	return 0x3fffffff;
}
static inline u32 fifo_fb_timeout_detection_s(void)
{
	return 1;
}
static inline u32 fifo_fb_timeout_detection_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo_fb_timeout_detection_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo_fb_timeout_detection_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo_fb_timeout_detection_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_fb_timeout_detection_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_fb_timeout_detection_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_fb_timeout_detection_enabled_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_pb_timeout_r(void)
{
	return 0x00002A08;
}
static inline u32 fifo_pb_timeout_period_s(void)
{
	return 24;
}
static inline u32 fifo_pb_timeout_period_f(u32 v)
{
	return (v & 0xffffff) << 0;
}
static inline u32 fifo_pb_timeout_period_m(void)
{
	return 0xffffff << 0;
}
static inline u32 fifo_pb_timeout_period_v(u32 r)
{
	return (r >> 0) & 0xffffff;
}
static inline u32 fifo_pb_timeout_period_init_v(void)
{
	return 0x00007fff;
}
static inline u32 fifo_pb_timeout_period_init_f(void)
{
	return 0x7fff;
}
static inline u32 fifo_pb_timeout_period_max_v(void)
{
	return 0x00ffffff;
}
static inline u32 fifo_pb_timeout_period_max_f(void)
{
	return 0xffffff;
}
static inline u32 fifo_pb_timeout_detection_s(void)
{
	return 1;
}
static inline u32 fifo_pb_timeout_detection_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo_pb_timeout_detection_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo_pb_timeout_detection_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo_pb_timeout_detection_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pb_timeout_detection_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo_pb_timeout_detection_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_pb_timeout_detection_enabled_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_error_sched_disable_r(void)
{
	return 0x0000262C;
}
static inline u32 fifo_error_sched_disable_runlist_s(u32 i)
{
	return 1;
}
static inline u32 fifo_error_sched_disable_runlist_f(u32 v, u32 i)
{
	return (v & 0x1) << (i);
}
static inline u32 fifo_error_sched_disable_runlist_m(u32 i)
{
	return 0x1 << (i);
}
static inline u32 fifo_error_sched_disable_runlist_v(u32 r, u32 i)
{
	return (r >> (i)) & 0x1;
}
static inline u32 fifo_error_sched_disable_runlist__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_error_sched_disable_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_error_sched_disable_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_error_sched_disable_restart_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_error_sched_disable_0_s(void)
{
	return 1;
}
static inline u32 fifo_error_sched_disable_0_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo_error_sched_disable_0_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo_error_sched_disable_0_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo_error_sched_disable_0_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_error_sched_disable_0_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_error_sched_disable_0_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_error_sched_disable_0_true_f(void)
{
	return 0x1;
}
static inline u32 fifo_error_sched_disable_0_restart_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_error_sched_disable_0_restart_f(void)
{
	return 0x1;
}
static inline u32 fifo_sched_disable_r(void)
{
	return 0x00002630;
}
static inline u32 fifo_sched_disable_runlist_mask_s(void)
{
	return 1;
}
static inline u32 fifo_sched_disable_runlist_mask_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo_sched_disable_runlist_mask_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo_sched_disable_runlist_mask_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo_sched_disable_runlist_mask_init_v(void)
{
	return 0;
}
static inline u32 fifo_sched_disable_runlist_mask_init_f(void)
{
	return 0x0;
}
static inline u32 fifo_sched_disable_engine_mask_s(void)
{
	return 1;
}
static inline u32 fifo_sched_disable_engine_mask_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo_sched_disable_engine_mask_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo_sched_disable_engine_mask_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo_sched_disable_runlist_s(u32 i)
{
	return 1;
}
static inline u32 fifo_sched_disable_runlist_f(u32 v, u32 i)
{
	return (v & 0x1) << (i);
}
static inline u32 fifo_sched_disable_runlist_m(u32 i)
{
	return 0x1 << (i);
}
static inline u32 fifo_sched_disable_runlist_v(u32 r, u32 i)
{
	return (r >> (i)) & 0x1;
}
static inline u32 fifo_sched_disable_runlist__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_sched_disable_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_sched_disable_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_sched_disable_restart_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_preempt_r(void)
{
	return 0x00002634;
}
static inline u32 fifo_preempt_id_s(void)
{
	return 12;
}
static inline u32 fifo_preempt_id_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 fifo_preempt_id_m(void)
{
	return 0xfff << 0;
}
static inline u32 fifo_preempt_id_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 fifo_preempt_id_null_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_preempt_id_null_f(void)
{
	return 0x0;
}
static inline u32 fifo_preempt_id_hw_s(void)
{
	return 7;
}
static inline u32 fifo_preempt_id_hw_f(u32 v)
{
	return (v & 0x7f) << 0;
}
static inline u32 fifo_preempt_id_hw_m(void)
{
	return 0x7f << 0;
}
static inline u32 fifo_preempt_id_hw_v(u32 r)
{
	return (r >> 0) & 0x7f;
}
static inline u32 fifo_preempt_id_hw_null_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_preempt_id_hw_null_f(void)
{
	return 0x0;
}
static inline u32 fifo_preempt_pending_s(void)
{
	return 1;
}
static inline u32 fifo_preempt_pending_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 fifo_preempt_pending_m(void)
{
	return 0x1 << 20;
}
static inline u32 fifo_preempt_pending_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 fifo_preempt_pending_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_preempt_pending_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_preempt_pending_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_preempt_pending_true_f(void)
{
	return 0x100000;
}
static inline u32 fifo_preempt_type_s(void)
{
	return 2;
}
static inline u32 fifo_preempt_type_f(u32 v)
{
	return (v & 0x3) << 24;
}
static inline u32 fifo_preempt_type_m(void)
{
	return 0x3 << 24;
}
static inline u32 fifo_preempt_type_v(u32 r)
{
	return (r >> 24) & 0x3;
}
static inline u32 fifo_preempt_type_channel_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_preempt_type_channel_f(void)
{
	return 0x0;
}
static inline u32 fifo_preempt_type_tsg_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_preempt_type_tsg_f(void)
{
	return 0x1000000;
}
static inline u32 fifo_preempt_chid_s(void)
{
	return 12;
}
static inline u32 fifo_preempt_chid_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 fifo_preempt_chid_m(void)
{
	return 0xfff << 0;
}
static inline u32 fifo_preempt_chid_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 fifo_preempt_chid_null_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_preempt_chid_null_f(void)
{
	return 0x0;
}
static inline u32 fifo_trigger_mmu_fault_r(u32 i)
{
	return 0x00002A30+(i)*4;
}
static inline u32 fifo_trigger_mmu_fault__size_1_v(void)
{
	return 2;
}
static inline u32 fifo_trigger_mmu_fault_id_s(void)
{
	return 5;
}
static inline u32 fifo_trigger_mmu_fault_id_f(u32 v)
{
	return (v & 0x1f) << 0;
}
static inline u32 fifo_trigger_mmu_fault_id_m(void)
{
	return 0x1f << 0;
}
static inline u32 fifo_trigger_mmu_fault_id_v(u32 r)
{
	return (r >> 0) & 0x1f;
}
static inline u32 fifo_trigger_mmu_fault_id_init_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_trigger_mmu_fault_id_init_f(void)
{
	return 0x0;
}
static inline u32 fifo_trigger_mmu_fault_enable_s(void)
{
	return 1;
}
static inline u32 fifo_trigger_mmu_fault_enable_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 fifo_trigger_mmu_fault_enable_m(void)
{
	return 0x1 << 8;
}
static inline u32 fifo_trigger_mmu_fault_enable_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 fifo_trigger_mmu_fault_enable_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_trigger_mmu_fault_enable_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_trigger_mmu_fault_enable_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_trigger_mmu_fault_enable_true_f(void)
{
	return 0x100;
}
static inline u32 fifo_engine_status_r(u32 i)
{
	return 0x00002640+(i)*8;
}
static inline u32 fifo_engine_status__size_1_v(void)
{
	return 2;
}
static inline u32 fifo_engine_status_id_s(void)
{
	return 12;
}
static inline u32 fifo_engine_status_id_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 fifo_engine_status_id_m(void)
{
	return 0xfff << 0;
}
static inline u32 fifo_engine_status_id_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 fifo_engine_status_id_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_id_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_id_hw_s(void)
{
	return 7;
}
static inline u32 fifo_engine_status_id_hw_f(u32 v)
{
	return (v & 0x7f) << 0;
}
static inline u32 fifo_engine_status_id_hw_m(void)
{
	return 0x7f << 0;
}
static inline u32 fifo_engine_status_id_hw_v(u32 r)
{
	return (r >> 0) & 0x7f;
}
static inline u32 fifo_engine_status_id_hw_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_id_hw_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_id_type_s(void)
{
	return 1;
}
static inline u32 fifo_engine_status_id_type_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 fifo_engine_status_id_type_m(void)
{
	return 0x1 << 12;
}
static inline u32 fifo_engine_status_id_type_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 fifo_engine_status_id_type_chid_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_id_type_chid_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_id_type_tsgid_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_engine_status_id_type_tsgid_f(void)
{
	return 0x1000;
}
static inline u32 fifo_engine_status_ctx_status_s(void)
{
	return 3;
}
static inline u32 fifo_engine_status_ctx_status_f(u32 v)
{
	return (v & 0x7) << 13;
}
static inline u32 fifo_engine_status_ctx_status_m(void)
{
	return 0x7 << 13;
}
static inline u32 fifo_engine_status_ctx_status_v(u32 r)
{
	return (r >> 13) & 0x7;
}
static inline u32 fifo_engine_status_ctx_status_invalid_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_ctx_status_invalid_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_ctx_status_valid_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_engine_status_ctx_status_valid_f(void)
{
	return 0x2000;
}
static inline u32 fifo_engine_status_ctx_status_ctxsw_load_v(void)
{
	return 0x00000005;
}
static inline u32 fifo_engine_status_ctx_status_ctxsw_load_f(void)
{
	return 0xa000;
}
static inline u32 fifo_engine_status_ctx_status_ctxsw_save_v(void)
{
	return 0x00000006;
}
static inline u32 fifo_engine_status_ctx_status_ctxsw_save_f(void)
{
	return 0xc000;
}
static inline u32 fifo_engine_status_ctx_status_ctxsw_switch_v(void)
{
	return 0x00000007;
}
static inline u32 fifo_engine_status_ctx_status_ctxsw_switch_f(void)
{
	return 0xe000;
}
static inline u32 fifo_engine_status_next_id_s(void)
{
	return 12;
}
static inline u32 fifo_engine_status_next_id_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 fifo_engine_status_next_id_m(void)
{
	return 0xfff << 16;
}
static inline u32 fifo_engine_status_next_id_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 fifo_engine_status_next_id_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_next_id_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_next_id_hw_s(void)
{
	return 7;
}
static inline u32 fifo_engine_status_next_id_hw_f(u32 v)
{
	return (v & 0x7f) << 16;
}
static inline u32 fifo_engine_status_next_id_hw_m(void)
{
	return 0x7f << 16;
}
static inline u32 fifo_engine_status_next_id_hw_v(u32 r)
{
	return (r >> 16) & 0x7f;
}
static inline u32 fifo_engine_status_next_id_hw_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_next_id_hw_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_next_id_type_s(void)
{
	return 1;
}
static inline u32 fifo_engine_status_next_id_type_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 fifo_engine_status_next_id_type_m(void)
{
	return 0x1 << 28;
}
static inline u32 fifo_engine_status_next_id_type_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 fifo_engine_status_next_id_type_chid_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_next_id_type_chid_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_next_id_type_tsgid_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_engine_status_next_id_type_tsgid_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_engine_status_faulted_s(void)
{
	return 1;
}
static inline u32 fifo_engine_status_faulted_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 fifo_engine_status_faulted_m(void)
{
	return 0x1 << 30;
}
static inline u32 fifo_engine_status_faulted_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 fifo_engine_status_faulted_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_faulted_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_faulted_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_engine_status_faulted_true_f(void)
{
	return 0x40000000;
}
static inline u32 fifo_engine_status_engine_s(void)
{
	return 1;
}
static inline u32 fifo_engine_status_engine_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo_engine_status_engine_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo_engine_status_engine_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo_engine_status_engine_idle_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_engine_idle_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_engine_busy_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_engine_status_engine_busy_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_engine_status_ctxsw_s(void)
{
	return 1;
}
static inline u32 fifo_engine_status_ctxsw_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 fifo_engine_status_ctxsw_m(void)
{
	return 0x1 << 15;
}
static inline u32 fifo_engine_status_ctxsw_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 fifo_engine_status_ctxsw_not_in_progress_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_engine_status_ctxsw_not_in_progress_f(void)
{
	return 0x0;
}
static inline u32 fifo_engine_status_ctxsw_in_progress_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_engine_status_ctxsw_in_progress_f(void)
{
	return 0x8000;
}
static inline u32 fifo__junk0_r(u32 i)
{
	return 0x00002644+(i)*8;
}
static inline u32 fifo__junk0__size_1_v(void)
{
	return 2;
}
static inline u32 fifo__junk0_if_en_s(void)
{
	return 1;
}
static inline u32 fifo__junk0_if_en_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 fifo__junk0_if_en_m(void)
{
	return 0x1 << 0;
}
static inline u32 fifo__junk0_if_en_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 fifo__junk0_if_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk0_if_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk0_if_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 fifo__junk0_if_en_enabled_f(void)
{
	return 0x1;
}
static inline u32 fifo__junk0_no_credits_s(void)
{
	return 1;
}
static inline u32 fifo__junk0_no_credits_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 fifo__junk0_no_credits_m(void)
{
	return 0x1 << 1;
}
static inline u32 fifo__junk0_no_credits_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 fifo__junk0_no_credits_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk0_no_credits_false_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk0_no_credits_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo__junk0_no_credits_true_f(void)
{
	return 0x2;
}
static inline u32 fifo__junk0_wfi_s(void)
{
	return 1;
}
static inline u32 fifo__junk0_wfi_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 fifo__junk0_wfi_m(void)
{
	return 0x1 << 2;
}
static inline u32 fifo__junk0_wfi_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 fifo__junk0_wfi_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk0_wfi_false_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk0_wfi_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo__junk0_wfi_true_f(void)
{
	return 0x4;
}
static inline u32 fifo__junk0_intr_s(void)
{
	return 1;
}
static inline u32 fifo__junk0_intr_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 fifo__junk0_intr_m(void)
{
	return 0x1 << 3;
}
static inline u32 fifo__junk0_intr_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 fifo__junk0_intr_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk0_intr_false_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk0_intr_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo__junk0_intr_true_f(void)
{
	return 0x8;
}
static inline u32 fifo__junk1_r(u32 i)
{
	return 0x00002680+(i)*4;
}
static inline u32 fifo__junk1__size_1_v(void)
{
	return 2;
}
static inline u32 fifo__junk1_ptr_s(void)
{
	return 28;
}
static inline u32 fifo__junk1_ptr_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 fifo__junk1_ptr_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 fifo__junk1_ptr_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 fifo__junk1_ptr_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk1_ptr_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk1_target_s(void)
{
	return 2;
}
static inline u32 fifo__junk1_target_f(u32 v)
{
	return (v & 0x3) << 28;
}
static inline u32 fifo__junk1_target_m(void)
{
	return 0x3 << 28;
}
static inline u32 fifo__junk1_target_v(u32 r)
{
	return (r >> 28) & 0x3;
}
static inline u32 fifo__junk1_target_vid_mem_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk1_target_vid_mem_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk1_target_sys_mem_coherent_v(void)
{
	return 0x00000002;
}
static inline u32 fifo__junk1_target_sys_mem_coherent_f(void)
{
	return 0x20000000;
}
static inline u32 fifo__junk1_target_sys_mem_noncoherent_v(void)
{
	return 0x00000003;
}
static inline u32 fifo__junk1_target_sys_mem_noncoherent_f(void)
{
	return 0x30000000;
}
static inline u32 fifo__junk1_valid_s(void)
{
	return 1;
}
static inline u32 fifo__junk1_valid_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo__junk1_valid_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo__junk1_valid_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo__junk1_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk1_valid_false_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk1_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo__junk1_valid_true_f(void)
{
	return 0x80000000;
}
static inline u32 fifo__junk2_r(u32 i)
{
	return 0x00003000+(i)*4;
}
static inline u32 fifo__junk2__size_1_v(void)
{
	return 2;
}
static inline u32 fifo__junk2_ptr_s(void)
{
	return 28;
}
static inline u32 fifo__junk2_ptr_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 fifo__junk2_ptr_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 fifo__junk2_ptr_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 fifo__junk2_ptr_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk2_ptr_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk2_target_s(void)
{
	return 2;
}
static inline u32 fifo__junk2_target_f(u32 v)
{
	return (v & 0x3) << 28;
}
static inline u32 fifo__junk2_target_m(void)
{
	return 0x3 << 28;
}
static inline u32 fifo__junk2_target_v(u32 r)
{
	return (r >> 28) & 0x3;
}
static inline u32 fifo__junk2_target_vid_mem_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk2_target_vid_mem_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk2_target_sys_mem_coherent_v(void)
{
	return 0x00000002;
}
static inline u32 fifo__junk2_target_sys_mem_coherent_f(void)
{
	return 0x20000000;
}
static inline u32 fifo__junk2_target_sys_mem_noncoherent_v(void)
{
	return 0x00000003;
}
static inline u32 fifo__junk2_target_sys_mem_noncoherent_f(void)
{
	return 0x30000000;
}
static inline u32 fifo__junk2_valid_s(void)
{
	return 1;
}
static inline u32 fifo__junk2_valid_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo__junk2_valid_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo__junk2_valid_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo__junk2_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk2_valid_false_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk2_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo__junk2_valid_true_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_pbdma_status_r(u32 i)
{
	return 0x00003080+(i)*4;
}
static inline u32 fifo_pbdma_status__size_1_v(void)
{
	return 1;
}
static inline u32 fifo_pbdma_status_id_s(void)
{
	return 12;
}
static inline u32 fifo_pbdma_status_id_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 fifo_pbdma_status_id_m(void)
{
	return 0xfff << 0;
}
static inline u32 fifo_pbdma_status_id_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 fifo_pbdma_status_id_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_id_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_id_hw_s(void)
{
	return 7;
}
static inline u32 fifo_pbdma_status_id_hw_f(u32 v)
{
	return (v & 0x7f) << 0;
}
static inline u32 fifo_pbdma_status_id_hw_m(void)
{
	return 0x7f << 0;
}
static inline u32 fifo_pbdma_status_id_hw_v(u32 r)
{
	return (r >> 0) & 0x7f;
}
static inline u32 fifo_pbdma_status_id_hw_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_id_hw_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_chid_s(void)
{
	return 12;
}
static inline u32 fifo_pbdma_status_chid_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 fifo_pbdma_status_chid_m(void)
{
	return 0xfff << 0;
}
static inline u32 fifo_pbdma_status_chid_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 fifo_pbdma_status_chid_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_chid_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_id_type_s(void)
{
	return 1;
}
static inline u32 fifo_pbdma_status_id_type_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 fifo_pbdma_status_id_type_m(void)
{
	return 0x1 << 12;
}
static inline u32 fifo_pbdma_status_id_type_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 fifo_pbdma_status_id_type_chid_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_id_type_chid_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_id_type_tsgid_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_pbdma_status_id_type_tsgid_f(void)
{
	return 0x1000;
}
static inline u32 fifo_pbdma_status_chan_status_s(void)
{
	return 3;
}
static inline u32 fifo_pbdma_status_chan_status_f(u32 v)
{
	return (v & 0x7) << 13;
}
static inline u32 fifo_pbdma_status_chan_status_m(void)
{
	return 0x7 << 13;
}
static inline u32 fifo_pbdma_status_chan_status_v(u32 r)
{
	return (r >> 13) & 0x7;
}
static inline u32 fifo_pbdma_status_chan_status_invalid_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_chan_status_invalid_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_chan_status_valid_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_pbdma_status_chan_status_valid_f(void)
{
	return 0x2000;
}
static inline u32 fifo_pbdma_status_chan_status_chsw_load_v(void)
{
	return 0x00000005;
}
static inline u32 fifo_pbdma_status_chan_status_chsw_load_f(void)
{
	return 0xa000;
}
static inline u32 fifo_pbdma_status_chan_status_chsw_save_v(void)
{
	return 0x00000006;
}
static inline u32 fifo_pbdma_status_chan_status_chsw_save_f(void)
{
	return 0xc000;
}
static inline u32 fifo_pbdma_status_chan_status_chsw_switch_v(void)
{
	return 0x00000007;
}
static inline u32 fifo_pbdma_status_chan_status_chsw_switch_f(void)
{
	return 0xe000;
}
static inline u32 fifo_pbdma_status_next_id_s(void)
{
	return 12;
}
static inline u32 fifo_pbdma_status_next_id_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 fifo_pbdma_status_next_id_m(void)
{
	return 0xfff << 16;
}
static inline u32 fifo_pbdma_status_next_id_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 fifo_pbdma_status_next_id_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_next_id_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_next_chid_s(void)
{
	return 12;
}
static inline u32 fifo_pbdma_status_next_chid_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 fifo_pbdma_status_next_chid_m(void)
{
	return 0xfff << 16;
}
static inline u32 fifo_pbdma_status_next_chid_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 fifo_pbdma_status_next_chid_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_next_chid_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_next_id_hw_s(void)
{
	return 7;
}
static inline u32 fifo_pbdma_status_next_id_hw_f(u32 v)
{
	return (v & 0x7f) << 16;
}
static inline u32 fifo_pbdma_status_next_id_hw_m(void)
{
	return 0x7f << 16;
}
static inline u32 fifo_pbdma_status_next_id_hw_v(u32 r)
{
	return (r >> 16) & 0x7f;
}
static inline u32 fifo_pbdma_status_next_id_hw_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_next_id_hw_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_next_id_type_s(void)
{
	return 1;
}
static inline u32 fifo_pbdma_status_next_id_type_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 fifo_pbdma_status_next_id_type_m(void)
{
	return 0x1 << 28;
}
static inline u32 fifo_pbdma_status_next_id_type_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 fifo_pbdma_status_next_id_type_chid_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_next_id_type_chid_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_next_id_type_tsgid_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_pbdma_status_next_id_type_tsgid_f(void)
{
	return 0x10000000;
}
static inline u32 fifo_pbdma_status_engine_reset_s(void)
{
	return 1;
}
static inline u32 fifo_pbdma_status_engine_reset_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo_pbdma_status_engine_reset_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo_pbdma_status_engine_reset_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo_pbdma_status_engine_reset_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_engine_reset_false_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_engine_reset_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_pbdma_status_engine_reset_true_f(void)
{
	return 0x80000000;
}
static inline u32 fifo_pbdma_status_chsw_s(void)
{
	return 1;
}
static inline u32 fifo_pbdma_status_chsw_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 fifo_pbdma_status_chsw_m(void)
{
	return 0x1 << 15;
}
static inline u32 fifo_pbdma_status_chsw_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 fifo_pbdma_status_chsw_not_in_progress_v(void)
{
	return 0x00000000;
}
static inline u32 fifo_pbdma_status_chsw_not_in_progress_f(void)
{
	return 0x0;
}
static inline u32 fifo_pbdma_status_chsw_in_progress_v(void)
{
	return 0x00000001;
}
static inline u32 fifo_pbdma_status_chsw_in_progress_f(void)
{
	return 0x8000;
}
static inline u32 fifo__junk3_r(u32 i)
{
	return 0x00002790+(i)*4;
}
static inline u32 fifo__junk3__size_1_v(void)
{
	return 1;
}
static inline u32 fifo__junk3_ptr_s(void)
{
	return 28;
}
static inline u32 fifo__junk3_ptr_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 fifo__junk3_ptr_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 fifo__junk3_ptr_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 fifo__junk3_ptr_zero_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk3_ptr_zero_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk3_target_s(void)
{
	return 2;
}
static inline u32 fifo__junk3_target_f(u32 v)
{
	return (v & 0x3) << 28;
}
static inline u32 fifo__junk3_target_m(void)
{
	return 0x3 << 28;
}
static inline u32 fifo__junk3_target_v(u32 r)
{
	return (r >> 28) & 0x3;
}
static inline u32 fifo__junk3_target_vid_mem_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk3_target_vid_mem_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk3_target_sys_mem_coherent_v(void)
{
	return 0x00000002;
}
static inline u32 fifo__junk3_target_sys_mem_coherent_f(void)
{
	return 0x20000000;
}
static inline u32 fifo__junk3_target_sys_mem_noncoherent_v(void)
{
	return 0x00000003;
}
static inline u32 fifo__junk3_target_sys_mem_noncoherent_f(void)
{
	return 0x30000000;
}
static inline u32 fifo__junk3_valid_s(void)
{
	return 1;
}
static inline u32 fifo__junk3_valid_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 fifo__junk3_valid_m(void)
{
	return 0x1 << 31;
}
static inline u32 fifo__junk3_valid_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 fifo__junk3_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 fifo__junk3_valid_false_f(void)
{
	return 0x0;
}
static inline u32 fifo__junk3_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 fifo__junk3_valid_true_f(void)
{
	return 0x80000000;
}

#endif /* __hw_fifo_gk20a_h__ */
