#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Feb 25 07:05:30 2019
# Process ID: 14524
# Current directory: U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14760 U:\401_Computer_Architecture\mips_fpga_nexsys4_ddr\mips.xpr
# Log file: U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/vivado.log
# Journal file: U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'mips.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 821.301 ; gain = 85.668
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 906.559 ; gain = 75.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'imem' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'dmem' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (15#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
INFO: [Synth 8-3491] module 'display_hex' declared at 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/display_hex.vhd:5' bound to instance 'display' of component 'display_hex' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/computer_top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'display_hex' [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/display_hex.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'display_hex' (16#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'computer_top' (17#1) [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 951.121 ; gain = 120.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 951.121 ; gain = 120.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 951.121 ; gain = 120.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1320.781 ; gain = 489.676
62 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1320.781 ; gain = 489.676
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imem
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sl2
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_top
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_mem_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmem
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aludec
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maindec
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/computer_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity computer_top
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signext
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/display_hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_hex
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flopr
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/Desktop/mips_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behave of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture asynchronous of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behave of entity xil_defaultlib.adder [\adder(width=32)\]
Compiling architecture behave of entity xil_defaultlib.sl2 [\sl2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.regfile [\regfile(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=5)\]
Compiling architecture behave of entity xil_defaultlib.signext [\signext(width=32)\]
Compiling architecture behave of entity xil_defaultlib.alu [\alu(width=32)\]
Compiling architecture struct of entity xil_defaultlib.datapath [\datapath(width=32)\]
Compiling architecture struct of entity xil_defaultlib.mips [\mips(width=32)\]
Compiling architecture behave of entity xil_defaultlib.imem [\imem(width=32)\]
Compiling architecture behave of entity xil_defaultlib.dmem [\dmem(width=32)\]
Compiling architecture mips_top of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture mips_testbench of entity xil_defaultlib.mips_testbench
Built simulation snapshot mips_testbench_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/xsim.dir/mips_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/xsim.dir/mips_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 25 07:28:12 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 25 07:28:12 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1362.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/401_Computer_Architecture/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_testbench_behav -key {Behavioral:sim_1:Functional:mips_testbench} -tclbatch {mips_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mips_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1371.070 ; gain = 8.320
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1377.016 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 25 07:49:01 2019...
