|spi_test
clk_gps <= clk_generater2:inst4.clk_gps
clk_ca <= clk_gps_ca_10M:inst5.clk_ca_1023
clk_in => clk_gps_ca_10M:inst5.clkin
clk_in => rst_generater:inst.clk
clk_in => STM32_CPLD_SPI:inst6.main_clk
rst <= rst_generater:inst.rst
pps => rst_generater:inst.pps
pps => test:inst8.pps
transmit_enable => rst_generater:inst.transmit_enble
transmit_enable => test:inst8.transmit_en
spi_clk => STM32_CPLD_SPI:inst6.spi_clk
spi_cs => STM32_CPLD_SPI:inst6.spi_cs
spi_mosi => STM32_CPLD_SPI:inst6.spi_mosi
code_out <= pn_generater:inst1.code_out
ss_data <= spread_spectrum:inst3.ss_data
gps_data <= gps_read:inst2.gps_data
spi_miso <= STM32_CPLD_SPI:inst6.spi_miso
led <= STM32_CPLD_SPI:inst6.led
pps_out <= test:inst8.pps_out
transmit_enable_out <= test:inst8.transmit_en_out


|spi_test|clk_generater2:inst4
clk_in => clk_gps~reg0.CLK
clk_in => clk_reg.CLK
clk_in => count1[0].CLK
clk_in => count1[1].CLK
clk_in => count1[2].CLK
clk_in => count1[3].CLK
clk_in => count1[4].CLK
clk_in => count1[5].CLK
clk_in => count1[6].CLK
clk_in => count1[7].CLK
clk_in => count1[8].CLK
clk_in => count1[9].CLK
clk_in => count1[10].CLK
clk_in => count1[11].CLK
clk_in => count1[12].CLK
clk_in => count1[13].CLK
clk_in => count1[14].CLK
clk_in => count1[15].CLK
clk_in => count1[16].CLK
clk_in => count1[17].CLK
clk_in => count1[18].CLK
clk_in => count1[19].CLK
rst => clk_reg.ACLR
rst => count1[0].ACLR
rst => count1[1].ACLR
rst => count1[2].ACLR
rst => count1[3].ACLR
rst => count1[4].ACLR
rst => count1[5].ACLR
rst => count1[6].ACLR
rst => count1[7].ACLR
rst => count1[8].ACLR
rst => count1[9].ACLR
rst => count1[10].ACLR
rst => count1[11].ACLR
rst => count1[12].ACLR
rst => count1[13].ACLR
rst => count1[14].ACLR
rst => count1[15].ACLR
rst => count1[16].ACLR
rst => count1[17].ACLR
rst => count1[18].ACLR
rst => count1[19].ACLR
rst => clk_gps~reg0.ENA
clk_gps <= clk_gps~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|clk_gps_ca_10M:inst5
clkin => clk_ca_1023~reg0.CLK
clkin => gps_c_code_nco[1].CLK
clkin => gps_c_code_nco[2].CLK
clkin => gps_c_code_nco[3].CLK
clkin => gps_c_code_nco[4].CLK
clkin => gps_c_code_nco[5].CLK
clkin => gps_c_code_nco[6].CLK
clkin => gps_c_code_nco[7].CLK
clkin => gps_c_code_nco[8].CLK
clkin => gps_c_code_nco[9].CLK
clkin => gps_c_code_nco[10].CLK
clkin => gps_c_code_nco[11].CLK
clkin => gps_c_code_nco[12].CLK
clkin => gps_c_code_nco[13].CLK
clkin => gps_c_code_nco[14].CLK
clkin => gps_c_code_nco[15].CLK
clkin => gps_c_code_nco[16].CLK
clkin => gps_c_code_nco[17].CLK
clkin => gps_c_code_nco[18].CLK
clkin => gps_c_code_nco[19].CLK
clkin => gps_c_code_nco[20].CLK
clkin => gps_c_code_nco[21].CLK
clkin => gps_c_code_nco[22].CLK
clkin => gps_c_code_nco[23].CLK
clkin => gps_c_code_nco[24].CLK
clkin => gps_c_code_nco[25].CLK
clkin => gps_c_code_nco[26].CLK
clkin => gps_c_code_nco[27].CLK
clkin => gps_c_code_nco[28].CLK
clkin => gps_c_code_nco[29].CLK
clkin => gps_c_code_nco[30].CLK
clkin => gps_c_code_nco[31].CLK
clkin => gps_c_code_nco[32].CLK
clk_ca_1023 <= clk_ca_1023~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => gps_c_code_nco[1].ACLR
rst => gps_c_code_nco[2].ACLR
rst => gps_c_code_nco[3].ACLR
rst => gps_c_code_nco[4].ACLR
rst => gps_c_code_nco[5].ACLR
rst => gps_c_code_nco[6].ACLR
rst => gps_c_code_nco[7].ACLR
rst => gps_c_code_nco[8].ACLR
rst => gps_c_code_nco[9].ACLR
rst => gps_c_code_nco[10].ACLR
rst => gps_c_code_nco[11].ACLR
rst => gps_c_code_nco[12].ACLR
rst => gps_c_code_nco[13].ACLR
rst => gps_c_code_nco[14].ACLR
rst => gps_c_code_nco[15].ACLR
rst => gps_c_code_nco[16].ACLR
rst => gps_c_code_nco[17].ACLR
rst => gps_c_code_nco[18].ACLR
rst => gps_c_code_nco[19].ACLR
rst => gps_c_code_nco[20].ACLR
rst => gps_c_code_nco[21].ACLR
rst => gps_c_code_nco[22].ACLR
rst => gps_c_code_nco[23].ACLR
rst => gps_c_code_nco[24].ACLR
rst => gps_c_code_nco[25].ACLR
rst => gps_c_code_nco[26].ACLR
rst => gps_c_code_nco[27].ACLR
rst => gps_c_code_nco[28].ACLR
rst => gps_c_code_nco[29].ACLR
rst => gps_c_code_nco[30].ACLR
rst => gps_c_code_nco[31].ACLR
rst => gps_c_code_nco[32].PRESET
rst => clk_ca_1023~reg0.ACLR


|spi_test|rst_generater:inst
clk => channel_number[0]~reg0.CLK
clk => channel_number[1]~reg0.CLK
clk => channel_number[2]~reg0.CLK
clk => channel_number[3]~reg0.CLK
clk => rst~reg0.CLK
pps => rst.OUTPUTSELECT
pps => channel_number.OUTPUTSELECT
pps => channel_number.OUTPUTSELECT
pps => channel_number.OUTPUTSELECT
pps => channel_number.OUTPUTSELECT
transmit_enble => rst.OUTPUTSELECT
transmit_enble => channel_number.OUTPUTSELECT
transmit_enble => channel_number.OUTPUTSELECT
transmit_enble => channel_number.OUTPUTSELECT
transmit_enble => channel_number.OUTPUTSELECT
gps_data_channel_number[0] => channel_number.DATAB
gps_data_channel_number[1] => channel_number.DATAB
gps_data_channel_number[2] => channel_number.DATAB
gps_data_channel_number[3] => channel_number.DATAB
rst <= rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_number[0] <= channel_number[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_number[1] <= channel_number[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_number[2] <= channel_number[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_number[3] <= channel_number[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|STM32_CPLD_SPI:inst6
main_clk => out_data[0].CLK
main_clk => out_data[1].CLK
main_clk => out_data[2].CLK
main_clk => out_data[3].CLK
main_clk => out_data[4].CLK
main_clk => out_data[5].CLK
main_clk => out_data[6].CLK
main_clk => out_data[7].CLK
main_clk => cnt[0].CLK
main_clk => cnt[1].CLK
main_clk => cnt[2].CLK
main_clk => cmd_reg[0].CLK
main_clk => cmd_reg[1].CLK
main_clk => cmd_reg[2].CLK
main_clk => cmd_reg[3].CLK
main_clk => cmd_reg[4].CLK
main_clk => cmd_reg[5].CLK
main_clk => cmd_reg[6].CLK
main_clk => cmd_reg[7].CLK
main_clk => ARM_FPGA_REG[0][0].CLK
main_clk => ARM_FPGA_REG[0][1].CLK
main_clk => ARM_FPGA_REG[0][2].CLK
main_clk => ARM_FPGA_REG[0][3].CLK
main_clk => ARM_FPGA_REG[0][4].CLK
main_clk => ARM_FPGA_REG[0][5].CLK
main_clk => ARM_FPGA_REG[0][6].CLK
main_clk => ARM_FPGA_REG[0][7].CLK
main_clk => ARM_FPGA_REG[1][0].CLK
main_clk => ARM_FPGA_REG[1][1].CLK
main_clk => ARM_FPGA_REG[1][2].CLK
main_clk => ARM_FPGA_REG[1][3].CLK
main_clk => ARM_FPGA_REG[1][4].CLK
main_clk => ARM_FPGA_REG[1][5].CLK
main_clk => ARM_FPGA_REG[1][6].CLK
main_clk => ARM_FPGA_REG[1][7].CLK
main_clk => ARM_FPGA_REG[2][0].CLK
main_clk => ARM_FPGA_REG[2][1].CLK
main_clk => ARM_FPGA_REG[2][2].CLK
main_clk => ARM_FPGA_REG[2][3].CLK
main_clk => ARM_FPGA_REG[2][4].CLK
main_clk => ARM_FPGA_REG[2][5].CLK
main_clk => ARM_FPGA_REG[2][6].CLK
main_clk => ARM_FPGA_REG[2][7].CLK
main_clk => ARM_FPGA_REG[3][0].CLK
main_clk => ARM_FPGA_REG[3][1].CLK
main_clk => ARM_FPGA_REG[3][2].CLK
main_clk => ARM_FPGA_REG[3][3].CLK
main_clk => ARM_FPGA_REG[3][4].CLK
main_clk => ARM_FPGA_REG[3][5].CLK
main_clk => ARM_FPGA_REG[3][6].CLK
main_clk => ARM_FPGA_REG[3][7].CLK
main_clk => ARM_FPGA_REG[4][0].CLK
main_clk => ARM_FPGA_REG[4][1].CLK
main_clk => ARM_FPGA_REG[4][2].CLK
main_clk => ARM_FPGA_REG[4][3].CLK
main_clk => ARM_FPGA_REG[4][4].CLK
main_clk => ARM_FPGA_REG[4][5].CLK
main_clk => ARM_FPGA_REG[4][6].CLK
main_clk => ARM_FPGA_REG[4][7].CLK
main_clk => ARM_FPGA_REG[5][0].CLK
main_clk => ARM_FPGA_REG[5][1].CLK
main_clk => ARM_FPGA_REG[5][2].CLK
main_clk => ARM_FPGA_REG[5][3].CLK
main_clk => ARM_FPGA_REG[5][4].CLK
main_clk => ARM_FPGA_REG[5][5].CLK
main_clk => ARM_FPGA_REG[5][6].CLK
main_clk => ARM_FPGA_REG[5][7].CLK
main_clk => ARM_FPGA_REG[6][0].CLK
main_clk => ARM_FPGA_REG[6][1].CLK
main_clk => ARM_FPGA_REG[6][2].CLK
main_clk => ARM_FPGA_REG[6][3].CLK
main_clk => ARM_FPGA_REG[6][4].CLK
main_clk => ARM_FPGA_REG[6][5].CLK
main_clk => ARM_FPGA_REG[6][6].CLK
main_clk => ARM_FPGA_REG[6][7].CLK
main_clk => ARM_FPGA_REG[7][0].CLK
main_clk => ARM_FPGA_REG[7][1].CLK
main_clk => ARM_FPGA_REG[7][2].CLK
main_clk => ARM_FPGA_REG[7][3].CLK
main_clk => ARM_FPGA_REG[7][4].CLK
main_clk => ARM_FPGA_REG[7][5].CLK
main_clk => ARM_FPGA_REG[7][6].CLK
main_clk => ARM_FPGA_REG[7][7].CLK
main_clk => ARM_FPGA_REG[8][0].CLK
main_clk => ARM_FPGA_REG[8][1].CLK
main_clk => ARM_FPGA_REG[8][2].CLK
main_clk => ARM_FPGA_REG[8][3].CLK
main_clk => ARM_FPGA_REG[8][4].CLK
main_clk => ARM_FPGA_REG[8][5].CLK
main_clk => ARM_FPGA_REG[8][6].CLK
main_clk => ARM_FPGA_REG[8][7].CLK
main_clk => ARM_FPGA_REG[9][0].CLK
main_clk => ARM_FPGA_REG[9][1].CLK
main_clk => ARM_FPGA_REG[9][2].CLK
main_clk => ARM_FPGA_REG[9][3].CLK
main_clk => ARM_FPGA_REG[9][4].CLK
main_clk => ARM_FPGA_REG[9][5].CLK
main_clk => ARM_FPGA_REG[9][6].CLK
main_clk => ARM_FPGA_REG[9][7].CLK
main_clk => ARM_FPGA_REG[10][0].CLK
main_clk => ARM_FPGA_REG[10][1].CLK
main_clk => ARM_FPGA_REG[10][2].CLK
main_clk => ARM_FPGA_REG[10][3].CLK
main_clk => ARM_FPGA_REG[10][4].CLK
main_clk => ARM_FPGA_REG[10][5].CLK
main_clk => ARM_FPGA_REG[10][6].CLK
main_clk => ARM_FPGA_REG[10][7].CLK
main_clk => ARM_FPGA_REG[11][0].CLK
main_clk => ARM_FPGA_REG[11][1].CLK
main_clk => ARM_FPGA_REG[11][2].CLK
main_clk => ARM_FPGA_REG[11][3].CLK
main_clk => ARM_FPGA_REG[11][4].CLK
main_clk => ARM_FPGA_REG[11][5].CLK
main_clk => ARM_FPGA_REG[11][6].CLK
main_clk => ARM_FPGA_REG[11][7].CLK
main_clk => ARM_FPGA_REG[12][0].CLK
main_clk => ARM_FPGA_REG[12][1].CLK
main_clk => ARM_FPGA_REG[12][2].CLK
main_clk => ARM_FPGA_REG[12][3].CLK
main_clk => ARM_FPGA_REG[12][4].CLK
main_clk => ARM_FPGA_REG[12][5].CLK
main_clk => ARM_FPGA_REG[12][6].CLK
main_clk => ARM_FPGA_REG[12][7].CLK
main_clk => ARM_FPGA_REG[13][0].CLK
main_clk => ARM_FPGA_REG[13][1].CLK
main_clk => ARM_FPGA_REG[13][2].CLK
main_clk => ARM_FPGA_REG[13][3].CLK
main_clk => ARM_FPGA_REG[13][4].CLK
main_clk => ARM_FPGA_REG[13][5].CLK
main_clk => ARM_FPGA_REG[13][6].CLK
main_clk => ARM_FPGA_REG[13][7].CLK
main_clk => ARM_FPGA_REG[14][0].CLK
main_clk => ARM_FPGA_REG[14][1].CLK
main_clk => ARM_FPGA_REG[14][2].CLK
main_clk => ARM_FPGA_REG[14][3].CLK
main_clk => ARM_FPGA_REG[14][4].CLK
main_clk => ARM_FPGA_REG[14][5].CLK
main_clk => ARM_FPGA_REG[14][6].CLK
main_clk => ARM_FPGA_REG[14][7].CLK
main_clk => ARM_FPGA_REG[15][0].CLK
main_clk => ARM_FPGA_REG[15][1].CLK
main_clk => ARM_FPGA_REG[15][2].CLK
main_clk => ARM_FPGA_REG[15][3].CLK
main_clk => ARM_FPGA_REG[15][4].CLK
main_clk => ARM_FPGA_REG[15][5].CLK
main_clk => ARM_FPGA_REG[15][6].CLK
main_clk => ARM_FPGA_REG[15][7].CLK
main_clk => ARM_FPGA_REG[16][0].CLK
main_clk => ARM_FPGA_REG[16][1].CLK
main_clk => ARM_FPGA_REG[16][2].CLK
main_clk => ARM_FPGA_REG[16][3].CLK
main_clk => ARM_FPGA_REG[16][4].CLK
main_clk => ARM_FPGA_REG[16][5].CLK
main_clk => ARM_FPGA_REG[16][6].CLK
main_clk => ARM_FPGA_REG[16][7].CLK
main_clk => ARM_FPGA_REG[17][0].CLK
main_clk => ARM_FPGA_REG[17][1].CLK
main_clk => ARM_FPGA_REG[17][2].CLK
main_clk => ARM_FPGA_REG[17][3].CLK
main_clk => ARM_FPGA_REG[17][4].CLK
main_clk => ARM_FPGA_REG[17][5].CLK
main_clk => ARM_FPGA_REG[17][6].CLK
main_clk => ARM_FPGA_REG[17][7].CLK
main_clk => ARM_FPGA_REG[18][0].CLK
main_clk => ARM_FPGA_REG[18][1].CLK
main_clk => ARM_FPGA_REG[18][2].CLK
main_clk => ARM_FPGA_REG[18][3].CLK
main_clk => ARM_FPGA_REG[18][4].CLK
main_clk => ARM_FPGA_REG[18][5].CLK
main_clk => ARM_FPGA_REG[18][6].CLK
main_clk => ARM_FPGA_REG[18][7].CLK
main_clk => ARM_FPGA_REG[19][0].CLK
main_clk => ARM_FPGA_REG[19][1].CLK
main_clk => ARM_FPGA_REG[19][2].CLK
main_clk => ARM_FPGA_REG[19][3].CLK
main_clk => ARM_FPGA_REG[19][4].CLK
main_clk => ARM_FPGA_REG[19][5].CLK
main_clk => ARM_FPGA_REG[19][6].CLK
main_clk => ARM_FPGA_REG[19][7].CLK
main_clk => ARM_FPGA_REG[20][0].CLK
main_clk => ARM_FPGA_REG[20][1].CLK
main_clk => ARM_FPGA_REG[20][2].CLK
main_clk => ARM_FPGA_REG[20][3].CLK
main_clk => ARM_FPGA_REG[20][4].CLK
main_clk => ARM_FPGA_REG[20][5].CLK
main_clk => ARM_FPGA_REG[20][6].CLK
main_clk => ARM_FPGA_REG[20][7].CLK
main_clk => ARM_FPGA_REG[21][0].CLK
main_clk => ARM_FPGA_REG[21][1].CLK
main_clk => ARM_FPGA_REG[21][2].CLK
main_clk => ARM_FPGA_REG[21][3].CLK
main_clk => ARM_FPGA_REG[21][4].CLK
main_clk => ARM_FPGA_REG[21][5].CLK
main_clk => ARM_FPGA_REG[21][6].CLK
main_clk => ARM_FPGA_REG[21][7].CLK
main_clk => ARM_FPGA_REG[22][0].CLK
main_clk => ARM_FPGA_REG[22][1].CLK
main_clk => ARM_FPGA_REG[22][2].CLK
main_clk => ARM_FPGA_REG[22][3].CLK
main_clk => ARM_FPGA_REG[22][4].CLK
main_clk => ARM_FPGA_REG[22][5].CLK
main_clk => ARM_FPGA_REG[22][6].CLK
main_clk => ARM_FPGA_REG[22][7].CLK
main_clk => ARM_FPGA_REG[23][0].CLK
main_clk => ARM_FPGA_REG[23][1].CLK
main_clk => ARM_FPGA_REG[23][2].CLK
main_clk => ARM_FPGA_REG[23][3].CLK
main_clk => ARM_FPGA_REG[23][4].CLK
main_clk => ARM_FPGA_REG[23][5].CLK
main_clk => ARM_FPGA_REG[23][6].CLK
main_clk => ARM_FPGA_REG[23][7].CLK
main_clk => ARM_FPGA_REG[24][0].CLK
main_clk => ARM_FPGA_REG[24][1].CLK
main_clk => ARM_FPGA_REG[24][2].CLK
main_clk => ARM_FPGA_REG[24][3].CLK
main_clk => ARM_FPGA_REG[24][4].CLK
main_clk => ARM_FPGA_REG[24][5].CLK
main_clk => ARM_FPGA_REG[24][6].CLK
main_clk => ARM_FPGA_REG[24][7].CLK
main_clk => ARM_FPGA_REG[26][0].CLK
main_clk => ARM_FPGA_REG[26][1].CLK
main_clk => ARM_FPGA_REG[26][2].CLK
main_clk => ARM_FPGA_REG[26][3].CLK
main_clk => ARM_FPGA_REG[26][4].CLK
main_clk => ARM_FPGA_REG[26][5].CLK
main_clk => ARM_FPGA_REG[26][6].CLK
main_clk => ARM_FPGA_REG[26][7].CLK
main_clk => spi_mosi_tmp2.CLK
main_clk => spi_clk_tmp3.CLK
main_clk => spi_clk_tmp2.CLK
main_clk => led_cnt[0].CLK
main_clk => led_cnt[1].CLK
main_clk => led_cnt[2].CLK
main_clk => led_cnt[3].CLK
main_clk => led_cnt[4].CLK
main_clk => led_cnt[5].CLK
main_clk => led_cnt[6].CLK
main_clk => led_cnt[7].CLK
main_clk => led_cnt[8].CLK
main_clk => led_cnt[9].CLK
main_clk => led_cnt[10].CLK
main_clk => led_cnt[11].CLK
main_clk => led_cnt[12].CLK
main_clk => led_cnt[13].CLK
main_clk => led_cnt[14].CLK
main_clk => led_cnt[15].CLK
main_clk => led_cnt[16].CLK
main_clk => led_cnt[17].CLK
main_clk => led_cnt[18].CLK
main_clk => led_cnt[19].CLK
main_clk => led_cnt[20].CLK
main_clk => led_cnt[21].CLK
main_clk => led_cnt[22].CLK
main_clk => led_cnt[23].CLK
main_clk => led_cnt[24].CLK
main_clk => state~4.DATAIN
spi_clk => spi_clk_tmp2.DATAIN
spi_cs => state.OUTPUTSELECT
spi_cs => state.OUTPUTSELECT
spi_cs => state.OUTPUTSELECT
spi_cs => out_data[7].ENA
spi_cs => out_data[6].ENA
spi_cs => out_data[5].ENA
spi_cs => out_data[4].ENA
spi_cs => out_data[3].ENA
spi_cs => out_data[2].ENA
spi_cs => out_data[1].ENA
spi_cs => out_data[0].ENA
spi_cs => cnt[0].ENA
spi_cs => cnt[1].ENA
spi_cs => cnt[2].ENA
spi_cs => cmd_reg[0].ENA
spi_cs => cmd_reg[1].ENA
spi_cs => cmd_reg[2].ENA
spi_cs => cmd_reg[3].ENA
spi_cs => cmd_reg[4].ENA
spi_cs => cmd_reg[5].ENA
spi_cs => cmd_reg[6].ENA
spi_cs => cmd_reg[7].ENA
spi_cs => ARM_FPGA_REG[0][0].ENA
spi_cs => ARM_FPGA_REG[0][1].ENA
spi_cs => ARM_FPGA_REG[0][2].ENA
spi_cs => ARM_FPGA_REG[0][3].ENA
spi_cs => ARM_FPGA_REG[0][4].ENA
spi_cs => ARM_FPGA_REG[0][5].ENA
spi_cs => ARM_FPGA_REG[0][6].ENA
spi_cs => ARM_FPGA_REG[0][7].ENA
spi_cs => ARM_FPGA_REG[1][0].ENA
spi_cs => ARM_FPGA_REG[1][1].ENA
spi_cs => ARM_FPGA_REG[1][2].ENA
spi_cs => ARM_FPGA_REG[1][3].ENA
spi_cs => ARM_FPGA_REG[1][4].ENA
spi_cs => ARM_FPGA_REG[1][5].ENA
spi_cs => ARM_FPGA_REG[1][6].ENA
spi_cs => ARM_FPGA_REG[1][7].ENA
spi_cs => ARM_FPGA_REG[2][0].ENA
spi_cs => ARM_FPGA_REG[2][1].ENA
spi_cs => ARM_FPGA_REG[2][2].ENA
spi_cs => ARM_FPGA_REG[2][3].ENA
spi_cs => ARM_FPGA_REG[2][4].ENA
spi_cs => ARM_FPGA_REG[2][5].ENA
spi_cs => ARM_FPGA_REG[2][6].ENA
spi_cs => ARM_FPGA_REG[2][7].ENA
spi_cs => ARM_FPGA_REG[3][0].ENA
spi_cs => ARM_FPGA_REG[3][1].ENA
spi_cs => ARM_FPGA_REG[3][2].ENA
spi_cs => ARM_FPGA_REG[3][3].ENA
spi_cs => ARM_FPGA_REG[3][4].ENA
spi_cs => ARM_FPGA_REG[3][5].ENA
spi_cs => ARM_FPGA_REG[3][6].ENA
spi_cs => ARM_FPGA_REG[3][7].ENA
spi_cs => ARM_FPGA_REG[4][0].ENA
spi_cs => ARM_FPGA_REG[4][1].ENA
spi_cs => ARM_FPGA_REG[4][2].ENA
spi_cs => ARM_FPGA_REG[4][3].ENA
spi_cs => ARM_FPGA_REG[4][4].ENA
spi_cs => ARM_FPGA_REG[4][5].ENA
spi_cs => ARM_FPGA_REG[4][6].ENA
spi_cs => ARM_FPGA_REG[4][7].ENA
spi_cs => ARM_FPGA_REG[5][0].ENA
spi_cs => ARM_FPGA_REG[5][1].ENA
spi_cs => ARM_FPGA_REG[5][2].ENA
spi_cs => ARM_FPGA_REG[5][3].ENA
spi_cs => ARM_FPGA_REG[5][4].ENA
spi_cs => ARM_FPGA_REG[5][5].ENA
spi_cs => ARM_FPGA_REG[5][6].ENA
spi_cs => ARM_FPGA_REG[5][7].ENA
spi_cs => ARM_FPGA_REG[6][0].ENA
spi_cs => ARM_FPGA_REG[6][1].ENA
spi_cs => ARM_FPGA_REG[6][2].ENA
spi_cs => ARM_FPGA_REG[6][3].ENA
spi_cs => ARM_FPGA_REG[6][4].ENA
spi_cs => ARM_FPGA_REG[6][5].ENA
spi_cs => ARM_FPGA_REG[6][6].ENA
spi_cs => ARM_FPGA_REG[6][7].ENA
spi_cs => ARM_FPGA_REG[7][0].ENA
spi_cs => ARM_FPGA_REG[7][1].ENA
spi_cs => ARM_FPGA_REG[7][2].ENA
spi_cs => ARM_FPGA_REG[7][3].ENA
spi_cs => ARM_FPGA_REG[7][4].ENA
spi_cs => ARM_FPGA_REG[7][5].ENA
spi_cs => ARM_FPGA_REG[7][6].ENA
spi_cs => ARM_FPGA_REG[7][7].ENA
spi_cs => ARM_FPGA_REG[8][0].ENA
spi_cs => ARM_FPGA_REG[8][1].ENA
spi_cs => ARM_FPGA_REG[8][2].ENA
spi_cs => ARM_FPGA_REG[8][3].ENA
spi_cs => ARM_FPGA_REG[8][4].ENA
spi_cs => ARM_FPGA_REG[8][5].ENA
spi_cs => ARM_FPGA_REG[8][6].ENA
spi_cs => ARM_FPGA_REG[8][7].ENA
spi_cs => ARM_FPGA_REG[9][0].ENA
spi_cs => ARM_FPGA_REG[9][1].ENA
spi_cs => ARM_FPGA_REG[9][2].ENA
spi_cs => ARM_FPGA_REG[9][3].ENA
spi_cs => ARM_FPGA_REG[9][4].ENA
spi_cs => ARM_FPGA_REG[9][5].ENA
spi_cs => ARM_FPGA_REG[9][6].ENA
spi_cs => ARM_FPGA_REG[9][7].ENA
spi_cs => ARM_FPGA_REG[10][0].ENA
spi_cs => ARM_FPGA_REG[10][1].ENA
spi_cs => ARM_FPGA_REG[10][2].ENA
spi_cs => ARM_FPGA_REG[10][3].ENA
spi_cs => ARM_FPGA_REG[10][4].ENA
spi_cs => ARM_FPGA_REG[10][5].ENA
spi_cs => ARM_FPGA_REG[10][6].ENA
spi_cs => ARM_FPGA_REG[10][7].ENA
spi_cs => ARM_FPGA_REG[11][0].ENA
spi_cs => ARM_FPGA_REG[11][1].ENA
spi_cs => ARM_FPGA_REG[11][2].ENA
spi_cs => ARM_FPGA_REG[11][3].ENA
spi_cs => ARM_FPGA_REG[11][4].ENA
spi_cs => ARM_FPGA_REG[11][5].ENA
spi_cs => ARM_FPGA_REG[11][6].ENA
spi_cs => ARM_FPGA_REG[11][7].ENA
spi_cs => ARM_FPGA_REG[12][0].ENA
spi_cs => ARM_FPGA_REG[12][1].ENA
spi_cs => ARM_FPGA_REG[12][2].ENA
spi_cs => ARM_FPGA_REG[12][3].ENA
spi_cs => ARM_FPGA_REG[12][4].ENA
spi_cs => ARM_FPGA_REG[12][5].ENA
spi_cs => ARM_FPGA_REG[12][6].ENA
spi_cs => ARM_FPGA_REG[12][7].ENA
spi_cs => ARM_FPGA_REG[13][0].ENA
spi_cs => ARM_FPGA_REG[13][1].ENA
spi_cs => ARM_FPGA_REG[13][2].ENA
spi_cs => ARM_FPGA_REG[13][3].ENA
spi_cs => ARM_FPGA_REG[13][4].ENA
spi_cs => ARM_FPGA_REG[13][5].ENA
spi_cs => ARM_FPGA_REG[13][6].ENA
spi_cs => ARM_FPGA_REG[13][7].ENA
spi_cs => ARM_FPGA_REG[14][0].ENA
spi_cs => ARM_FPGA_REG[14][1].ENA
spi_cs => ARM_FPGA_REG[14][2].ENA
spi_cs => ARM_FPGA_REG[14][3].ENA
spi_cs => ARM_FPGA_REG[14][4].ENA
spi_cs => ARM_FPGA_REG[14][5].ENA
spi_cs => ARM_FPGA_REG[14][6].ENA
spi_cs => ARM_FPGA_REG[14][7].ENA
spi_cs => ARM_FPGA_REG[15][0].ENA
spi_cs => ARM_FPGA_REG[15][1].ENA
spi_cs => ARM_FPGA_REG[15][2].ENA
spi_cs => ARM_FPGA_REG[15][3].ENA
spi_cs => ARM_FPGA_REG[15][4].ENA
spi_cs => ARM_FPGA_REG[15][5].ENA
spi_cs => ARM_FPGA_REG[15][6].ENA
spi_cs => ARM_FPGA_REG[15][7].ENA
spi_cs => ARM_FPGA_REG[16][0].ENA
spi_cs => ARM_FPGA_REG[16][1].ENA
spi_cs => ARM_FPGA_REG[16][2].ENA
spi_cs => ARM_FPGA_REG[16][3].ENA
spi_cs => ARM_FPGA_REG[16][4].ENA
spi_cs => ARM_FPGA_REG[16][5].ENA
spi_cs => ARM_FPGA_REG[16][6].ENA
spi_cs => ARM_FPGA_REG[16][7].ENA
spi_cs => ARM_FPGA_REG[17][0].ENA
spi_cs => ARM_FPGA_REG[17][1].ENA
spi_cs => ARM_FPGA_REG[17][2].ENA
spi_cs => ARM_FPGA_REG[17][3].ENA
spi_cs => ARM_FPGA_REG[17][4].ENA
spi_cs => ARM_FPGA_REG[17][5].ENA
spi_cs => ARM_FPGA_REG[17][6].ENA
spi_cs => ARM_FPGA_REG[17][7].ENA
spi_cs => ARM_FPGA_REG[18][0].ENA
spi_cs => ARM_FPGA_REG[18][1].ENA
spi_cs => ARM_FPGA_REG[18][2].ENA
spi_cs => ARM_FPGA_REG[18][3].ENA
spi_cs => ARM_FPGA_REG[18][4].ENA
spi_cs => ARM_FPGA_REG[18][5].ENA
spi_cs => ARM_FPGA_REG[18][6].ENA
spi_cs => ARM_FPGA_REG[18][7].ENA
spi_cs => ARM_FPGA_REG[19][0].ENA
spi_cs => ARM_FPGA_REG[19][1].ENA
spi_cs => ARM_FPGA_REG[19][2].ENA
spi_cs => ARM_FPGA_REG[19][3].ENA
spi_cs => ARM_FPGA_REG[19][4].ENA
spi_cs => ARM_FPGA_REG[19][5].ENA
spi_cs => ARM_FPGA_REG[19][6].ENA
spi_cs => ARM_FPGA_REG[19][7].ENA
spi_cs => ARM_FPGA_REG[20][0].ENA
spi_cs => ARM_FPGA_REG[20][1].ENA
spi_cs => ARM_FPGA_REG[20][2].ENA
spi_cs => ARM_FPGA_REG[20][3].ENA
spi_cs => ARM_FPGA_REG[20][4].ENA
spi_cs => ARM_FPGA_REG[20][5].ENA
spi_cs => ARM_FPGA_REG[20][6].ENA
spi_cs => ARM_FPGA_REG[20][7].ENA
spi_cs => ARM_FPGA_REG[21][0].ENA
spi_cs => ARM_FPGA_REG[21][1].ENA
spi_cs => ARM_FPGA_REG[21][2].ENA
spi_cs => ARM_FPGA_REG[21][3].ENA
spi_cs => ARM_FPGA_REG[21][4].ENA
spi_cs => ARM_FPGA_REG[21][5].ENA
spi_cs => ARM_FPGA_REG[21][6].ENA
spi_cs => ARM_FPGA_REG[21][7].ENA
spi_cs => ARM_FPGA_REG[22][0].ENA
spi_cs => ARM_FPGA_REG[22][1].ENA
spi_cs => ARM_FPGA_REG[22][2].ENA
spi_cs => ARM_FPGA_REG[22][3].ENA
spi_cs => ARM_FPGA_REG[22][4].ENA
spi_cs => ARM_FPGA_REG[22][5].ENA
spi_cs => ARM_FPGA_REG[22][6].ENA
spi_cs => ARM_FPGA_REG[22][7].ENA
spi_cs => ARM_FPGA_REG[23][0].ENA
spi_cs => ARM_FPGA_REG[23][1].ENA
spi_cs => ARM_FPGA_REG[23][2].ENA
spi_cs => ARM_FPGA_REG[23][3].ENA
spi_cs => ARM_FPGA_REG[23][4].ENA
spi_cs => ARM_FPGA_REG[23][5].ENA
spi_cs => ARM_FPGA_REG[23][6].ENA
spi_cs => ARM_FPGA_REG[23][7].ENA
spi_cs => ARM_FPGA_REG[24][0].ENA
spi_cs => ARM_FPGA_REG[24][1].ENA
spi_cs => ARM_FPGA_REG[24][2].ENA
spi_cs => ARM_FPGA_REG[24][3].ENA
spi_cs => ARM_FPGA_REG[24][4].ENA
spi_cs => ARM_FPGA_REG[24][5].ENA
spi_cs => ARM_FPGA_REG[24][6].ENA
spi_cs => ARM_FPGA_REG[24][7].ENA
spi_cs => ARM_FPGA_REG[26][0].ENA
spi_cs => ARM_FPGA_REG[26][1].ENA
spi_cs => ARM_FPGA_REG[26][2].ENA
spi_cs => ARM_FPGA_REG[26][3].ENA
spi_cs => ARM_FPGA_REG[26][4].ENA
spi_cs => ARM_FPGA_REG[26][5].ENA
spi_cs => ARM_FPGA_REG[26][6].ENA
spi_cs => ARM_FPGA_REG[26][7].ENA
spi_mosi => spi_mosi_tmp2.DATAIN
spi_miso <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
led <= led_cnt[24].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[0] <= ARM_FPGA_REG[24][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[1] <= ARM_FPGA_REG[24][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[2] <= ARM_FPGA_REG[24][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[3] <= ARM_FPGA_REG[24][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[4] <= ARM_FPGA_REG[24][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[5] <= ARM_FPGA_REG[24][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[6] <= ARM_FPGA_REG[24][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[7] <= ARM_FPGA_REG[24][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[8] <= ARM_FPGA_REG[23][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[9] <= ARM_FPGA_REG[23][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[10] <= ARM_FPGA_REG[23][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[11] <= ARM_FPGA_REG[23][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[12] <= ARM_FPGA_REG[23][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[13] <= ARM_FPGA_REG[23][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[14] <= ARM_FPGA_REG[23][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[15] <= ARM_FPGA_REG[23][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[16] <= ARM_FPGA_REG[22][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[17] <= ARM_FPGA_REG[22][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[18] <= ARM_FPGA_REG[22][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[19] <= ARM_FPGA_REG[22][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[20] <= ARM_FPGA_REG[22][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[21] <= ARM_FPGA_REG[22][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[22] <= ARM_FPGA_REG[22][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[23] <= ARM_FPGA_REG[22][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[24] <= ARM_FPGA_REG[21][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[25] <= ARM_FPGA_REG[21][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[26] <= ARM_FPGA_REG[21][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[27] <= ARM_FPGA_REG[21][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[28] <= ARM_FPGA_REG[21][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[29] <= ARM_FPGA_REG[21][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[30] <= ARM_FPGA_REG[21][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[31] <= ARM_FPGA_REG[21][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[32] <= ARM_FPGA_REG[20][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[33] <= ARM_FPGA_REG[20][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[34] <= ARM_FPGA_REG[20][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[35] <= ARM_FPGA_REG[20][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[36] <= ARM_FPGA_REG[20][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[37] <= ARM_FPGA_REG[20][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[38] <= ARM_FPGA_REG[20][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[39] <= ARM_FPGA_REG[20][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[40] <= ARM_FPGA_REG[19][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[41] <= ARM_FPGA_REG[19][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[42] <= ARM_FPGA_REG[19][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[43] <= ARM_FPGA_REG[19][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[44] <= ARM_FPGA_REG[19][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[45] <= ARM_FPGA_REG[19][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[46] <= ARM_FPGA_REG[19][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[47] <= ARM_FPGA_REG[19][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[48] <= ARM_FPGA_REG[18][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[49] <= ARM_FPGA_REG[18][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[50] <= ARM_FPGA_REG[18][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[51] <= ARM_FPGA_REG[18][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[52] <= ARM_FPGA_REG[18][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[53] <= ARM_FPGA_REG[18][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[54] <= ARM_FPGA_REG[18][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[55] <= ARM_FPGA_REG[18][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[56] <= ARM_FPGA_REG[17][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[57] <= ARM_FPGA_REG[17][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[58] <= ARM_FPGA_REG[17][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[59] <= ARM_FPGA_REG[17][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[60] <= ARM_FPGA_REG[17][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[61] <= ARM_FPGA_REG[17][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[62] <= ARM_FPGA_REG[17][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[63] <= ARM_FPGA_REG[17][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[64] <= ARM_FPGA_REG[16][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[65] <= ARM_FPGA_REG[16][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[66] <= ARM_FPGA_REG[16][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[67] <= ARM_FPGA_REG[16][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[68] <= ARM_FPGA_REG[16][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[69] <= ARM_FPGA_REG[16][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[70] <= ARM_FPGA_REG[16][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[71] <= ARM_FPGA_REG[16][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[72] <= ARM_FPGA_REG[15][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[73] <= ARM_FPGA_REG[15][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[74] <= ARM_FPGA_REG[15][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[75] <= ARM_FPGA_REG[15][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[76] <= ARM_FPGA_REG[15][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[77] <= ARM_FPGA_REG[15][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[78] <= ARM_FPGA_REG[15][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[79] <= ARM_FPGA_REG[15][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[80] <= ARM_FPGA_REG[14][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[81] <= ARM_FPGA_REG[14][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[82] <= ARM_FPGA_REG[14][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[83] <= ARM_FPGA_REG[14][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[84] <= ARM_FPGA_REG[14][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[85] <= ARM_FPGA_REG[14][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[86] <= ARM_FPGA_REG[14][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[87] <= ARM_FPGA_REG[14][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[88] <= ARM_FPGA_REG[13][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[89] <= ARM_FPGA_REG[13][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[90] <= ARM_FPGA_REG[13][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[91] <= ARM_FPGA_REG[13][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[92] <= ARM_FPGA_REG[13][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[93] <= ARM_FPGA_REG[13][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[94] <= ARM_FPGA_REG[13][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[95] <= ARM_FPGA_REG[13][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[96] <= ARM_FPGA_REG[12][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[97] <= ARM_FPGA_REG[12][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[98] <= ARM_FPGA_REG[12][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[99] <= ARM_FPGA_REG[12][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[100] <= ARM_FPGA_REG[12][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[101] <= ARM_FPGA_REG[12][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[102] <= ARM_FPGA_REG[12][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[103] <= ARM_FPGA_REG[12][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[104] <= ARM_FPGA_REG[11][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[105] <= ARM_FPGA_REG[11][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[106] <= ARM_FPGA_REG[11][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[107] <= ARM_FPGA_REG[11][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[108] <= ARM_FPGA_REG[11][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[109] <= ARM_FPGA_REG[11][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[110] <= ARM_FPGA_REG[11][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[111] <= ARM_FPGA_REG[11][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[112] <= ARM_FPGA_REG[10][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[113] <= ARM_FPGA_REG[10][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[114] <= ARM_FPGA_REG[10][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[115] <= ARM_FPGA_REG[10][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[116] <= ARM_FPGA_REG[10][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[117] <= ARM_FPGA_REG[10][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[118] <= ARM_FPGA_REG[10][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[119] <= ARM_FPGA_REG[10][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[120] <= ARM_FPGA_REG[9][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[121] <= ARM_FPGA_REG[9][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[122] <= ARM_FPGA_REG[9][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[123] <= ARM_FPGA_REG[9][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[124] <= ARM_FPGA_REG[9][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[125] <= ARM_FPGA_REG[9][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[126] <= ARM_FPGA_REG[9][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[127] <= ARM_FPGA_REG[9][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[128] <= ARM_FPGA_REG[8][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[129] <= ARM_FPGA_REG[8][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[130] <= ARM_FPGA_REG[8][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[131] <= ARM_FPGA_REG[8][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[132] <= ARM_FPGA_REG[8][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[133] <= ARM_FPGA_REG[8][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[134] <= ARM_FPGA_REG[8][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[135] <= ARM_FPGA_REG[8][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[136] <= ARM_FPGA_REG[7][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[137] <= ARM_FPGA_REG[7][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[138] <= ARM_FPGA_REG[7][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[139] <= ARM_FPGA_REG[7][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[140] <= ARM_FPGA_REG[7][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[141] <= ARM_FPGA_REG[7][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[142] <= ARM_FPGA_REG[7][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[143] <= ARM_FPGA_REG[7][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[144] <= ARM_FPGA_REG[6][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[145] <= ARM_FPGA_REG[6][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[146] <= ARM_FPGA_REG[6][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[147] <= ARM_FPGA_REG[6][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[148] <= ARM_FPGA_REG[6][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[149] <= ARM_FPGA_REG[6][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[150] <= ARM_FPGA_REG[6][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[151] <= ARM_FPGA_REG[6][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[152] <= ARM_FPGA_REG[5][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[153] <= ARM_FPGA_REG[5][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[154] <= ARM_FPGA_REG[5][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[155] <= ARM_FPGA_REG[5][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[156] <= ARM_FPGA_REG[5][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[157] <= ARM_FPGA_REG[5][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[158] <= ARM_FPGA_REG[5][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[159] <= ARM_FPGA_REG[5][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[160] <= ARM_FPGA_REG[4][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[161] <= ARM_FPGA_REG[4][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[162] <= ARM_FPGA_REG[4][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[163] <= ARM_FPGA_REG[4][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[164] <= ARM_FPGA_REG[4][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[165] <= ARM_FPGA_REG[4][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[166] <= ARM_FPGA_REG[4][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[167] <= ARM_FPGA_REG[4][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[168] <= ARM_FPGA_REG[3][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[169] <= ARM_FPGA_REG[3][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[170] <= ARM_FPGA_REG[3][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[171] <= ARM_FPGA_REG[3][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[172] <= ARM_FPGA_REG[3][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[173] <= ARM_FPGA_REG[3][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[174] <= ARM_FPGA_REG[3][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[175] <= ARM_FPGA_REG[3][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[176] <= ARM_FPGA_REG[2][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[177] <= ARM_FPGA_REG[2][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[178] <= ARM_FPGA_REG[2][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[179] <= ARM_FPGA_REG[2][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[180] <= ARM_FPGA_REG[2][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[181] <= ARM_FPGA_REG[2][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[182] <= ARM_FPGA_REG[2][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[183] <= ARM_FPGA_REG[2][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[184] <= ARM_FPGA_REG[1][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[185] <= ARM_FPGA_REG[1][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[186] <= ARM_FPGA_REG[1][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[187] <= ARM_FPGA_REG[1][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[188] <= ARM_FPGA_REG[1][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[189] <= ARM_FPGA_REG[1][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[190] <= ARM_FPGA_REG[1][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[191] <= ARM_FPGA_REG[1][7].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[192] <= ARM_FPGA_REG[0][0].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[193] <= ARM_FPGA_REG[0][1].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[194] <= ARM_FPGA_REG[0][2].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[195] <= ARM_FPGA_REG[0][3].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[196] <= ARM_FPGA_REG[0][4].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[197] <= ARM_FPGA_REG[0][5].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[198] <= ARM_FPGA_REG[0][6].DB_MAX_OUTPUT_PORT_TYPE
gps_data_all[199] <= ARM_FPGA_REG[0][7].DB_MAX_OUTPUT_PORT_TYPE


|spi_test|pn_generater:inst1
clk => code_out~reg0.CLK
clk => code2_reg10.CLK
clk => code2_reg9.CLK
clk => code2_reg8.CLK
clk => code2_reg7.CLK
clk => code2_reg6.CLK
clk => code2_reg5.CLK
clk => code2_reg4.CLK
clk => code2_reg3.CLK
clk => code2_reg2.CLK
clk => code2_reg1.CLK
clk => code1_reg10.CLK
clk => code1_reg9.CLK
clk => code1_reg8.CLK
clk => code1_reg7.CLK
clk => code1_reg6.CLK
clk => code1_reg5.CLK
clk => code1_reg4.CLK
clk => code1_reg3.CLK
clk => code1_reg2.CLK
clk => code1_reg1.CLK
rst => code_out~reg0.ACLR
rst => code2_reg10.PRESET
rst => code2_reg9.PRESET
rst => code2_reg8.PRESET
rst => code2_reg7.PRESET
rst => code2_reg6.PRESET
rst => code2_reg5.PRESET
rst => code2_reg4.PRESET
rst => code2_reg3.PRESET
rst => code2_reg2.PRESET
rst => code2_reg1.PRESET
rst => code1_reg10.PRESET
rst => code1_reg9.PRESET
rst => code1_reg8.PRESET
rst => code1_reg7.PRESET
rst => code1_reg6.PRESET
rst => code1_reg5.PRESET
rst => code1_reg4.PRESET
rst => code1_reg3.PRESET
rst => code1_reg2.PRESET
rst => code1_reg1.PRESET
number_select[0] => Equal0.IN0
number_select[0] => Equal1.IN3
number_select[0] => Equal2.IN1
number_select[0] => Equal3.IN3
number_select[0] => Equal4.IN1
number_select[0] => Equal5.IN3
number_select[1] => Equal0.IN3
number_select[1] => Equal1.IN0
number_select[1] => Equal2.IN0
number_select[1] => Equal3.IN2
number_select[1] => Equal4.IN3
number_select[1] => Equal5.IN1
number_select[2] => Equal0.IN2
number_select[2] => Equal1.IN2
number_select[2] => Equal2.IN3
number_select[2] => Equal3.IN0
number_select[2] => Equal4.IN0
number_select[2] => Equal5.IN0
number_select[3] => Equal0.IN1
number_select[3] => Equal1.IN1
number_select[3] => Equal2.IN2
number_select[3] => Equal3.IN1
number_select[3] => Equal4.IN2
number_select[3] => Equal5.IN2
code_out <= code_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|spread_spectrum:inst3
code_out => ss_data.IN0
gps_data => ss_data.IN1
rst => ss_data.OUTPUTSELECT
ss_data <= ss_data.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|gps_read:inst2
clk => data_rom[0].CLK
clk => data_rom[1].CLK
clk => data_rom[2].CLK
clk => data_rom[3].CLK
clk => data_rom[4].CLK
clk => data_rom[5].CLK
clk => data_rom[6].CLK
clk => data_rom[7].CLK
clk => data_rom[8].CLK
clk => data_rom[9].CLK
clk => data_rom[10].CLK
clk => data_rom[11].CLK
clk => data_rom[12].CLK
clk => data_rom[13].CLK
clk => data_rom[14].CLK
clk => data_rom[15].CLK
clk => data_rom[16].CLK
clk => data_rom[17].CLK
clk => data_rom[18].CLK
clk => data_rom[19].CLK
clk => data_rom[20].CLK
clk => data_rom[21].CLK
clk => data_rom[22].CLK
clk => data_rom[23].CLK
clk => data_rom[24].CLK
clk => data_rom[25].CLK
clk => data_rom[26].CLK
clk => data_rom[27].CLK
clk => data_rom[28].CLK
clk => data_rom[29].CLK
clk => data_rom[30].CLK
clk => data_rom[31].CLK
clk => data_rom[32].CLK
clk => data_rom[33].CLK
clk => data_rom[34].CLK
clk => data_rom[35].CLK
clk => data_rom[36].CLK
clk => data_rom[37].CLK
clk => data_rom[38].CLK
clk => data_rom[39].CLK
clk => data_rom[40].CLK
clk => data_rom[41].CLK
clk => data_rom[42].CLK
clk => data_rom[43].CLK
clk => data_rom[44].CLK
clk => data_rom[45].CLK
clk => data_rom[46].CLK
clk => data_rom[47].CLK
clk => data_rom[48].CLK
clk => data_rom[49].CLK
clk => data_rom[50].CLK
clk => data_rom[51].CLK
clk => data_rom[52].CLK
clk => data_rom[53].CLK
clk => data_rom[54].CLK
clk => data_rom[55].CLK
clk => data_rom[56].CLK
clk => data_rom[57].CLK
clk => data_rom[58].CLK
clk => data_rom[59].CLK
clk => data_rom[60].CLK
clk => data_rom[61].CLK
clk => data_rom[62].CLK
clk => data_rom[63].CLK
clk => data_rom[64].CLK
clk => data_rom[65].CLK
clk => data_rom[66].CLK
clk => data_rom[67].CLK
clk => data_rom[68].CLK
clk => data_rom[69].CLK
clk => data_rom[70].CLK
clk => data_rom[71].CLK
clk => data_rom[72].CLK
clk => data_rom[73].CLK
clk => data_rom[74].CLK
clk => data_rom[75].CLK
clk => data_rom[76].CLK
clk => data_rom[77].CLK
clk => data_rom[78].CLK
clk => data_rom[79].CLK
clk => data_rom[80].CLK
clk => data_rom[81].CLK
clk => data_rom[82].CLK
clk => data_rom[83].CLK
clk => data_rom[84].CLK
clk => data_rom[85].CLK
clk => data_rom[86].CLK
clk => data_rom[87].CLK
clk => data_rom[88].CLK
clk => data_rom[89].CLK
clk => data_rom[90].CLK
clk => data_rom[91].CLK
clk => data_rom[92].CLK
clk => data_rom[93].CLK
clk => data_rom[94].CLK
clk => data_rom[95].CLK
clk => data_rom[96].CLK
clk => data_rom[97].CLK
clk => data_rom[98].CLK
clk => data_rom[99].CLK
clk => data_rom[100].CLK
clk => data_rom[101].CLK
clk => data_rom[102].CLK
clk => data_rom[103].CLK
clk => data_rom[104].CLK
clk => data_rom[105].CLK
clk => data_rom[106].CLK
clk => data_rom[107].CLK
clk => data_rom[108].CLK
clk => data_rom[109].CLK
clk => data_rom[110].CLK
clk => data_rom[111].CLK
clk => data_rom[112].CLK
clk => data_rom[113].CLK
clk => data_rom[114].CLK
clk => data_rom[115].CLK
clk => data_rom[116].CLK
clk => data_rom[117].CLK
clk => data_rom[118].CLK
clk => data_rom[119].CLK
clk => data_rom[120].CLK
clk => data_rom[121].CLK
clk => data_rom[122].CLK
clk => data_rom[123].CLK
clk => data_rom[124].CLK
clk => data_rom[125].CLK
clk => data_rom[126].CLK
clk => data_rom[127].CLK
clk => data_rom[128].CLK
clk => data_rom[129].CLK
clk => data_rom[130].CLK
clk => data_rom[131].CLK
clk => data_rom[132].CLK
clk => data_rom[133].CLK
clk => data_rom[134].CLK
clk => data_rom[135].CLK
clk => data_rom[136].CLK
clk => data_rom[137].CLK
clk => data_rom[138].CLK
clk => data_rom[139].CLK
clk => data_rom[140].CLK
clk => data_rom[141].CLK
clk => data_rom[142].CLK
clk => data_rom[143].CLK
clk => data_rom[144].CLK
clk => data_rom[145].CLK
clk => data_rom[146].CLK
clk => data_rom[147].CLK
clk => data_rom[148].CLK
clk => data_rom[149].CLK
clk => data_rom[150].CLK
clk => data_rom[151].CLK
clk => data_rom[152].CLK
clk => data_rom[153].CLK
clk => data_rom[154].CLK
clk => data_rom[155].CLK
clk => data_rom[156].CLK
clk => data_rom[157].CLK
clk => data_rom[158].CLK
clk => data_rom[159].CLK
clk => data_rom[160].CLK
clk => data_rom[161].CLK
clk => data_rom[162].CLK
clk => data_rom[163].CLK
clk => data_rom[164].CLK
clk => data_rom[165].CLK
clk => data_rom[166].CLK
clk => data_rom[167].CLK
clk => data_rom[168].CLK
clk => data_rom[169].CLK
clk => data_rom[170].CLK
clk => data_rom[171].CLK
clk => data_rom[172].CLK
clk => data_rom[173].CLK
clk => data_rom[174].CLK
clk => data_rom[175].CLK
clk => data_rom[176].CLK
clk => data_rom[177].CLK
clk => data_rom[178].CLK
clk => data_rom[179].CLK
clk => data_rom[180].CLK
clk => data_rom[181].CLK
clk => data_rom[182].CLK
clk => data_rom[183].CLK
clk => data_rom[184].CLK
clk => data_rom[185].CLK
clk => data_rom[186].CLK
clk => data_rom[187].CLK
clk => data_rom[188].CLK
clk => data_rom[189].CLK
clk => data_rom[190].CLK
clk => data_rom[191].CLK
clk => data_rom[192].CLK
clk => data_rom[193].CLK
clk => data_rom[194].CLK
clk => data_rom[195].CLK
clk => data_rom[196].CLK
clk => data_rom[197].CLK
clk => data_rom[198].CLK
clk => data_rom[199].CLK
clk => gps_data~reg0.CLK
rst => data_rom[0].ALOAD
rst => data_rom[1].ALOAD
rst => data_rom[2].ALOAD
rst => data_rom[3].ALOAD
rst => data_rom[4].ALOAD
rst => data_rom[5].ALOAD
rst => data_rom[6].ALOAD
rst => data_rom[7].ALOAD
rst => data_rom[8].ALOAD
rst => data_rom[9].ALOAD
rst => data_rom[10].ALOAD
rst => data_rom[11].ALOAD
rst => data_rom[12].ALOAD
rst => data_rom[13].ALOAD
rst => data_rom[14].ALOAD
rst => data_rom[15].ALOAD
rst => data_rom[16].ALOAD
rst => data_rom[17].ALOAD
rst => data_rom[18].ALOAD
rst => data_rom[19].ALOAD
rst => data_rom[20].ALOAD
rst => data_rom[21].ALOAD
rst => data_rom[22].ALOAD
rst => data_rom[23].ALOAD
rst => data_rom[24].ALOAD
rst => data_rom[25].ALOAD
rst => data_rom[26].ALOAD
rst => data_rom[27].ALOAD
rst => data_rom[28].ALOAD
rst => data_rom[29].ALOAD
rst => data_rom[30].ALOAD
rst => data_rom[31].ALOAD
rst => data_rom[32].ALOAD
rst => data_rom[33].ALOAD
rst => data_rom[34].ALOAD
rst => data_rom[35].ALOAD
rst => data_rom[36].ALOAD
rst => data_rom[37].ALOAD
rst => data_rom[38].ALOAD
rst => data_rom[39].ALOAD
rst => data_rom[40].ALOAD
rst => data_rom[41].ALOAD
rst => data_rom[42].ALOAD
rst => data_rom[43].ALOAD
rst => data_rom[44].ALOAD
rst => data_rom[45].ALOAD
rst => data_rom[46].ALOAD
rst => data_rom[47].ALOAD
rst => data_rom[48].ALOAD
rst => data_rom[49].ALOAD
rst => data_rom[50].ALOAD
rst => data_rom[51].ALOAD
rst => data_rom[52].ALOAD
rst => data_rom[53].ALOAD
rst => data_rom[54].ALOAD
rst => data_rom[55].ALOAD
rst => data_rom[56].ALOAD
rst => data_rom[57].ALOAD
rst => data_rom[58].ALOAD
rst => data_rom[59].ALOAD
rst => data_rom[60].ALOAD
rst => data_rom[61].ALOAD
rst => data_rom[62].ALOAD
rst => data_rom[63].ALOAD
rst => data_rom[64].ALOAD
rst => data_rom[65].ALOAD
rst => data_rom[66].ALOAD
rst => data_rom[67].ALOAD
rst => data_rom[68].ALOAD
rst => data_rom[69].ALOAD
rst => data_rom[70].ALOAD
rst => data_rom[71].ALOAD
rst => data_rom[72].ALOAD
rst => data_rom[73].ALOAD
rst => data_rom[74].ALOAD
rst => data_rom[75].ALOAD
rst => data_rom[76].ALOAD
rst => data_rom[77].ALOAD
rst => data_rom[78].ALOAD
rst => data_rom[79].ALOAD
rst => data_rom[80].ALOAD
rst => data_rom[81].ALOAD
rst => data_rom[82].ALOAD
rst => data_rom[83].ALOAD
rst => data_rom[84].ALOAD
rst => data_rom[85].ALOAD
rst => data_rom[86].ALOAD
rst => data_rom[87].ALOAD
rst => data_rom[88].ALOAD
rst => data_rom[89].ALOAD
rst => data_rom[90].ALOAD
rst => data_rom[91].ALOAD
rst => data_rom[92].ALOAD
rst => data_rom[93].ALOAD
rst => data_rom[94].ALOAD
rst => data_rom[95].ALOAD
rst => data_rom[96].ALOAD
rst => data_rom[97].ALOAD
rst => data_rom[98].ALOAD
rst => data_rom[99].ALOAD
rst => data_rom[100].ALOAD
rst => data_rom[101].ALOAD
rst => data_rom[102].ALOAD
rst => data_rom[103].ALOAD
rst => data_rom[104].ALOAD
rst => data_rom[105].ALOAD
rst => data_rom[106].ALOAD
rst => data_rom[107].ALOAD
rst => data_rom[108].ALOAD
rst => data_rom[109].ALOAD
rst => data_rom[110].ALOAD
rst => data_rom[111].ALOAD
rst => data_rom[112].ALOAD
rst => data_rom[113].ALOAD
rst => data_rom[114].ALOAD
rst => data_rom[115].ALOAD
rst => data_rom[116].ALOAD
rst => data_rom[117].ALOAD
rst => data_rom[118].ALOAD
rst => data_rom[119].ALOAD
rst => data_rom[120].ALOAD
rst => data_rom[121].ALOAD
rst => data_rom[122].ALOAD
rst => data_rom[123].ALOAD
rst => data_rom[124].ALOAD
rst => data_rom[125].ALOAD
rst => data_rom[126].ALOAD
rst => data_rom[127].ALOAD
rst => data_rom[128].ALOAD
rst => data_rom[129].ALOAD
rst => data_rom[130].ALOAD
rst => data_rom[131].ALOAD
rst => data_rom[132].ALOAD
rst => data_rom[133].ALOAD
rst => data_rom[134].ALOAD
rst => data_rom[135].ALOAD
rst => data_rom[136].ALOAD
rst => data_rom[137].ALOAD
rst => data_rom[138].ALOAD
rst => data_rom[139].ALOAD
rst => data_rom[140].ALOAD
rst => data_rom[141].ALOAD
rst => data_rom[142].ALOAD
rst => data_rom[143].ALOAD
rst => data_rom[144].ALOAD
rst => data_rom[145].ALOAD
rst => data_rom[146].ALOAD
rst => data_rom[147].ALOAD
rst => data_rom[148].ALOAD
rst => data_rom[149].ALOAD
rst => data_rom[150].ALOAD
rst => data_rom[151].ALOAD
rst => data_rom[152].ALOAD
rst => data_rom[153].ALOAD
rst => data_rom[154].ALOAD
rst => data_rom[155].ALOAD
rst => data_rom[156].ALOAD
rst => data_rom[157].ALOAD
rst => data_rom[158].ALOAD
rst => data_rom[159].ALOAD
rst => data_rom[160].ALOAD
rst => data_rom[161].ALOAD
rst => data_rom[162].ALOAD
rst => data_rom[163].ALOAD
rst => data_rom[164].ALOAD
rst => data_rom[165].ALOAD
rst => data_rom[166].ALOAD
rst => data_rom[167].ALOAD
rst => data_rom[168].ALOAD
rst => data_rom[169].ALOAD
rst => data_rom[170].ALOAD
rst => data_rom[171].ALOAD
rst => data_rom[172].ALOAD
rst => data_rom[173].ALOAD
rst => data_rom[174].ALOAD
rst => data_rom[175].ALOAD
rst => data_rom[176].ALOAD
rst => data_rom[177].ALOAD
rst => data_rom[178].ALOAD
rst => data_rom[179].ALOAD
rst => data_rom[180].ALOAD
rst => data_rom[181].ALOAD
rst => data_rom[182].ALOAD
rst => data_rom[183].ALOAD
rst => data_rom[184].ALOAD
rst => data_rom[185].ALOAD
rst => data_rom[186].ALOAD
rst => data_rom[187].ALOAD
rst => data_rom[188].ALOAD
rst => data_rom[189].ALOAD
rst => data_rom[190].ALOAD
rst => data_rom[191].ALOAD
rst => data_rom[192].ALOAD
rst => data_rom[193].ALOAD
rst => data_rom[194].ALOAD
rst => data_rom[195].ALOAD
rst => data_rom[196].ALOAD
rst => data_rom[197].ALOAD
rst => data_rom[198].ALOAD
rst => data_rom[199].ALOAD
rst => gps_data~reg0.ACLR
gps_data_all[0] => data_rom[0].ADATA
gps_data_all[1] => data_rom[1].ADATA
gps_data_all[2] => data_rom[2].ADATA
gps_data_all[3] => data_rom[3].ADATA
gps_data_all[4] => data_rom[4].ADATA
gps_data_all[5] => data_rom[5].ADATA
gps_data_all[6] => data_rom[6].ADATA
gps_data_all[7] => data_rom[7].ADATA
gps_data_all[8] => data_rom[8].ADATA
gps_data_all[9] => data_rom[9].ADATA
gps_data_all[10] => data_rom[10].ADATA
gps_data_all[11] => data_rom[11].ADATA
gps_data_all[12] => data_rom[12].ADATA
gps_data_all[13] => data_rom[13].ADATA
gps_data_all[14] => data_rom[14].ADATA
gps_data_all[15] => data_rom[15].ADATA
gps_data_all[16] => data_rom[16].ADATA
gps_data_all[17] => data_rom[17].ADATA
gps_data_all[18] => data_rom[18].ADATA
gps_data_all[19] => data_rom[19].ADATA
gps_data_all[20] => data_rom[20].ADATA
gps_data_all[21] => data_rom[21].ADATA
gps_data_all[22] => data_rom[22].ADATA
gps_data_all[23] => data_rom[23].ADATA
gps_data_all[24] => data_rom[24].ADATA
gps_data_all[25] => data_rom[25].ADATA
gps_data_all[26] => data_rom[26].ADATA
gps_data_all[27] => data_rom[27].ADATA
gps_data_all[28] => data_rom[28].ADATA
gps_data_all[29] => data_rom[29].ADATA
gps_data_all[30] => data_rom[30].ADATA
gps_data_all[31] => data_rom[31].ADATA
gps_data_all[32] => data_rom[32].ADATA
gps_data_all[33] => data_rom[33].ADATA
gps_data_all[34] => data_rom[34].ADATA
gps_data_all[35] => data_rom[35].ADATA
gps_data_all[36] => data_rom[36].ADATA
gps_data_all[37] => data_rom[37].ADATA
gps_data_all[38] => data_rom[38].ADATA
gps_data_all[39] => data_rom[39].ADATA
gps_data_all[40] => data_rom[40].ADATA
gps_data_all[41] => data_rom[41].ADATA
gps_data_all[42] => data_rom[42].ADATA
gps_data_all[43] => data_rom[43].ADATA
gps_data_all[44] => data_rom[44].ADATA
gps_data_all[45] => data_rom[45].ADATA
gps_data_all[46] => data_rom[46].ADATA
gps_data_all[47] => data_rom[47].ADATA
gps_data_all[48] => data_rom[48].ADATA
gps_data_all[49] => data_rom[49].ADATA
gps_data_all[50] => data_rom[50].ADATA
gps_data_all[51] => data_rom[51].ADATA
gps_data_all[52] => data_rom[52].ADATA
gps_data_all[53] => data_rom[53].ADATA
gps_data_all[54] => data_rom[54].ADATA
gps_data_all[55] => data_rom[55].ADATA
gps_data_all[56] => data_rom[56].ADATA
gps_data_all[57] => data_rom[57].ADATA
gps_data_all[58] => data_rom[58].ADATA
gps_data_all[59] => data_rom[59].ADATA
gps_data_all[60] => data_rom[60].ADATA
gps_data_all[61] => data_rom[61].ADATA
gps_data_all[62] => data_rom[62].ADATA
gps_data_all[63] => data_rom[63].ADATA
gps_data_all[64] => data_rom[64].ADATA
gps_data_all[65] => data_rom[65].ADATA
gps_data_all[66] => data_rom[66].ADATA
gps_data_all[67] => data_rom[67].ADATA
gps_data_all[68] => data_rom[68].ADATA
gps_data_all[69] => data_rom[69].ADATA
gps_data_all[70] => data_rom[70].ADATA
gps_data_all[71] => data_rom[71].ADATA
gps_data_all[72] => data_rom[72].ADATA
gps_data_all[73] => data_rom[73].ADATA
gps_data_all[74] => data_rom[74].ADATA
gps_data_all[75] => data_rom[75].ADATA
gps_data_all[76] => data_rom[76].ADATA
gps_data_all[77] => data_rom[77].ADATA
gps_data_all[78] => data_rom[78].ADATA
gps_data_all[79] => data_rom[79].ADATA
gps_data_all[80] => data_rom[80].ADATA
gps_data_all[81] => data_rom[81].ADATA
gps_data_all[82] => data_rom[82].ADATA
gps_data_all[83] => data_rom[83].ADATA
gps_data_all[84] => data_rom[84].ADATA
gps_data_all[85] => data_rom[85].ADATA
gps_data_all[86] => data_rom[86].ADATA
gps_data_all[87] => data_rom[87].ADATA
gps_data_all[88] => data_rom[88].ADATA
gps_data_all[89] => data_rom[89].ADATA
gps_data_all[90] => data_rom[90].ADATA
gps_data_all[91] => data_rom[91].ADATA
gps_data_all[92] => data_rom[92].ADATA
gps_data_all[93] => data_rom[93].ADATA
gps_data_all[94] => data_rom[94].ADATA
gps_data_all[95] => data_rom[95].ADATA
gps_data_all[96] => data_rom[96].ADATA
gps_data_all[97] => data_rom[97].ADATA
gps_data_all[98] => data_rom[98].ADATA
gps_data_all[99] => data_rom[99].ADATA
gps_data_all[100] => data_rom[100].ADATA
gps_data_all[101] => data_rom[101].ADATA
gps_data_all[102] => data_rom[102].ADATA
gps_data_all[103] => data_rom[103].ADATA
gps_data_all[104] => data_rom[104].ADATA
gps_data_all[105] => data_rom[105].ADATA
gps_data_all[106] => data_rom[106].ADATA
gps_data_all[107] => data_rom[107].ADATA
gps_data_all[108] => data_rom[108].ADATA
gps_data_all[109] => data_rom[109].ADATA
gps_data_all[110] => data_rom[110].ADATA
gps_data_all[111] => data_rom[111].ADATA
gps_data_all[112] => data_rom[112].ADATA
gps_data_all[113] => data_rom[113].ADATA
gps_data_all[114] => data_rom[114].ADATA
gps_data_all[115] => data_rom[115].ADATA
gps_data_all[116] => data_rom[116].ADATA
gps_data_all[117] => data_rom[117].ADATA
gps_data_all[118] => data_rom[118].ADATA
gps_data_all[119] => data_rom[119].ADATA
gps_data_all[120] => data_rom[120].ADATA
gps_data_all[121] => data_rom[121].ADATA
gps_data_all[122] => data_rom[122].ADATA
gps_data_all[123] => data_rom[123].ADATA
gps_data_all[124] => data_rom[124].ADATA
gps_data_all[125] => data_rom[125].ADATA
gps_data_all[126] => data_rom[126].ADATA
gps_data_all[127] => data_rom[127].ADATA
gps_data_all[128] => data_rom[128].ADATA
gps_data_all[129] => data_rom[129].ADATA
gps_data_all[130] => data_rom[130].ADATA
gps_data_all[131] => data_rom[131].ADATA
gps_data_all[132] => data_rom[132].ADATA
gps_data_all[133] => data_rom[133].ADATA
gps_data_all[134] => data_rom[134].ADATA
gps_data_all[135] => data_rom[135].ADATA
gps_data_all[136] => data_rom[136].ADATA
gps_data_all[137] => data_rom[137].ADATA
gps_data_all[138] => data_rom[138].ADATA
gps_data_all[139] => data_rom[139].ADATA
gps_data_all[140] => data_rom[140].ADATA
gps_data_all[141] => data_rom[141].ADATA
gps_data_all[142] => data_rom[142].ADATA
gps_data_all[143] => data_rom[143].ADATA
gps_data_all[144] => data_rom[144].ADATA
gps_data_all[145] => data_rom[145].ADATA
gps_data_all[146] => data_rom[146].ADATA
gps_data_all[147] => data_rom[147].ADATA
gps_data_all[148] => data_rom[148].ADATA
gps_data_all[149] => data_rom[149].ADATA
gps_data_all[150] => data_rom[150].ADATA
gps_data_all[151] => data_rom[151].ADATA
gps_data_all[152] => data_rom[152].ADATA
gps_data_all[153] => data_rom[153].ADATA
gps_data_all[154] => data_rom[154].ADATA
gps_data_all[155] => data_rom[155].ADATA
gps_data_all[156] => data_rom[156].ADATA
gps_data_all[157] => data_rom[157].ADATA
gps_data_all[158] => data_rom[158].ADATA
gps_data_all[159] => data_rom[159].ADATA
gps_data_all[160] => data_rom[160].ADATA
gps_data_all[161] => data_rom[161].ADATA
gps_data_all[162] => data_rom[162].ADATA
gps_data_all[163] => data_rom[163].ADATA
gps_data_all[164] => data_rom[164].ADATA
gps_data_all[165] => data_rom[165].ADATA
gps_data_all[166] => data_rom[166].ADATA
gps_data_all[167] => data_rom[167].ADATA
gps_data_all[168] => data_rom[168].ADATA
gps_data_all[169] => data_rom[169].ADATA
gps_data_all[170] => data_rom[170].ADATA
gps_data_all[171] => data_rom[171].ADATA
gps_data_all[172] => data_rom[172].ADATA
gps_data_all[173] => data_rom[173].ADATA
gps_data_all[174] => data_rom[174].ADATA
gps_data_all[175] => data_rom[175].ADATA
gps_data_all[176] => data_rom[176].ADATA
gps_data_all[177] => data_rom[177].ADATA
gps_data_all[178] => data_rom[178].ADATA
gps_data_all[179] => data_rom[179].ADATA
gps_data_all[180] => data_rom[180].ADATA
gps_data_all[181] => data_rom[181].ADATA
gps_data_all[182] => data_rom[182].ADATA
gps_data_all[183] => data_rom[183].ADATA
gps_data_all[184] => data_rom[184].ADATA
gps_data_all[185] => data_rom[185].ADATA
gps_data_all[186] => data_rom[186].ADATA
gps_data_all[187] => data_rom[187].ADATA
gps_data_all[188] => data_rom[188].ADATA
gps_data_all[189] => data_rom[189].ADATA
gps_data_all[190] => data_rom[190].ADATA
gps_data_all[191] => data_rom[191].ADATA
gps_data_all[192] => data_rom[192].ADATA
gps_data_all[193] => data_rom[193].ADATA
gps_data_all[194] => data_rom[194].ADATA
gps_data_all[195] => data_rom[195].ADATA
gps_data_all[196] => data_rom[196].ADATA
gps_data_all[197] => data_rom[197].ADATA
gps_data_all[198] => data_rom[198].ADATA
gps_data_all[199] => data_rom[199].ADATA
gps_data <= gps_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|test:inst8
pps => pps_out.DATAIN
pps_out <= pps.DB_MAX_OUTPUT_PORT_TYPE
transmit_en => transmit_en_out.DATAIN
transmit_en_out <= transmit_en.DB_MAX_OUTPUT_PORT_TYPE


