{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699714506434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699714506434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 22:55:06 2023 " "Processing started: Sat Nov 11 22:55:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699714506434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699714506434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FA_16bits -c FA_16bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off FA_16bits -c FA_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699714506434 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699714506550 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(*)\";  expecting \"@\", or an identifier FA_16bits.v(19) " "Verilog HDL syntax error at FA_16bits.v(19) near text \"(*)\";  expecting \"@\", or an identifier" {  } { { "FA_16bits.v" "" { Text "X:/altera/13.1/FA_16bits/FA_16bits.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1699714506567 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FA_16bits FA_16bits.v(1) " "Ignored design unit \"FA_16bits\" at FA_16bits.v(1) due to previous errors" {  } { { "FA_16bits.v" "" { Text "X:/altera/13.1/FA_16bits/FA_16bits.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1699714506567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_16bits.v 0 0 " "Found 0 design units, including 0 entities, in source file fa_16bits.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699714506567 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 FA_16bits_tb.v(12) " "Verilog HDL Expression warning at FA_16bits_tb.v(12): truncated literal to match 16 bits" {  } { { "FA_16bits_tb.v" "" { Text "X:/altera/13.1/FA_16bits/FA_16bits_tb.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1699714506568 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 FA_16bits_tb.v(13) " "Verilog HDL Expression warning at FA_16bits_tb.v(13): truncated literal to match 16 bits" {  } { { "FA_16bits_tb.v" "" { Text "X:/altera/13.1/FA_16bits/FA_16bits_tb.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1699714506568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_16bits_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_16bits_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA_16bits_tb " "Found entity 1: FA_16bits_tb" {  } { { "FA_16bits_tb.v" "" { Text "X:/altera/13.1/FA_16bits/FA_16bits_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699714506569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699714506569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699714506597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 11 22:55:06 2023 " "Processing ended: Sat Nov 11 22:55:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699714506597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699714506597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699714506597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699714506597 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699714507142 ""}
