{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688140724533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688140724533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 12:58:44 2023 " "Processing started: Fri Jun 30 12:58:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688140724533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688140724533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorNrisc -c ProcessadorNrisc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorNrisc -c ProcessadorNrisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688140724533 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688140724855 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "instrucaoLida ProcessadorNrisc.v(18) " "Verilog HDL Declaration error at ProcessadorNrisc.v(18): identifier \"instrucaoLida\" is already declared in the present scope" {  } { { "ProcessadorNrisc.v" "" { Text "F:/ProcessadorNrisc/ProcessadorNrisc.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1688140724877 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ProcessadorNrisc.v(20) " "Verilog HDL Module Instantiation warning at ProcessadorNrisc.v(20): ignored dangling comma in List of Port Connections" {  } { { "ProcessadorNrisc.v" "" { Text "F:/ProcessadorNrisc/ProcessadorNrisc.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1688140724877 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ProcessadorNrisc ProcessadorNrisc.v(1) " "Ignored design unit \"ProcessadorNrisc\" at ProcessadorNrisc.v(1) due to previous errors" {  } { { "ProcessadorNrisc.v" "" { Text "F:/ProcessadorNrisc/ProcessadorNrisc.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1688140724877 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ProcessadorNrisc\";  expecting \";\" ProcessadorNrisc.v(39) " "Verilog HDL syntax error at ProcessadorNrisc.v(39) near text \"ProcessadorNrisc\";  expecting \";\"" {  } { { "ProcessadorNrisc.v" "" { Text "F:/ProcessadorNrisc/ProcessadorNrisc.v" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1688140724877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadornrisc.v 0 0 " "Found 0 design units, including 0 entities, in source file processadornrisc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 2 2 " "Found 2 design units, including 2 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "F:/ProcessadorNrisc/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724880 ""} { "Info" "ISGN_ENTITY_NAME" "2 ULAteste " "Found entity 2: ULAteste" {  } { { "ULA.v" "" { Text "F:/ProcessadorNrisc/ULA.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 0 0 " "Found 0 design units, including 0 entities, in source file control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bits.v 2 2 " "Found 2 design units, including 2 entities, in source file somador8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Somador8Bits " "Found entity 1: Somador8Bits" {  } { { "SOMADOR8BITS.v" "" { Text "F:/ProcessadorNrisc/SOMADOR8BITS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724882 ""} { "Info" "ISGN_ENTITY_NAME" "2 Somador8Bitsteste " "Found entity 2: Somador8Bitsteste" {  } { { "SOMADOR8BITS.v" "" { Text "F:/ProcessadorNrisc/SOMADOR8BITS.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bitsduasent.v 2 2 " "Found 2 design units, including 2 entities, in source file somador8bitsduasent.v" { { "Info" "ISGN_ENTITY_NAME" "1 Somador8BitsDuas " "Found entity 1: Somador8BitsDuas" {  } { { "SOMADOR8BITSDUASENT.v" "" { Text "F:/ProcessadorNrisc/SOMADOR8BITSDUASENT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724883 ""} { "Info" "ISGN_ENTITY_NAME" "2 Somador8BitsDuasteste " "Found entity 2: Somador8BitsDuasteste" {  } { { "SOMADOR8BITSDUASENT.v" "" { Text "F:/ProcessadorNrisc/SOMADOR8BITSDUASENT.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.v 2 2 " "Found 2 design units, including 2 entities, in source file and.v" { { "Info" "ISGN_ENTITY_NAME" "1 PortaAND " "Found entity 1: PortaAND" {  } { { "AND.v" "" { Text "F:/ProcessadorNrisc/AND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724884 ""} { "Info" "ISGN_ENTITY_NAME" "2 ANDTeste " "Found entity 2: ANDTeste" {  } { { "AND.v" "" { Text "F:/ProcessadorNrisc/AND.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdois.v 2 2 " "Found 2 design units, including 2 entities, in source file muxdois.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexadorDois " "Found entity 1: MultiplexadorDois" {  } { { "MUXDOIS.v" "" { Text "F:/ProcessadorNrisc/MUXDOIS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724886 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultiplexadorDoisteste " "Found entity 2: MultiplexadorDoisteste" {  } { { "MUXDOIS.v" "" { Text "F:/ProcessadorNrisc/MUXDOIS.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxquatro.v 2 2 " "Found 2 design units, including 2 entities, in source file muxquatro.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexadorQuatro " "Found entity 1: MultiplexadorQuatro" {  } { { "MUXQUATRO.v" "" { Text "F:/ProcessadorNrisc/MUXQUATRO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724887 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultiplexadorQuatroteste " "Found entity 2: MultiplexadorQuatroteste" {  } { { "MUXQUATRO.v" "" { Text "F:/ProcessadorNrisc/MUXQUATRO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 2 2 " "Found 2 design units, including 2 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal " "Found entity 1: ExtensorSinal" {  } { { "EXTENSOR.v" "" { Text "F:/ProcessadorNrisc/EXTENSOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724888 ""} { "Info" "ISGN_ENTITY_NAME" "2 ExtensorSinalteste " "Found entity 2: ExtensorSinalteste" {  } { { "EXTENSOR.v" "" { Text "F:/ProcessadorNrisc/EXTENSOR.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724888 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \",\" MEMORY.v(65) " "Verilog HDL syntax error at MEMORY.v(65) near text \"\]\";  expecting \",\"" {  } { { "MEMORY.v" "" { Text "F:/ProcessadorNrisc/MEMORY.v" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1688140724889 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Memoryteste MEMORY.v(36) " "Ignored design unit \"Memoryteste\" at MEMORY.v(36) due to previous errors" {  } { { "MEMORY.v" "" { Text "F:/ProcessadorNrisc/MEMORY.v" 36 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1688140724889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 0 0 " "Found 0 design units, including 0 entities, in source file memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724889 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand REGISTRADORES.v(19) " "Verilog HDL syntax error at REGISTRADORES.v(19) near text \")\";  expecting an operand" {  } { { "REGISTRADORES.v" "" { Text "F:/ProcessadorNrisc/REGISTRADORES.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1688140724891 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "REGISTRADORES REGISTRADORES.v(1) " "Ignored design unit \"REGISTRADORES\" at REGISTRADORES.v(1) due to previous errors" {  } { { "REGISTRADORES.v" "" { Text "F:/ProcessadorNrisc/REGISTRADORES.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1688140724891 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "REGISTRADORESteste REGISTRADORES.v(26) " "Ignored design unit \"REGISTRADORESteste\" at REGISTRADORES.v(26) due to previous errors" {  } { { "REGISTRADORES.v" "" { Text "F:/ProcessadorNrisc/REGISTRADORES.v" 26 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1688140724891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 0 0 " "Found 0 design units, including 0 entities, in source file registradores.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724891 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction INSTRUCAO.v(5) " "Verilog HDL syntax error at INSTRUCAO.v(5) near text \")\";  expecting a direction" {  } { { "INSTRUCAO.v" "" { Text "F:/ProcessadorNrisc/INSTRUCAO.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1688140724892 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  INSTRUCAO.v(19) " "Verilog HDL syntax error at INSTRUCAO.v(19) near text \"end\"; \"end\" without \"begin\" " {  } { { "INSTRUCAO.v" "" { Text "F:/ProcessadorNrisc/INSTRUCAO.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1688140724892 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "INSTRUCAO INSTRUCAO.v(1) " "Ignored design unit \"INSTRUCAO\" at INSTRUCAO.v(1) due to previous errors" {  } { { "INSTRUCAO.v" "" { Text "F:/ProcessadorNrisc/INSTRUCAO.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1688140724892 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "INSTRUCAOteste INSTRUCAO.v(24) " "Ignored design unit \"INSTRUCAOteste\" at INSTRUCAO.v(24) due to previous errors" {  } { { "INSTRUCAO.v" "" { Text "F:/ProcessadorNrisc/INSTRUCAO.v" 24 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1688140724892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucao.v 0 0 " "Found 0 design units, including 0 entities, in source file instrucao.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 2 2 " "Found 2 design units, including 2 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "F:/ProcessadorNrisc/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724894 ""} { "Info" "ISGN_ENTITY_NAME" "2 testProgramCounter " "Found entity 2: testProgramCounter" {  } { { "ProgramCounter.v" "" { Text "F:/ProcessadorNrisc/ProgramCounter.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688140724894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688140724894 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688140724926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 30 12:58:44 2023 " "Processing ended: Fri Jun 30 12:58:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688140724926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688140724926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688140724926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688140724926 ""}
