<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>topology.h source code [codebrowser/include/hw/i386/topology.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="X86CPUTopoInfo "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/include/hw/i386/topology.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>codebrowser</a>/<a href='../..'>include</a>/<a href='..'>hw</a>/<a href='./'>i386</a>/<a href='topology.h.html'>topology.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> *  x86 CPU topology data structures and functions</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (c) 2012 Red Hat Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a copy</i></td></tr>
<tr><th id="7">7</th><td><i> * of this software and associated documentation files (the "Software"), to deal</i></td></tr>
<tr><th id="8">8</th><td><i> * in the Software without restriction, including without limitation the rights</i></td></tr>
<tr><th id="9">9</th><td><i> * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell</i></td></tr>
<tr><th id="10">10</th><td><i> * copies of the Software, and to permit persons to whom the Software is</i></td></tr>
<tr><th id="11">11</th><td><i> * furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="20">20</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</i></td></tr>
<tr><th id="21">21</th><td><i> * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN</i></td></tr>
<tr><th id="22">22</th><td><i> * THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> */</i></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/HW_I386_TOPOLOGY_H">HW_I386_TOPOLOGY_H</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/HW_I386_TOPOLOGY_H" data-ref="_M/HW_I386_TOPOLOGY_H">HW_I386_TOPOLOGY_H</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* This file implements the APIC-ID-based CPU topology enumeration logic,</i></td></tr>
<tr><th id="28">28</th><td><i> * documented at the following document:</i></td></tr>
<tr><th id="29">29</th><td><i> *   IntelÂ® 64 Architecture Processor Topology Enumeration</i></td></tr>
<tr><th id="30">30</th><td><i> *   <a href="http://software.intel.com/en-us/articles/intel-64-architecture-processor-topology-enumeration/">http://software.intel.com/en-us/articles/intel-64-architecture-processor-topology-enumeration/</a></i></td></tr>
<tr><th id="31">31</th><td><i> *</i></td></tr>
<tr><th id="32">32</th><td><i> * This code should be compatible with AMD's "Extended Method" described at:</i></td></tr>
<tr><th id="33">33</th><td><i> *   AMD CPUID Specification (Publication #25481)</i></td></tr>
<tr><th id="34">34</th><td><i> *   Section 3: Multiple Core Calcuation</i></td></tr>
<tr><th id="35">35</th><td><i> * as long as:</i></td></tr>
<tr><th id="36">36</th><td><i> *  nr_threads is set to 1;</i></td></tr>
<tr><th id="37">37</th><td><i> *  OFFSET_IDX is assumed to be 0;</i></td></tr>
<tr><th id="38">38</th><td><i> *  CPUID Fn8000_0008_ECX[ApicIdCoreIdSize[3:0]] is set to apicid_core_width().</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../qemu/bitops.h.html">"qemu/bitops.h"</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/* APIC IDs can be 32-bit, but beware: APIC IDs &gt; 255 require x2APIC support</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><b>typedef</b> <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="apic_id_t" title='apic_id_t' data-type='uint32_t' data-ref="apic_id_t">apic_id_t</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="X86CPUTopoInfo" title='X86CPUTopoInfo' data-ref="X86CPUTopoInfo"><a class="type" href="#X86CPUTopoInfo" title='X86CPUTopoInfo' data-ref="X86CPUTopoInfo">X86CPUTopoInfo</a></dfn> {</td></tr>
<tr><th id="49">49</th><td>    <em>unsigned</em> <dfn class="decl" id="X86CPUTopoInfo::pkg_id" title='X86CPUTopoInfo::pkg_id' data-ref="X86CPUTopoInfo::pkg_id">pkg_id</dfn>;</td></tr>
<tr><th id="50">50</th><td>    <em>unsigned</em> <dfn class="decl" id="X86CPUTopoInfo::core_id" title='X86CPUTopoInfo::core_id' data-ref="X86CPUTopoInfo::core_id">core_id</dfn>;</td></tr>
<tr><th id="51">51</th><td>    <em>unsigned</em> <dfn class="decl" id="X86CPUTopoInfo::smt_id" title='X86CPUTopoInfo::smt_id' data-ref="X86CPUTopoInfo::smt_id">smt_id</dfn>;</td></tr>
<tr><th id="52">52</th><td>} <dfn class="typedef" id="X86CPUTopoInfo" title='X86CPUTopoInfo' data-type='struct X86CPUTopoInfo' data-ref="X86CPUTopoInfo">X86CPUTopoInfo</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/* Return the bit width needed for 'count' IDs</i></td></tr>
<tr><th id="55">55</th><td><i> */</i></td></tr>
<tr><th id="56">56</th><td><em>static</em> <em>unsigned</em> <dfn class="decl def" id="apicid_bitwidth_for_count" title='apicid_bitwidth_for_count' data-ref="apicid_bitwidth_for_count">apicid_bitwidth_for_count</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1count" title='count' data-type='unsigned int' data-ref="1count">count</dfn>)</td></tr>
<tr><th id="57">57</th><td>{</td></tr>
<tr><th id="58">58</th><td>    <a class="macro" href="../../../../include/glib-2.0/glib/gtestutils.h.html#115" title="do { if (count &gt;= 1) ; else g_assertion_message_expr (((gchar*) 0), &quot;/home/jon/workspace/qemu/include/hw/i386/topology.h&quot;, 58, ((const char*) (__func__)), &quot;count &gt;= 1&quot;); } while (0)" data-ref="_M/g_assert">g_assert</a>(<a class="local col1 ref" href="#1count" title='count' data-ref="1count">count</a> &gt;= <var>1</var>);</td></tr>
<tr><th id="59">59</th><td>    <a class="local col1 ref" href="#1count" title='count' data-ref="1count">count</a> -= <var>1</var>;</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> <a class="local col1 ref" href="#1count" title='count' data-ref="1count">count</a> ? <var>32</var> - <a class="ref" href="../../qemu/host-utils.h.html#clz32" title='clz32' data-ref="clz32">clz32</a>(<a class="local col1 ref" href="#1count" title='count' data-ref="1count">count</a>) : <var>0</var>;</td></tr>
<tr><th id="61">61</th><td>}</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/* Bit width of the SMT_ID (thread ID) field on the APIC ID</i></td></tr>
<tr><th id="64">64</th><td><i> */</i></td></tr>
<tr><th id="65">65</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="apicid_smt_width" title='apicid_smt_width' data-ref="apicid_smt_width">apicid_smt_width</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2nr_cores" title='nr_cores' data-type='unsigned int' data-ref="2nr_cores">nr_cores</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3nr_threads" title='nr_threads' data-type='unsigned int' data-ref="3nr_threads">nr_threads</dfn>)</td></tr>
<tr><th id="66">66</th><td>{</td></tr>
<tr><th id="67">67</th><td>    <b>return</b> <a class="ref" href="#apicid_bitwidth_for_count" title='apicid_bitwidth_for_count' data-ref="apicid_bitwidth_for_count">apicid_bitwidth_for_count</a>(<a class="local col3 ref" href="#3nr_threads" title='nr_threads' data-ref="3nr_threads">nr_threads</a>);</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/* Bit width of the Core_ID field</i></td></tr>
<tr><th id="71">71</th><td><i> */</i></td></tr>
<tr><th id="72">72</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="apicid_core_width" title='apicid_core_width' data-ref="apicid_core_width">apicid_core_width</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4nr_cores" title='nr_cores' data-type='unsigned int' data-ref="4nr_cores">nr_cores</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5nr_threads" title='nr_threads' data-type='unsigned int' data-ref="5nr_threads">nr_threads</dfn>)</td></tr>
<tr><th id="73">73</th><td>{</td></tr>
<tr><th id="74">74</th><td>    <b>return</b> <a class="ref" href="#apicid_bitwidth_for_count" title='apicid_bitwidth_for_count' data-ref="apicid_bitwidth_for_count">apicid_bitwidth_for_count</a>(<a class="local col4 ref" href="#4nr_cores" title='nr_cores' data-ref="4nr_cores">nr_cores</a>);</td></tr>
<tr><th id="75">75</th><td>}</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* Bit offset of the Core_ID field</i></td></tr>
<tr><th id="78">78</th><td><i> */</i></td></tr>
<tr><th id="79">79</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="apicid_core_offset" title='apicid_core_offset' data-ref="apicid_core_offset">apicid_core_offset</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="6nr_cores" title='nr_cores' data-type='unsigned int' data-ref="6nr_cores">nr_cores</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                          <em>unsigned</em> <dfn class="local col7 decl" id="7nr_threads" title='nr_threads' data-type='unsigned int' data-ref="7nr_threads">nr_threads</dfn>)</td></tr>
<tr><th id="81">81</th><td>{</td></tr>
<tr><th id="82">82</th><td>    <b>return</b> <a class="ref" href="#apicid_smt_width" title='apicid_smt_width' data-ref="apicid_smt_width">apicid_smt_width</a>(<a class="local col6 ref" href="#6nr_cores" title='nr_cores' data-ref="6nr_cores">nr_cores</a>, <a class="local col7 ref" href="#7nr_threads" title='nr_threads' data-ref="7nr_threads">nr_threads</a>);</td></tr>
<tr><th id="83">83</th><td>}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/* Bit offset of the Pkg_ID (socket ID) field</i></td></tr>
<tr><th id="86">86</th><td><i> */</i></td></tr>
<tr><th id="87">87</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="apicid_pkg_offset" title='apicid_pkg_offset' data-ref="apicid_pkg_offset">apicid_pkg_offset</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8nr_cores" title='nr_cores' data-type='unsigned int' data-ref="8nr_cores">nr_cores</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9nr_threads" title='nr_threads' data-type='unsigned int' data-ref="9nr_threads">nr_threads</dfn>)</td></tr>
<tr><th id="88">88</th><td>{</td></tr>
<tr><th id="89">89</th><td>    <b>return</b> <a class="ref" href="#apicid_core_offset" title='apicid_core_offset' data-ref="apicid_core_offset">apicid_core_offset</a>(<a class="local col8 ref" href="#8nr_cores" title='nr_cores' data-ref="8nr_cores">nr_cores</a>, <a class="local col9 ref" href="#9nr_threads" title='nr_threads' data-ref="9nr_threads">nr_threads</a>) +</td></tr>
<tr><th id="90">90</th><td>           <a class="ref" href="#apicid_core_width" title='apicid_core_width' data-ref="apicid_core_width">apicid_core_width</a>(<a class="local col8 ref" href="#8nr_cores" title='nr_cores' data-ref="8nr_cores">nr_cores</a>, <a class="local col9 ref" href="#9nr_threads" title='nr_threads' data-ref="9nr_threads">nr_threads</a>);</td></tr>
<tr><th id="91">91</th><td>}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/* Make APIC ID for the CPU based on Pkg_ID, Core_ID, SMT_ID</i></td></tr>
<tr><th id="94">94</th><td><i> *</i></td></tr>
<tr><th id="95">95</th><td><i> * The caller must make sure core_id &lt; nr_cores and smt_id &lt; nr_threads.</i></td></tr>
<tr><th id="96">96</th><td><i> */</i></td></tr>
<tr><th id="97">97</th><td><em>static</em> <b>inline</b> <a class="typedef" href="#apic_id_t" title='apic_id_t' data-type='uint32_t' data-ref="apic_id_t">apic_id_t</a> <dfn class="decl def" id="apicid_from_topo_ids" title='apicid_from_topo_ids' data-ref="apicid_from_topo_ids">apicid_from_topo_ids</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10nr_cores" title='nr_cores' data-type='unsigned int' data-ref="10nr_cores">nr_cores</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                             <em>unsigned</em> <dfn class="local col1 decl" id="11nr_threads" title='nr_threads' data-type='unsigned int' data-ref="11nr_threads">nr_threads</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                             <em>const</em> <a class="typedef" href="#X86CPUTopoInfo" title='X86CPUTopoInfo' data-type='struct X86CPUTopoInfo' data-ref="X86CPUTopoInfo">X86CPUTopoInfo</a> *<dfn class="local col2 decl" id="12topo" title='topo' data-type='const X86CPUTopoInfo *' data-ref="12topo">topo</dfn>)</td></tr>
<tr><th id="100">100</th><td>{</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> (<a class="local col2 ref" href="#12topo" title='topo' data-ref="12topo">topo</a>-&gt;<a class="ref" href="#X86CPUTopoInfo::pkg_id" title='X86CPUTopoInfo::pkg_id' data-ref="X86CPUTopoInfo::pkg_id">pkg_id</a>  &lt;&lt; <a class="ref" href="#apicid_pkg_offset" title='apicid_pkg_offset' data-ref="apicid_pkg_offset">apicid_pkg_offset</a>(<a class="local col0 ref" href="#10nr_cores" title='nr_cores' data-ref="10nr_cores">nr_cores</a>, <a class="local col1 ref" href="#11nr_threads" title='nr_threads' data-ref="11nr_threads">nr_threads</a>)) |</td></tr>
<tr><th id="102">102</th><td>           (<a class="local col2 ref" href="#12topo" title='topo' data-ref="12topo">topo</a>-&gt;<a class="ref" href="#X86CPUTopoInfo::core_id" title='X86CPUTopoInfo::core_id' data-ref="X86CPUTopoInfo::core_id">core_id</a> &lt;&lt; <a class="ref" href="#apicid_core_offset" title='apicid_core_offset' data-ref="apicid_core_offset">apicid_core_offset</a>(<a class="local col0 ref" href="#10nr_cores" title='nr_cores' data-ref="10nr_cores">nr_cores</a>, <a class="local col1 ref" href="#11nr_threads" title='nr_threads' data-ref="11nr_threads">nr_threads</a>)) |</td></tr>
<tr><th id="103">103</th><td>           <a class="local col2 ref" href="#12topo" title='topo' data-ref="12topo">topo</a>-&gt;<a class="ref" href="#X86CPUTopoInfo::smt_id" title='X86CPUTopoInfo::smt_id' data-ref="X86CPUTopoInfo::smt_id">smt_id</a>;</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/* Calculate thread/core/package IDs for a specific topology,</i></td></tr>
<tr><th id="107">107</th><td><i> * based on (contiguous) CPU index</i></td></tr>
<tr><th id="108">108</th><td><i> */</i></td></tr>
<tr><th id="109">109</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="x86_topo_ids_from_idx" title='x86_topo_ids_from_idx' data-ref="x86_topo_ids_from_idx">x86_topo_ids_from_idx</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13nr_cores" title='nr_cores' data-type='unsigned int' data-ref="13nr_cores">nr_cores</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                         <em>unsigned</em> <dfn class="local col4 decl" id="14nr_threads" title='nr_threads' data-type='unsigned int' data-ref="14nr_threads">nr_threads</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="15cpu_index" title='cpu_index' data-type='unsigned int' data-ref="15cpu_index">cpu_index</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                         <a class="typedef" href="#X86CPUTopoInfo" title='X86CPUTopoInfo' data-type='struct X86CPUTopoInfo' data-ref="X86CPUTopoInfo">X86CPUTopoInfo</a> *<dfn class="local col6 decl" id="16topo" title='topo' data-type='X86CPUTopoInfo *' data-ref="16topo">topo</dfn>)</td></tr>
<tr><th id="113">113</th><td>{</td></tr>
<tr><th id="114">114</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="17core_index" title='core_index' data-type='unsigned int' data-ref="17core_index">core_index</dfn> = <a class="local col5 ref" href="#15cpu_index" title='cpu_index' data-ref="15cpu_index">cpu_index</a> / <a class="local col4 ref" href="#14nr_threads" title='nr_threads' data-ref="14nr_threads">nr_threads</a>;</td></tr>
<tr><th id="115">115</th><td>    <a class="local col6 ref" href="#16topo" title='topo' data-ref="16topo">topo</a>-&gt;<a class="ref" href="#X86CPUTopoInfo::smt_id" title='X86CPUTopoInfo::smt_id' data-ref="X86CPUTopoInfo::smt_id">smt_id</a> = <a class="local col5 ref" href="#15cpu_index" title='cpu_index' data-ref="15cpu_index">cpu_index</a> % <a class="local col4 ref" href="#14nr_threads" title='nr_threads' data-ref="14nr_threads">nr_threads</a>;</td></tr>
<tr><th id="116">116</th><td>    <a class="local col6 ref" href="#16topo" title='topo' data-ref="16topo">topo</a>-&gt;<a class="ref" href="#X86CPUTopoInfo::core_id" title='X86CPUTopoInfo::core_id' data-ref="X86CPUTopoInfo::core_id">core_id</a> = <a class="local col7 ref" href="#17core_index" title='core_index' data-ref="17core_index">core_index</a> % <a class="local col3 ref" href="#13nr_cores" title='nr_cores' data-ref="13nr_cores">nr_cores</a>;</td></tr>
<tr><th id="117">117</th><td>    <a class="local col6 ref" href="#16topo" title='topo' data-ref="16topo">topo</a>-&gt;<a class="ref" href="#X86CPUTopoInfo::pkg_id" title='X86CPUTopoInfo::pkg_id' data-ref="X86CPUTopoInfo::pkg_id">pkg_id</a> = <a class="local col7 ref" href="#17core_index" title='core_index' data-ref="17core_index">core_index</a> / <a class="local col3 ref" href="#13nr_cores" title='nr_cores' data-ref="13nr_cores">nr_cores</a>;</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* Calculate thread/core/package IDs for a specific topology,</i></td></tr>
<tr><th id="121">121</th><td><i> * based on APIC ID</i></td></tr>
<tr><th id="122">122</th><td><i> */</i></td></tr>
<tr><th id="123">123</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="x86_topo_ids_from_apicid" title='x86_topo_ids_from_apicid' data-ref="x86_topo_ids_from_apicid">x86_topo_ids_from_apicid</dfn>(<a class="typedef" href="#apic_id_t" title='apic_id_t' data-type='uint32_t' data-ref="apic_id_t">apic_id_t</a> <dfn class="local col8 decl" id="18apicid" title='apicid' data-type='apic_id_t' data-ref="18apicid">apicid</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                            <em>unsigned</em> <dfn class="local col9 decl" id="19nr_cores" title='nr_cores' data-type='unsigned int' data-ref="19nr_cores">nr_cores</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                            <em>unsigned</em> <dfn class="local col0 decl" id="20nr_threads" title='nr_threads' data-type='unsigned int' data-ref="20nr_threads">nr_threads</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                            <a class="typedef" href="#X86CPUTopoInfo" title='X86CPUTopoInfo' data-type='struct X86CPUTopoInfo' data-ref="X86CPUTopoInfo">X86CPUTopoInfo</a> *<dfn class="local col1 decl" id="21topo" title='topo' data-type='X86CPUTopoInfo *' data-ref="21topo">topo</dfn>)</td></tr>
<tr><th id="127">127</th><td>{</td></tr>
<tr><th id="128">128</th><td>    <a class="local col1 ref" href="#21topo" title='topo' data-ref="21topo">topo</a>-&gt;<a class="ref" href="#X86CPUTopoInfo::smt_id" title='X86CPUTopoInfo::smt_id' data-ref="X86CPUTopoInfo::smt_id">smt_id</a> = <a class="local col8 ref" href="#18apicid" title='apicid' data-ref="18apicid">apicid</a> &amp;</td></tr>
<tr><th id="129">129</th><td>                   ~(<var>0xFFFFFFFFUL</var> &lt;&lt; <a class="ref" href="#apicid_smt_width" title='apicid_smt_width' data-ref="apicid_smt_width">apicid_smt_width</a>(<a class="local col9 ref" href="#19nr_cores" title='nr_cores' data-ref="19nr_cores">nr_cores</a>, <a class="local col0 ref" href="#20nr_threads" title='nr_threads' data-ref="20nr_threads">nr_threads</a>));</td></tr>
<tr><th id="130">130</th><td>    <a class="local col1 ref" href="#21topo" title='topo' data-ref="21topo">topo</a>-&gt;<a class="ref" href="#X86CPUTopoInfo::core_id" title='X86CPUTopoInfo::core_id' data-ref="X86CPUTopoInfo::core_id">core_id</a> = (<a class="local col8 ref" href="#18apicid" title='apicid' data-ref="18apicid">apicid</a> &gt;&gt; <a class="ref" href="#apicid_core_offset" title='apicid_core_offset' data-ref="apicid_core_offset">apicid_core_offset</a>(<a class="local col9 ref" href="#19nr_cores" title='nr_cores' data-ref="19nr_cores">nr_cores</a>, <a class="local col0 ref" href="#20nr_threads" title='nr_threads' data-ref="20nr_threads">nr_threads</a>)) &amp;</td></tr>
<tr><th id="131">131</th><td>                   ~(<var>0xFFFFFFFFUL</var> &lt;&lt; <a class="ref" href="#apicid_core_width" title='apicid_core_width' data-ref="apicid_core_width">apicid_core_width</a>(<a class="local col9 ref" href="#19nr_cores" title='nr_cores' data-ref="19nr_cores">nr_cores</a>, <a class="local col0 ref" href="#20nr_threads" title='nr_threads' data-ref="20nr_threads">nr_threads</a>));</td></tr>
<tr><th id="132">132</th><td>    <a class="local col1 ref" href="#21topo" title='topo' data-ref="21topo">topo</a>-&gt;<a class="ref" href="#X86CPUTopoInfo::pkg_id" title='X86CPUTopoInfo::pkg_id' data-ref="X86CPUTopoInfo::pkg_id">pkg_id</a> = <a class="local col8 ref" href="#18apicid" title='apicid' data-ref="18apicid">apicid</a> &gt;&gt; <a class="ref" href="#apicid_pkg_offset" title='apicid_pkg_offset' data-ref="apicid_pkg_offset">apicid_pkg_offset</a>(<a class="local col9 ref" href="#19nr_cores" title='nr_cores' data-ref="19nr_cores">nr_cores</a>, <a class="local col0 ref" href="#20nr_threads" title='nr_threads' data-ref="20nr_threads">nr_threads</a>);</td></tr>
<tr><th id="133">133</th><td>}</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* Make APIC ID for the CPU 'cpu_index'</i></td></tr>
<tr><th id="136">136</th><td><i> *</i></td></tr>
<tr><th id="137">137</th><td><i> * 'cpu_index' is a sequential, contiguous ID for the CPU.</i></td></tr>
<tr><th id="138">138</th><td><i> */</i></td></tr>
<tr><th id="139">139</th><td><em>static</em> <b>inline</b> <a class="typedef" href="#apic_id_t" title='apic_id_t' data-type='uint32_t' data-ref="apic_id_t">apic_id_t</a> <dfn class="decl def" id="x86_apicid_from_cpu_idx" title='x86_apicid_from_cpu_idx' data-ref="x86_apicid_from_cpu_idx">x86_apicid_from_cpu_idx</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22nr_cores" title='nr_cores' data-type='unsigned int' data-ref="22nr_cores">nr_cores</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                                <em>unsigned</em> <dfn class="local col3 decl" id="23nr_threads" title='nr_threads' data-type='unsigned int' data-ref="23nr_threads">nr_threads</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                                <em>unsigned</em> <dfn class="local col4 decl" id="24cpu_index" title='cpu_index' data-type='unsigned int' data-ref="24cpu_index">cpu_index</dfn>)</td></tr>
<tr><th id="142">142</th><td>{</td></tr>
<tr><th id="143">143</th><td>    <a class="typedef" href="#X86CPUTopoInfo" title='X86CPUTopoInfo' data-type='struct X86CPUTopoInfo' data-ref="X86CPUTopoInfo">X86CPUTopoInfo</a> <dfn class="local col5 decl" id="25topo" title='topo' data-type='X86CPUTopoInfo' data-ref="25topo">topo</dfn>;</td></tr>
<tr><th id="144">144</th><td>    <a class="ref" href="#x86_topo_ids_from_idx" title='x86_topo_ids_from_idx' data-ref="x86_topo_ids_from_idx">x86_topo_ids_from_idx</a>(<a class="local col2 ref" href="#22nr_cores" title='nr_cores' data-ref="22nr_cores">nr_cores</a>, <a class="local col3 ref" href="#23nr_threads" title='nr_threads' data-ref="23nr_threads">nr_threads</a>, <a class="local col4 ref" href="#24cpu_index" title='cpu_index' data-ref="24cpu_index">cpu_index</a>, &amp;<a class="local col5 ref" href="#25topo" title='topo' data-ref="25topo">topo</a>);</td></tr>
<tr><th id="145">145</th><td>    <b>return</b> <a class="ref" href="#apicid_from_topo_ids" title='apicid_from_topo_ids' data-ref="apicid_from_topo_ids">apicid_from_topo_ids</a>(<a class="local col2 ref" href="#22nr_cores" title='nr_cores' data-ref="22nr_cores">nr_cores</a>, <a class="local col3 ref" href="#23nr_threads" title='nr_threads' data-ref="23nr_threads">nr_threads</a>, &amp;<a class="local col5 ref" href="#25topo" title='topo' data-ref="25topo">topo</a>);</td></tr>
<tr><th id="146">146</th><td>}</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#<span data-ppcond="24">endif</span> /* HW_I386_TOPOLOGY_H */</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../hw/i386/pc.c.html'>codebrowser/hw/i386/pc.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
