Analysis & Synthesis report for fpga_ex3
Tue Apr 30 14:22:08 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0|altsyncram_d7m1:auto_generated
 14. Source assignments for rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated
 15. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci_nxt:AR
 16. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci_nxt:AR|reg_dff:R0
 17. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:PC
 18. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:PC|reg_lci_nxt:R0
 19. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:PC|reg_lci_nxt:R0|reg_dff:R0
 20. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:DR
 21. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0
 22. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0|reg_dff:R0
 23. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:AC
 24. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:AC|reg_lci_nxt:R0
 25. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:AC|reg_lci_nxt:R0|reg_dff:R0
 26. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:IR
 27. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:IR|reg_lci_nxt:R0
 28. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:IR|reg_lci_nxt:R0|reg_dff:R0
 29. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:OUTR
 30. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0
 31. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0|reg_dff:R0
 32. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:INPR
 33. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:SC
 34. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0
 35. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0|reg_dff:R0
 36. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:I
 37. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:E
 38. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:R
 39. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:S
 40. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:IEN
 41. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:FGI
 42. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:FGO
 43. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:IOT
 44. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:IMSK
 45. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|edge_to_pulse:FGP
 46. Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|bus:BUS
 47. Parameter Settings for User Entity Instance: uart_rx:S_IN
 48. Parameter Settings for User Entity Instance: uart_tx:S_OUT
 49. Parameter Settings for User Entity Instance: uart_tx:S_OUT|edge_to_pulse:TX_EN
 50. Parameter Settings for Inferred Entity Instance: cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0
 51. Parameter Settings for Inferred Entity Instance: rom_sync_4kx32:ROM|altsyncram:mem_rtl_0
 52. altsyncram Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "uart_rx:S_IN"
 54. Port Connectivity Checks: "cpu_ex3:CPU_EX3|dec_3to8:DEC_D"
 55. Port Connectivity Checks: "cpu_ex3:CPU_EX3|dec_3to8:DEC_T"
 56. Port Connectivity Checks: "cpu_ex3:CPU_EX3|bus:BUS"
 57. Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0"
 58. Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:SC"
 59. Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0"
 60. Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:OUTR"
 61. Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:IR"
 62. Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0"
 63. Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:DR"
 64. Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:PC|reg_lci_nxt:R0"
 65. Port Connectivity Checks: "seg7_enc:SEG7_E0"
 66. Port Connectivity Checks: "dec_4to16:DEC_P"
 67. Port Connectivity Checks: "dec_2to4:DEC_M"
 68. Port Connectivity Checks: "dec_2to4:DEC_G"
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages
 71. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 30 14:22:08 2013    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; fpga_ex3                                 ;
; Top-level Entity Name              ; fpga_ex3                                 ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 698                                      ;
;     Total combinational functions  ; 685                                      ;
;     Dedicated logic registers      ; 205                                      ;
; Total registers                    ; 205                                      ;
; Total pins                         ; 135                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 131,072                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; fpga_ex3           ; fpga_ex3           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                           ; Library ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; ../rtl/fpga_ex3.v                                ; yes             ; User Verilog HDL File                                 ; D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v                                                   ;         ;
; ../rtl/def_ex3.v                                 ; yes             ; User Verilog HDL File                                 ; D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/def_ex3.v                                                    ;         ;
; ../rtl/cpu_module.v                              ; yes             ; User Verilog HDL File                                 ; D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v                                                 ;         ;
; ../rtl/cpu_ex3.v                                 ; yes             ; User Verilog HDL File                                 ; D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v                                                    ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal121.inc                                   ; yes             ; Megafunction                                          ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                          ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                                       ; yes             ; Megafunction                                          ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_d7m1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_d7m1.tdf                           ;         ;
; db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif ;         ;
; db/altsyncram_0k71.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf                           ;         ;
; db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif ;         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 698    ;
;                                             ;        ;
; Total combinational functions               ; 685    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 432    ;
;     -- 3 input functions                    ; 112    ;
;     -- <=2 input functions                  ; 141    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 575    ;
;     -- arithmetic mode                      ; 110    ;
;                                             ;        ;
; Total registers                             ; 205    ;
;     -- Dedicated logic registers            ; 205    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 135    ;
; Total memory bits                           ; 131072 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out                             ; 237    ;
; Total fan-out                               ; 3695   ;
; Average fan-out                             ; 3.50   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |fpga_ex3                                    ; 685 (150)         ; 205 (0)      ; 131072      ; 0            ; 0       ; 0         ; 135  ; 0            ; |fpga_ex3                                                                                        ;              ;
;    |cpu_ex3:CPU_EX3|                         ; 378 (102)         ; 109 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3                                                                        ;              ;
;       |alu:ALU|                              ; 98 (98)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|alu:ALU                                                                ;              ;
;       |bus:BUS|                              ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|bus:BUS                                                                ;              ;
;       |dec_3to8:DEC_D|                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|dec_3to8:DEC_D                                                         ;              ;
;          |dec_2to4:D0|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|dec_3to8:DEC_D|dec_2to4:D0                                             ;              ;
;          |dec_2to4:D1|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|dec_3to8:DEC_D|dec_2to4:D1                                             ;              ;
;       |dec_3to8:DEC_T|                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|dec_3to8:DEC_T                                                         ;              ;
;          |dec_2to4:D1|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|dec_3to8:DEC_T|dec_2to4:D1                                             ;              ;
;       |edge_to_pulse:FGP|                    ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|edge_to_pulse:FGP                                                      ;              ;
;       |ram_sync_4kx16:MEM|                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM                                                     ;              ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0                                ;              ;
;             |altsyncram_d7m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0|altsyncram_d7m1:auto_generated ;              ;
;       |reg_dff:E|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:E                                                              ;              ;
;       |reg_dff:FGI|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:FGI                                                            ;              ;
;       |reg_dff:FGO|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:FGO                                                            ;              ;
;       |reg_dff:IEN|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:IEN                                                            ;              ;
;       |reg_dff:IMSK|                         ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:IMSK                                                           ;              ;
;       |reg_dff:INPR|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:INPR                                                           ;              ;
;       |reg_dff:IOT|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:IOT                                                            ;              ;
;       |reg_dff:I|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:I                                                              ;              ;
;       |reg_dff:R|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:R                                                              ;              ;
;       |reg_dff:S|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_dff:S                                                              ;              ;
;       |reg_lci:AC|                           ; 18 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:AC                                                             ;              ;
;          |reg_lci_nxt:R0|                    ; 18 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:AC|reg_lci_nxt:R0                                              ;              ;
;             |reg_dff:R0|                     ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:AC|reg_lci_nxt:R0|reg_dff:R0                                   ;              ;
;       |reg_lci:DR|                           ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:DR                                                             ;              ;
;          |reg_lci_nxt:R0|                    ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0                                              ;              ;
;             |reg_dff:R0|                     ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0|reg_dff:R0                                   ;              ;
;       |reg_lci:IR|                           ; 1 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:IR                                                             ;              ;
;          |reg_lci_nxt:R0|                    ; 1 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:IR|reg_lci_nxt:R0                                              ;              ;
;             |reg_dff:R0|                     ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:IR|reg_lci_nxt:R0|reg_dff:R0                                   ;              ;
;       |reg_lci:OUTR|                         ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:OUTR                                                           ;              ;
;          |reg_lci_nxt:R0|                    ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0                                            ;              ;
;             |reg_dff:R0|                     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0|reg_dff:R0                                 ;              ;
;       |reg_lci:PC|                           ; 19 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:PC                                                             ;              ;
;          |reg_lci_nxt:R0|                    ; 19 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:PC|reg_lci_nxt:R0                                              ;              ;
;             |reg_dff:R0|                     ; 19 (19)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:PC|reg_lci_nxt:R0|reg_dff:R0                                   ;              ;
;       |reg_lci:SC|                           ; 4 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:SC                                                             ;              ;
;          |reg_lci_nxt:R0|                    ; 4 (4)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0                                              ;              ;
;             |reg_dff:R0|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0|reg_dff:R0                                   ;              ;
;       |reg_lci_nxt:AR|                       ; 24 (24)           ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci_nxt:AR                                                         ;              ;
;          |reg_dff:R0|                        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci_nxt:AR|reg_dff:R0                                              ;              ;
;    |dec_2to4:DEC_G|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|dec_2to4:DEC_G                                                                         ;              ;
;    |fpga_ex3_fsm:FSM|                        ; 44 (44)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|fpga_ex3_fsm:FSM                                                                       ;              ;
;    |rom_sync_4kx32:ROM|                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|rom_sync_4kx32:ROM                                                                     ;              ;
;       |altsyncram:mem_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0                                                ;              ;
;          |altsyncram_0k71:auto_generated|    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated                 ;              ;
;    |seg7_enc:SEG7_E1|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|seg7_enc:SEG7_E1                                                                       ;              ;
;    |seg7_enc:SEG7_E2|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|seg7_enc:SEG7_E2                                                                       ;              ;
;    |seg7_enc:SEG7_E3|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|seg7_enc:SEG7_E3                                                                       ;              ;
;    |uart_rx:S_IN|                            ; 46 (46)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|uart_rx:S_IN                                                                           ;              ;
;    |uart_tx:S_OUT|                           ; 44 (43)           ; 28 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|uart_tx:S_OUT                                                                          ;              ;
;       |edge_to_pulse:TX_EN|                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_ex3|uart_tx:S_OUT|edge_to_pulse:TX_EN                                                      ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                              ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0|altsyncram_d7m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif ;
; rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; uart_tx:S_OUT|tx_shift[10]            ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 205   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 186   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                         ;
+------------------------------------------------+----------------------------------------------+------+
; Register Name                                  ; Megafunction                                 ; Type ;
+------------------------------------------------+----------------------------------------------+------+
; cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|dout[0..15] ; cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|mem_rtl_0 ; RAM  ;
; rom_sync_4kx32:ROM|dout[16..31]                ; rom_sync_4kx32:ROM|mem_rtl_0                 ; RAM  ;
+------------------------------------------------+----------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0|reg_dff:R0|dout[2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0|reg_dff:R0|dout[0]   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:PC|reg_lci_nxt:R0|reg_dff:R0|dout[1]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:AC|reg_lci_nxt:R0|reg_dff:R0|dout[8]   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga_ex3|uart_rx:S_IN|baud_tick[6]                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_ex3|uart_tx:S_OUT|baud_tick[4]                                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |fpga_ex3|uart_rx:S_IN|rx_shift[4]                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fpga_ex3|uart_tx:S_OUT|bit_count[1]                                     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |fpga_ex3|uart_tx:S_OUT|tx_shift[4]                                      ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga_ex3|fpga_ex3_fsm:FSM|com_addr_reg[7]                               ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |fpga_ex3|fpga_ex3_fsm:FSM|probe_idx[6]                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |fpga_ex3|uart_rx:S_IN|bit_count[0]                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fpga_ex3|uart_rx:S_IN|rx_byte_out[0]                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_ex3|uart_rx:S_IN|rx_start                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |fpga_ex3|fpga_ex3_fsm:FSM|cpu_state[0]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0|reg_dff:R0|dout[2] ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_ex3|cpu_ex3:CPU_EX3|mem_addr[11]                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_ex3|cpu_ex3:CPU_EX3|reg_lci_nxt:AR|dout_nxt[11]                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |fpga_ex3|cpu_ex3:CPU_EX3|bus:BUS|Mux1                                   ;
; 8:1                ; 12 bits   ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |fpga_ex3|cpu_ex3:CPU_EX3|bus:BUS|Mux5                                   ;
; 16:1               ; 6 bits    ; 60 LEs        ; 42 LEs               ; 18 LEs                 ; No         ; |fpga_ex3|sys_probe_data                                                 ;
; 16:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |fpga_ex3|sys_probe_data                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |fpga_ex3|sys_probe_data                                                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |fpga_ex3|sys_probe_data                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_ex3|inpr[5]                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0|altsyncram_d7m1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci_nxt:AR ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci_nxt:AR|reg_dff:R0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:PC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:PC|reg_lci_nxt:R0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:PC|reg_lci_nxt:R0|reg_dff:R0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:DR ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0|reg_dff:R0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:AC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:AC|reg_lci_nxt:R0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:AC|reg_lci_nxt:R0|reg_dff:R0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:IR ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:IR|reg_lci_nxt:R0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:IR|reg_lci_nxt:R0|reg_dff:R0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:OUTR ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0|reg_dff:R0 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:INPR ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:SC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 3     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0|reg_dff:R0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 3     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:I ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:E ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:R ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:S ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:IEN ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:FGI ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:FGO ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:IOT ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|reg_dff:IMSK ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|edge_to_pulse:FGP ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 4     ; Signed Integer                                        ;
; EDGE_TYPE      ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_ex3:CPU_EX3|bus:BUS ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:S_IN ;
+-----------------+-------+---------------------------------+
; Parameter Name  ; Value ; Type                            ;
+-----------------+-------+---------------------------------+
; ID0             ; 0     ; Signed Integer                  ;
; HALF_BAUD_PHASE ; 2     ; Signed Integer                  ;
; ONE_BAUD_PHASE  ; 4     ; Signed Integer                  ;
; BAUD_PERIOD     ; 703   ; Signed Integer                  ;
+-----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:S_OUT ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; ID0            ; 0     ; Signed Integer                    ;
; BAUD_PERIOD    ; 2812  ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:S_OUT|edge_to_pulse:TX_EN ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                        ;
; EDGE_TYPE      ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------+
; Parameter Name                     ; Value                                            ; Type             ;
+------------------------------------+--------------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped          ;
; WIDTH_A                            ; 16                                               ; Untyped          ;
; WIDTHAD_A                          ; 12                                               ; Untyped          ;
; NUMWORDS_A                         ; 4096                                             ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped          ;
; WIDTH_B                            ; 16                                               ; Untyped          ;
; WIDTHAD_B                          ; 12                                               ; Untyped          ;
; NUMWORDS_B                         ; 4096                                             ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped          ;
; BYTE_SIZE                          ; 8                                                ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped          ;
; INIT_FILE                          ; db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone II                                       ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_d7m1                                  ; Untyped          ;
+------------------------------------+--------------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom_sync_4kx32:ROM|altsyncram:mem_rtl_0               ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                              ; Untyped        ;
; WIDTH_A                            ; 32                                               ; Untyped        ;
; WIDTHAD_A                          ; 12                                               ; Untyped        ;
; NUMWORDS_A                         ; 4096                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0k71                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 16                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; rom_sync_4kx32:ROM|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_rx:S_IN"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rx_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|dec_3to8:DEC_D" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|dec_3to8:DEC_T"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dout[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|bus:BUS" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; b0[15..5]  ; Input ; Info     ; Stuck at GND        ;
; b0[3..0]   ; Input ; Info     ; Stuck at GND        ;
; b0[4]      ; Input ; Info     ; Stuck at VCC        ;
; b1[15..12] ; Input ; Info     ; Stuck at GND        ;
; b2[15..12] ; Input ; Info     ; Stuck at GND        ;
; b6         ; Input ; Info     ; Stuck at GND        ;
+------------+-------+----------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; dout_nxt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:SC" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; din  ; Input ; Info     ; Stuck at GND                 ;
; ld   ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0"                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; dout_nxt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:OUTR" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; inr  ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:IR" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                 ;
; inr  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; dout_nxt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:DR" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_ex3:CPU_EX3|reg_lci:PC|reg_lci_nxt:R0"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; dout_nxt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "seg7_enc:SEG7_E0" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; data ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dec_4to16:DEC_P"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; en           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "dec_2to4:DEC_M" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; en   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dec_2to4:DEC_G"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dout[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Apr 30 14:21:58 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_ex3 -c fpga_ex3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 2 entities, in source file /hashimoto/documents/ta/ex3_2013_v2/rtl/fpga_ex3.v
    Info (12023): Found entity 1: fpga_ex3
    Info (12023): Found entity 2: fpga_ex3_fsm
Info (12021): Found 0 design units, including 0 entities, in source file /hashimoto/documents/ta/ex3_2013_v2/rtl/def_ex3.v
Info (12021): Found 16 design units, including 16 entities, in source file /hashimoto/documents/ta/ex3_2013_v2/rtl/cpu_module.v
    Info (12023): Found entity 1: rom_sync_4kx32
    Info (12023): Found entity 2: ram_sync_4kx16
    Info (12023): Found entity 3: reg_lci
    Info (12023): Found entity 4: reg_lci_nxt
    Info (12023): Found entity 5: reg_dff
    Info (12023): Found entity 6: edge_to_pulse
    Info (12023): Found entity 7: bus
    Info (12023): Found entity 8: alu
    Info (12023): Found entity 9: dec_2to4
    Info (12023): Found entity 10: dec_3to8
    Info (12023): Found entity 11: dec_4to16
    Info (12023): Found entity 12: seg7_enc
    Info (12023): Found entity 13: seg7_dec
    Info (12023): Found entity 14: uart_parity
    Info (12023): Found entity 15: uart_rx
    Info (12023): Found entity 16: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /hashimoto/documents/ta/ex3_2013_v2/rtl/cpu_ex3.v
    Info (12023): Found entity 1: cpu_ex3
Warning (10236): Verilog HDL Implicit Net warning at fpga_ex3.v(151): created implicit net for "rx_error"
Info (12127): Elaborating entity "fpga_ex3" for the top level hierarchy
Warning (10030): Net "GP_OUT[17..10]" at fpga_ex3.v(57) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "dec_2to4" for hierarchy "dec_2to4:DEC_G"
Info (12128): Elaborating entity "dec_4to16" for hierarchy "dec_4to16:DEC_P"
Info (12128): Elaborating entity "dec_3to8" for hierarchy "dec_4to16:DEC_P|dec_3to8:D0"
Info (12128): Elaborating entity "rom_sync_4kx32" for hierarchy "rom_sync_4kx32:ROM"
Warning (10850): Verilog HDL warning at cpu_module.v(19): number of words (4) in memory file does not match the number of elements in the address range [0:4095]
Warning (10030): Net "mem.data_a" at cpu_module.v(17) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at cpu_module.v(17) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at cpu_module.v(17) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "fpga_ex3_fsm" for hierarchy "fpga_ex3_fsm:FSM"
Warning (10230): Verilog HDL assignment warning at fpga_ex3.v(205): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at fpga_ex3.v(210): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "seg7_enc" for hierarchy "seg7_enc:SEG7_E0"
Info (12128): Elaborating entity "cpu_ex3" for hierarchy "cpu_ex3:CPU_EX3"
Warning (10036): Verilog HDL or VHDL warning at cpu_ex3.v(34): object "com_start" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at cpu_ex3.v(240): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cpu_ex3.v(244): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cpu_ex3.v(248): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cpu_ex3.v(251): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cpu_ex3.v(255): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cpu_ex3.v(258): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cpu_ex3.v(262): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cpu_ex3.v(268): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "ram_sync_4kx16" for hierarchy "cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM"
Warning (10850): Verilog HDL warning at cpu_module.v(42): number of words (21) in memory file does not match the number of elements in the address range [0:4095]
Info (12128): Elaborating entity "reg_lci_nxt" for hierarchy "cpu_ex3:CPU_EX3|reg_lci_nxt:AR"
Warning (10230): Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "reg_dff" for hierarchy "cpu_ex3:CPU_EX3|reg_lci_nxt:AR|reg_dff:R0"
Info (12128): Elaborating entity "reg_lci" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:PC"
Info (12128): Elaborating entity "reg_lci" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:DR"
Info (12128): Elaborating entity "reg_lci_nxt" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0"
Warning (10230): Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "reg_dff" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0|reg_dff:R0"
Info (12128): Elaborating entity "reg_lci" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:OUTR"
Info (12128): Elaborating entity "reg_lci_nxt" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0"
Warning (10230): Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "reg_dff" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0|reg_dff:R0"
Info (12128): Elaborating entity "reg_lci" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:SC"
Info (12128): Elaborating entity "reg_lci_nxt" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0"
Warning (10230): Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "reg_dff" for hierarchy "cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0|reg_dff:R0"
Info (12128): Elaborating entity "reg_dff" for hierarchy "cpu_ex3:CPU_EX3|reg_dff:I"
Info (12128): Elaborating entity "reg_dff" for hierarchy "cpu_ex3:CPU_EX3|reg_dff:FGI"
Info (12128): Elaborating entity "reg_dff" for hierarchy "cpu_ex3:CPU_EX3|reg_dff:IMSK"
Info (12128): Elaborating entity "edge_to_pulse" for hierarchy "cpu_ex3:CPU_EX3|edge_to_pulse:FGP"
Info (12128): Elaborating entity "alu" for hierarchy "cpu_ex3:CPU_EX3|alu:ALU"
Info (12128): Elaborating entity "bus" for hierarchy "cpu_ex3:CPU_EX3|bus:BUS"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:S_IN"
Warning (10230): Verilog HDL assignment warning at cpu_module.v(356): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at cpu_module.v(363): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at cpu_module.v(368): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "uart_parity" for hierarchy "uart_rx:S_IN|uart_parity:UP"
Warning (10230): Verilog HDL assignment warning at cpu_module.v(290): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:S_OUT"
Warning (10230): Verilog HDL assignment warning at cpu_module.v(438): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at cpu_module.v(444): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "edge_to_pulse" for hierarchy "uart_tx:S_OUT|edge_to_pulse:TX_EN"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_sync_4kx32:ROM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif
Info (12130): Elaborated megafunction instantiation "cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7m1.tdf
    Info (12023): Found entity 1: altsyncram_d7m1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0k71.tdf
    Info (12023): Found entity 1: altsyncram_0k71
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a15"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "GPIO_1[35]" is stuck at GND
Info (144001): Generated suppressed messages file D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/fpga_ex3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 910 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 743 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 335 megabytes
    Info: Processing ended: Tue Apr 30 14:22:08 2013
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/fpga_ex3.map.smsg.


