{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736671362830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736671362830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 15:42:42 2025 " "Processing started: Sun Jan 12 15:42:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736671362830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671362830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TubesSisdig -c TubesSisdig " "Command: quartus_map --read_settings_files=on --write_settings_files=off TubesSisdig -c TubesSisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671362831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736671363108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736671363108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixexpander.vhd 3 1 " "Found 3 design units, including 1 entities, in source file matrixexpander.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 k_pkg " "Found design unit 1: k_pkg" {  } { { "matrixexpander.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/matrixexpander.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 matrixexpander-rtl " "Found design unit 2: matrixexpander-rtl" {  } { { "matrixexpander.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/matrixexpander.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369375 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixexpander " "Found entity 1: matrixexpander" {  } { { "matrixexpander.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/matrixexpander.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegment-sevsegmentrtl " "Found design unit 1: sevensegment-sevsegmentrtl" {  } { { "sevseg.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/sevseg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369376 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevseg.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/sevseg.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgasync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vgasyncprogram " "Found design unit 1: vga_sync-vgasyncprogram" {  } { { "vgasync.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/vgasync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369378 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vgasync.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/vgasync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-behavior " "Found design unit 1: uart_tx-behavior" {  } { { "uart_tx.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart_tx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369380 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart_tx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-behavior " "Found design unit 1: uart_rx-behavior" {  } { { "uart_rx.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369383 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart_rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 3 1 " "Found 3 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_mem_uart_pkg " "Found design unit 1: t_mem_uart_pkg" {  } { { "uart.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369384 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uart-behavior " "Found design unit 2: uart-behavior" {  } { { "uart.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369384 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_decoder-behavior " "Found design unit 1: sevenseg_decoder-behavior" {  } { { "sevenseg_decoder.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/sevenseg_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369385 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_decoder " "Found entity 1: sevenseg_decoder" {  } { { "sevenseg_decoder.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/sevenseg_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imgprocessing.vhd 0 0 " "Found 0 design units, including 0 entities, in source file imgprocessing.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369388 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25/synthesis/pll25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll25/synthesis/pll25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL25-rtl " "Found design unit 1: PLL25-rtl" {  } { { "PLL25/synthesis/PLL25.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/PLL25/synthesis/PLL25.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369389 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL25 " "Found entity 1: PLL25" {  } { { "PLL25/synthesis/PLL25.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/PLL25/synthesis/PLL25.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25/synthesis/submodules/pll25_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll25/synthesis/submodules/pll25_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL25_altpll_0_dffpipe_l2c " "Found entity 1: PLL25_altpll_0_dffpipe_l2c" {  } { { "PLL25/synthesis/submodules/PLL25_altpll_0.v" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369391 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL25_altpll_0_stdsync_sv6 " "Found entity 2: PLL25_altpll_0_stdsync_sv6" {  } { { "PLL25/synthesis/submodules/PLL25_altpll_0.v" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369391 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL25_altpll_0_altpll_tc42 " "Found entity 3: PLL25_altpll_0_altpll_tc42" {  } { { "PLL25/synthesis/submodules/PLL25_altpll_0.v" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369391 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL25_altpll_0 " "Found entity 4: PLL25_altpll_0" {  } { { "PLL25/synthesis/submodules/PLL25_altpll_0.v" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_decoder-behavior " "Found design unit 1: ir_decoder-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369393 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_decoder " "Found entity 1: ir_decoder" {  } { { "IR.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockmodifier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockmodifier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockmodifier-behavior " "Found design unit 1: clockmodifier-behavior" {  } { { "clockmodifier.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/clockmodifier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369394 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockmodifier " "Found entity 1: clockmodifier" {  } { { "clockmodifier.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/clockmodifier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 3 1 " "Found 3 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_pkg " "Found design unit 1: all_pkg" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369395 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 main-rtl " "Found design unit 2: main-rtl" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369395 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-behavior " "Found design unit 1: buzzer-behavior" {  } { { "buzzer.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/buzzer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369396 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/buzzer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369398 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736671369398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736671369500 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dig main.vhd(27) " "VHDL Signal Declaration warning at main.vhd(27): used explicit default value for signal \"dig\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevseg main.vhd(28) " "VHDL Signal Declaration warning at main.vhd(28): used explicit default value for signal \"sevseg\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_led1 main.vhd(30) " "VHDL Signal Declaration warning at main.vhd(30): used explicit default value for signal \"o_led1\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_led2 main.vhd(30) " "VHDL Signal Declaration warning at main.vhd(30): used explicit default value for signal \"o_led2\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_led3 main.vhd(30) " "VHDL Signal Declaration warning at main.vhd(30): used explicit default value for signal \"o_led3\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_led4 main.vhd(30) " "VHDL Signal Declaration warning at main.vhd(30): used explicit default value for signal \"o_led4\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_vga_hs main.vhd(35) " "VHDL Signal Declaration warning at main.vhd(35): used implicit default value for signal \"o_vga_hs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_vga_vs main.vhd(35) " "VHDL Signal Declaration warning at main.vhd(35): used implicit default value for signal \"o_vga_vs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_buzz main.vhd(37) " "VHDL Signal Declaration warning at main.vhd(37): used implicit default value for signal \"o_buzz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R main.vhd(145) " "VHDL Signal Declaration warning at main.vhd(145): used implicit default value for signal \"R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G main.vhd(145) " "VHDL Signal Declaration warning at main.vhd(145): used implicit default value for signal \"G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B main.vhd(145) " "VHDL Signal Declaration warning at main.vhd(145): used implicit default value for signal \"B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "processing_state main.vhd(147) " "VHDL Signal Declaration warning at main.vhd(147): used explicit default value for signal \"processing_state\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_received main.vhd(149) " "Verilog HDL or VHDL warning at main.vhd(149): object \"uart_received\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_busy main.vhd(150) " "Verilog HDL or VHDL warning at main.vhd(150): object \"rx_busy\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_busy main.vhd(150) " "Verilog HDL or VHDL warning at main.vhd(150): object \"tx_busy\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevsegdata main.vhd(153) " "Verilog HDL or VHDL warning at main.vhd(153): object \"sevsegdata\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369501 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"uart:uart_module\"" {  } { { "main.vhd" "uart_module" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736671369502 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_log_addr uart.vhd(41) " "VHDL Signal Declaration warning at uart.vhd(41): used explicit default value for signal \"s_log_addr\" because signal was never assigned a value" {  } { { "uart.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736671369503 "|main|uart:uart_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_sig_CRRP_DATA uart.vhd(45) " "Verilog HDL or VHDL warning at uart.vhd(45): object \"o_sig_CRRP_DATA\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369503 "|main|uart:uart_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mem uart.vhd(46) " "Verilog HDL or VHDL warning at uart.vhd(46): object \"s_mem\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369503 "|main|uart:uart_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pixel_receive uart.vhd(47) " "Verilog HDL or VHDL warning at uart.vhd(47): object \"s_pixel_receive\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369503 "|main|uart:uart_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:uart_module\|uart_tx:u_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart:uart_module\|uart_tx:u_TX\"" {  } { { "uart.vhd" "u_TX" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736671369504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:uart_module\|uart_rx:u_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart:uart_module\|uart_rx:u_RX\"" {  } { { "uart.vhd" "u_RX" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736671369505 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_pixel_receive uart_rx.vhd(15) " "VHDL Signal Declaration warning at uart_rx.vhd(15): used implicit default value for signal \"o_pixel_receive\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_rx.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart_rx.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736671369506 "|main|uart:uart_module|uart_rx:u_RX"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_mem uart_rx.vhd(16) " "VHDL Signal Declaration warning at uart_rx.vhd(16): used implicit default value for signal \"o_mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_rx.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart_rx.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736671369506 "|main|uart:uart_module|uart_rx:u_RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgb uart_rx.vhd(35) " "Verilog HDL or VHDL warning at uart_rx.vhd(35): object \"rgb\" assigned a value but never read" {  } { { "uart_rx.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart_rx.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369506 "|main|uart:uart_module|uart_rx:u_RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgb_firstrun uart_rx.vhd(37) " "Verilog HDL or VHDL warning at uart_rx.vhd(37): object \"rgb_firstrun\" assigned a value but never read" {  } { { "uart_rx.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart_rx.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369506 "|main|uart:uart_module|uart_rx:u_RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_receive uart_rx.vhd(39) " "Verilog HDL or VHDL warning at uart_rx.vhd(39): object \"pixel_receive\" assigned a value but never read" {  } { { "uart_rx.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/uart_rx.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736671369506 "|main|uart:uart_module|uart_rx:u_RX"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rgb " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rgb\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1736671369506 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736671369708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[0\] VCC " "Pin \"sevseg\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|sevseg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[1\] VCC " "Pin \"sevseg\[1\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|sevseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[2\] VCC " "Pin \"sevseg\[2\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|sevseg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[3\] VCC " "Pin \"sevseg\[3\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|sevseg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[4\] VCC " "Pin \"sevseg\[4\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|sevseg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[5\] VCC " "Pin \"sevseg\[5\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|sevseg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[6\] VCC " "Pin \"sevseg\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|sevseg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led1 VCC " "Pin \"o_led1\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led2 VCC " "Pin \"o_led2\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led3 VCC " "Pin \"o_led3\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led4 VCC " "Pin \"o_led4\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r0 GND " "Pin \"o_r0\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_r0"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r1 GND " "Pin \"o_r1\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_r1"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r2 GND " "Pin \"o_r2\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_r2"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r3 GND " "Pin \"o_r3\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_r3"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r4 GND " "Pin \"o_r4\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_r4"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r5 GND " "Pin \"o_r5\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_r5"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r6 GND " "Pin \"o_r6\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_r6"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r7 GND " "Pin \"o_r7\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_r7"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g0 GND " "Pin \"o_g0\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_g0"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g1 GND " "Pin \"o_g1\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_g1"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g2 GND " "Pin \"o_g2\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_g2"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g3 GND " "Pin \"o_g3\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_g3"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g4 GND " "Pin \"o_g4\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_g4"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g5 GND " "Pin \"o_g5\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_g5"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g6 GND " "Pin \"o_g6\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_g6"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g7 GND " "Pin \"o_g7\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_g7"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_b0 GND " "Pin \"o_b0\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_b0"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_b1 GND " "Pin \"o_b1\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_b1"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_b2 GND " "Pin \"o_b2\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_b2"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_b3 GND " "Pin \"o_b3\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_b3"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_b4 GND " "Pin \"o_b4\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_b4"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_b5 GND " "Pin \"o_b5\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_b5"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_b6 GND " "Pin \"o_b6\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_b6"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_b7 GND " "Pin \"o_b7\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_b7"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_vga_hs GND " "Pin \"o_vga_hs\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_vga_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_vga_vs GND " "Pin \"o_vga_vs\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_vga_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_buzz GND " "Pin \"o_buzz\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_buzz"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Tx VCC " "Pin \"o_Tx\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736671369757 "|main|o_Tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736671369757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736671369771 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL25 19 " "Ignored 19 assignments for entity \"PLL25\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1736671369776 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL25_altpll_0 74 " "Ignored 74 assignments for entity \"PLL25_altpll_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1736671369776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736671369930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736671369930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_btn1 " "No output dependent on input pin \"i_btn1\"" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736671369955 "|main|i_btn1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_btn2 " "No output dependent on input pin \"i_btn2\"" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736671369955 "|main|i_btn2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_btn3 " "No output dependent on input pin \"i_btn3\"" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736671369955 "|main|i_btn3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_btn4 " "No output dependent on input pin \"i_btn4\"" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736671369955 "|main|i_btn4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk " "No output dependent on input pin \"i_clk\"" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736671369955 "|main|i_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_IR " "No output dependent on input pin \"i_IR\"" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736671369955 "|main|i_IR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Rx " "No output dependent on input pin \"i_Rx\"" {  } { { "main.vhd" "" { Text "C:/Users/lione/Documents/EL-SEM 3/EL2002/TUBESGIT/TubesSisdig/FPGA-Side/Codes/main.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736671369955 "|main|i_Rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1736671369955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736671369955 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736671369955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736671369955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736671369979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 15:42:49 2025 " "Processing ended: Sun Jan 12 15:42:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736671369979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736671369979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736671369979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736671369979 ""}
