v 20100214 1
C 1900 300 1 0 0 in_port_v.sym   
{
T 1900 300 5 10 1 1 0 6 1 1
refdes=t0_wb_dat_i[31:0]
}
C 1900 700 1 0 0 in_port_v.sym   
{
T 1900 700 5 10 1 1 0 6 1 1
refdes=i7_wb_sel_i[3:0]
}
C 1900 1100 1 0 0 in_port_v.sym   
{
T 1900 1100 5 10 1 1 0 6 1 1
refdes=i7_wb_dat_i[31:0]
}
C 1900 1500 1 0 0 in_port_v.sym   
{
T 1900 1500 5 10 1 1 0 6 1 1
refdes=i7_wb_adr_i[31:0]
}
C 1900 1900 1 0 0 in_port_v.sym   
{
T 1900 1900 5 10 1 1 0 6 1 1
refdes=i6_wb_sel_i[3:0]
}
C 1900 2300 1 0 0 in_port_v.sym   
{
T 1900 2300 5 10 1 1 0 6 1 1
refdes=i6_wb_dat_i[31:0]
}
C 1900 2700 1 0 0 in_port_v.sym   
{
T 1900 2700 5 10 1 1 0 6 1 1
refdes=i6_wb_adr_i[31:0]
}
C 1900 3100 1 0 0 in_port_v.sym   
{
T 1900 3100 5 10 1 1 0 6 1 1
refdes=i5_wb_sel_i[3:0]
}
C 1900 3500 1 0 0 in_port_v.sym   
{
T 1900 3500 5 10 1 1 0 6 1 1
refdes=i5_wb_dat_i[31:0]
}
C 1900 3900 1 0 0 in_port_v.sym   
{
T 1900 3900 5 10 1 1 0 6 1 1
refdes=i5_wb_adr_i[31:0]
}
C 1900 4300 1 0 0 in_port_v.sym   
{
T 1900 4300 5 10 1 1 0 6 1 1
refdes=i4_wb_sel_i[3:0]
}
C 1900 4700 1 0 0 in_port_v.sym   
{
T 1900 4700 5 10 1 1 0 6 1 1
refdes=i4_wb_dat_i[31:0]
}
C 1900 5100 1 0 0 in_port_v.sym   
{
T 1900 5100 5 10 1 1 0 6 1 1
refdes=i4_wb_adr_i[31:0]
}
C 1900 5500 1 0 0 in_port_v.sym   
{
T 1900 5500 5 10 1 1 0 6 1 1
refdes=i3_wb_sel_i[3:0]
}
C 1900 5900 1 0 0 in_port_v.sym   
{
T 1900 5900 5 10 1 1 0 6 1 1
refdes=i3_wb_dat_i[31:0]
}
C 1900 6300 1 0 0 in_port_v.sym   
{
T 1900 6300 5 10 1 1 0 6 1 1
refdes=i3_wb_adr_i[31:0]
}
C 1900 6700 1 0 0 in_port_v.sym   
{
T 1900 6700 5 10 1 1 0 6 1 1
refdes=i2_wb_sel_i[3:0]
}
C 1900 7100 1 0 0 in_port_v.sym   
{
T 1900 7100 5 10 1 1 0 6 1 1
refdes=i2_wb_dat_i[31:0]
}
C 1900 7500 1 0 0 in_port_v.sym   
{
T 1900 7500 5 10 1 1 0 6 1 1
refdes=i2_wb_adr_i[31:0]
}
C 1900 7900 1 0 0 in_port_v.sym   
{
T 1900 7900 5 10 1 1 0 6 1 1
refdes=i1_wb_sel_i[3:0]
}
C 1900 8300 1 0 0 in_port_v.sym   
{
T 1900 8300 5 10 1 1 0 6 1 1
refdes=i1_wb_dat_i[31:0]
}
C 1900 8700 1 0 0 in_port_v.sym   
{
T 1900 8700 5 10 1 1 0 6 1 1
refdes=i1_wb_adr_i[31:0]
}
C 1900 9100 1 0 0 in_port_v.sym   
{
T 1900 9100 5 10 1 1 0 6 1 1
refdes=i0_wb_sel_i[3:0]
}
C 1900 9500 1 0 0 in_port_v.sym   
{
T 1900 9500 5 10 1 1 0 6 1 1
refdes=i0_wb_dat_i[31:0]
}
C 1900 9900 1 0 0 in_port_v.sym   
{
T 1900 9900 5 10 1 1 0 6 1 1
refdes=i0_wb_adr_i[31:0]
}
C 1900 10300 1 0 0 in_port.sym  
{
T 1900 10300 5 10 1 1 0 6 1 1 
refdes=wb_rst_i
}
C 1900 10700 1 0 0 in_port.sym  
{
T 1900 10700 5 10 1 1 0 6 1 1 
refdes=wb_clk_i
}
C 1900 11100 1 0 0 in_port.sym  
{
T 1900 11100 5 10 1 1 0 6 1 1 
refdes=t0_wb_err_i
}
C 1900 11500 1 0 0 in_port.sym  
{
T 1900 11500 5 10 1 1 0 6 1 1 
refdes=t0_wb_ack_i
}
C 1900 11900 1 0 0 in_port.sym  
{
T 1900 11900 5 10 1 1 0 6 1 1 
refdes=i7_wb_we_i
}
C 1900 12300 1 0 0 in_port.sym  
{
T 1900 12300 5 10 1 1 0 6 1 1 
refdes=i7_wb_stb_i
}
C 1900 12700 1 0 0 in_port.sym  
{
T 1900 12700 5 10 1 1 0 6 1 1 
refdes=i7_wb_cyc_i
}
C 1900 13100 1 0 0 in_port.sym  
{
T 1900 13100 5 10 1 1 0 6 1 1 
refdes=i6_wb_we_i
}
C 1900 13500 1 0 0 in_port.sym  
{
T 1900 13500 5 10 1 1 0 6 1 1 
refdes=i6_wb_stb_i
}
C 1900 13900 1 0 0 in_port.sym  
{
T 1900 13900 5 10 1 1 0 6 1 1 
refdes=i6_wb_cyc_i
}
C 1900 14300 1 0 0 in_port.sym  
{
T 1900 14300 5 10 1 1 0 6 1 1 
refdes=i5_wb_we_i
}
C 1900 14700 1 0 0 in_port.sym  
{
T 1900 14700 5 10 1 1 0 6 1 1 
refdes=i5_wb_stb_i
}
C 1900 15100 1 0 0 in_port.sym  
{
T 1900 15100 5 10 1 1 0 6 1 1 
refdes=i5_wb_cyc_i
}
C 1900 15500 1 0 0 in_port.sym  
{
T 1900 15500 5 10 1 1 0 6 1 1 
refdes=i4_wb_we_i
}
C 1900 15900 1 0 0 in_port.sym  
{
T 1900 15900 5 10 1 1 0 6 1 1 
refdes=i4_wb_stb_i
}
C 1900 16300 1 0 0 in_port.sym  
{
T 1900 16300 5 10 1 1 0 6 1 1 
refdes=i4_wb_cyc_i
}
C 1900 16700 1 0 0 in_port.sym  
{
T 1900 16700 5 10 1 1 0 6 1 1 
refdes=i3_wb_we_i
}
C 1900 17100 1 0 0 in_port.sym  
{
T 1900 17100 5 10 1 1 0 6 1 1 
refdes=i3_wb_stb_i
}
C 1900 17500 1 0 0 in_port.sym  
{
T 1900 17500 5 10 1 1 0 6 1 1 
refdes=i3_wb_cyc_i
}
C 1900 17900 1 0 0 in_port.sym  
{
T 1900 17900 5 10 1 1 0 6 1 1 
refdes=i2_wb_we_i
}
C 1900 18300 1 0 0 in_port.sym  
{
T 1900 18300 5 10 1 1 0 6 1 1 
refdes=i2_wb_stb_i
}
C 1900 18700 1 0 0 in_port.sym  
{
T 1900 18700 5 10 1 1 0 6 1 1 
refdes=i2_wb_cyc_i
}
C 1900 19100 1 0 0 in_port.sym  
{
T 1900 19100 5 10 1 1 0 6 1 1 
refdes=i1_wb_we_i
}
C 1900 19500 1 0 0 in_port.sym  
{
T 1900 19500 5 10 1 1 0 6 1 1 
refdes=i1_wb_stb_i
}
C 1900 19900 1 0 0 in_port.sym  
{
T 1900 19900 5 10 1 1 0 6 1 1 
refdes=i1_wb_cyc_i
}
C 1900 20300 1 0 0 in_port.sym  
{
T 1900 20300 5 10 1 1 0 6 1 1 
refdes=i0_wb_we_i
}
C 1900 20700 1 0 0 in_port.sym  
{
T 1900 20700 5 10 1 1 0 6 1 1 
refdes=i0_wb_stb_i
}
C 1900 21100 1 0 0 in_port.sym  
{
T 1900 21100 5 10 1 1 0 6 1 1 
refdes=i0_wb_cyc_i
}
C 4900 300  1 0  0 out_port_v.sym
{
T 5900 300 5  10 1 1 0 0 1 1 
refdes=t0_wb_sel_o[3:0]
}
C 4900 700  1 0  0 out_port_v.sym
{
T 5900 700 5  10 1 1 0 0 1 1 
refdes=t0_wb_dat_o[31:0]
}
C 4900 1100  1 0  0 out_port_v.sym
{
T 5900 1100 5  10 1 1 0 0 1 1 
refdes=t0_wb_adr_o[31:0]
}
C 4900 1500  1 0  0 out_port_v.sym
{
T 5900 1500 5  10 1 1 0 0 1 1 
refdes=i7_wb_dat_o[31:0]
}
C 4900 1900  1 0  0 out_port_v.sym
{
T 5900 1900 5  10 1 1 0 0 1 1 
refdes=i6_wb_dat_o[31:0]
}
C 4900 2300  1 0  0 out_port_v.sym
{
T 5900 2300 5  10 1 1 0 0 1 1 
refdes=i5_wb_dat_o[31:0]
}
C 4900 2700  1 0  0 out_port_v.sym
{
T 5900 2700 5  10 1 1 0 0 1 1 
refdes=i4_wb_dat_o[31:0]
}
C 4900 3100  1 0  0 out_port_v.sym
{
T 5900 3100 5  10 1 1 0 0 1 1 
refdes=i3_wb_dat_o[31:0]
}
C 4900 3500  1 0  0 out_port_v.sym
{
T 5900 3500 5  10 1 1 0 0 1 1 
refdes=i2_wb_dat_o[31:0]
}
C 4900 3900  1 0  0 out_port_v.sym
{
T 5900 3900 5  10 1 1 0 0 1 1 
refdes=i1_wb_dat_o[31:0]
}
C 4900 4300  1 0  0 out_port_v.sym
{
T 5900 4300 5  10 1 1 0 0 1 1 
refdes=i0_wb_dat_o[31:0]
}
C 4900 4700  1 0 0 out_port.sym
{
T 5900 4700 5  10 1 1 0 0 1 1
refdes=t0_wb_we_o
}
C 4900 5100  1 0 0 out_port.sym
{
T 5900 5100 5  10 1 1 0 0 1 1
refdes=t0_wb_stb_o
}
C 4900 5500  1 0 0 out_port.sym
{
T 5900 5500 5  10 1 1 0 0 1 1
refdes=t0_wb_cyc_o
}
C 4900 5900  1 0 0 out_port.sym
{
T 5900 5900 5  10 1 1 0 0 1 1
refdes=i7_wb_err_o
}
C 4900 6300  1 0 0 out_port.sym
{
T 5900 6300 5  10 1 1 0 0 1 1
refdes=i7_wb_ack_o
}
C 4900 6700  1 0 0 out_port.sym
{
T 5900 6700 5  10 1 1 0 0 1 1
refdes=i6_wb_err_o
}
C 4900 7100  1 0 0 out_port.sym
{
T 5900 7100 5  10 1 1 0 0 1 1
refdes=i6_wb_ack_o
}
C 4900 7500  1 0 0 out_port.sym
{
T 5900 7500 5  10 1 1 0 0 1 1
refdes=i5_wb_err_o
}
C 4900 7900  1 0 0 out_port.sym
{
T 5900 7900 5  10 1 1 0 0 1 1
refdes=i5_wb_ack_o
}
C 4900 8300  1 0 0 out_port.sym
{
T 5900 8300 5  10 1 1 0 0 1 1
refdes=i4_wb_err_o
}
C 4900 8700  1 0 0 out_port.sym
{
T 5900 8700 5  10 1 1 0 0 1 1
refdes=i4_wb_ack_o
}
C 4900 9100  1 0 0 out_port.sym
{
T 5900 9100 5  10 1 1 0 0 1 1
refdes=i3_wb_err_o
}
C 4900 9500  1 0 0 out_port.sym
{
T 5900 9500 5  10 1 1 0 0 1 1
refdes=i3_wb_ack_o
}
C 4900 9900  1 0 0 out_port.sym
{
T 5900 9900 5  10 1 1 0 0 1 1
refdes=i2_wb_err_o
}
C 4900 10300  1 0 0 out_port.sym
{
T 5900 10300 5  10 1 1 0 0 1 1
refdes=i2_wb_ack_o
}
C 4900 10700  1 0 0 out_port.sym
{
T 5900 10700 5  10 1 1 0 0 1 1
refdes=i1_wb_err_o
}
C 4900 11100  1 0 0 out_port.sym
{
T 5900 11100 5  10 1 1 0 0 1 1
refdes=i1_wb_ack_o
}
C 4900 11500  1 0 0 out_port.sym
{
T 5900 11500 5  10 1 1 0 0 1 1
refdes=i0_wb_err_o
}
C 4900 11900  1 0 0 out_port.sym
{
T 5900 11900 5  10 1 1 0 0 1 1
refdes=i0_wb_ack_o
}
