# Assignment Report â€“ Lab 3  
## Investigation of Timer Operations and Memory Structure in SIMATIC STEP 7 â€“ Traffic Light Control  
---

## ğŸ§© Task Description

Develop a traffic light control system in **SIMATIC STEP 7**, using memory blocks and timer functions. Configure relevant memory regions and simulate sequential light transitions using **S7-PLCSIM**. Timer types applied include **S_PULSE** and **S_ODT**.

All source materials, screenshots, logic diagrams, and symbolic address mappings are located in the `src/` folder.

---

## ğŸ¯ Objectives  

- [ ] Explore S7 memory architecture (inputs, outputs, markers, and timers)  
- [ ] Implement On-Delay and Pulse timers in the traffic light logic  
- [ ] Create and comment logic segments in **OB1**  
- [ ] Simulate time-driven control using S7-PLCSIM  
- [ ] Analyze switching timing and output behavior  

---

## ğŸ“‚ Folder Contents (`src/`)  

```plaintext
ğŸ“ src/
â”œâ”€â”€ symbol_table.png                       # Table of assigned symbolic addresses
â”œâ”€â”€ OB1_logic_segments.png                 # Screenshot of full logic blocks
â”œâ”€â”€ program_comments.md                    # Detailed segment-level explanations
â”œâ”€â”€ timing_diagram.png                     # Visualized light sequence with T1â€“T4
â”œâ”€â”€ simulation_cycle_results_#1.png        # Captured simulation of full traffic light loop
â””â”€â”€ simulation_cycle_results_#2.png        # Captured simulation of full traffic light loop
```

---

## âš™ï¸ Procedure Overview  

### ğŸ”¹ Initial Setup  

âœ… PLC type: VIPA 200V series  
âœ… Project created and OB1 opened  
âœ… Inputs, outputs, markers, and timers assigned symbolically:  
- `I2.0` â€” Start button  
- `Q2.0` â€” Green light  
- `Q2.1` â€” Yellow light  
- `Q2.2` â€” Red light  
- Timers:  
  - `T1` â€“ Red (17s)  
  - `T2` â€“ Green (13s)  
  - `T3` â€“ Yellow after green (3s)  
  - `T4` â€“ Yellow after red (2s)  
  - `T5` â€“ Initial delay (On-Delay)

_All symbolic mappings are defined in `symbol_table.csv`._

---

### ğŸ”¹ Logic Structure (OB1 Segments)  

The logic is structured into four main OB1 segments:

1. **Startup & Initial Impulse**  
   - Elements: `I2.0`, `T5 (S_ODT)`, `M0.2`, `T2 (S_PULSE)`  
   - Output: `Q2.0` â€“ Green

2. **Green Segment**  
   - Timer: `T2`  
   - Output: `Q2.0`

3. **Yellow Segment**  
   - Timer: `T3` or `T4` depending on direction  
   - Output: `Q2.1`

4. **Red Segment**  
   - Timer: `T1`  
   - Output: `Q2.2`

> Detailed block comments and logic breakdowns are documented in `program_comments.pdf`.  
> Logic visualization in `OB1_logic_segments.png`.

---

## â± Light Timing Cycle  

<table>
  <thead>
    <tr>
      <th>Phase</th>
      <th>Output</th>
      <th>Timer</th>
      <th>Duration</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>Green Light</td>
      <td>Q2.0</td>
      <td>T2</td>
      <td>13 s</td>
    </tr>
    <tr>
      <td>Yellow After Green</td>
      <td>Q2.1</td>
      <td>T3</td>
      <td>3 s</td>
    </tr>
    <tr>
      <td>Red Light</td>
      <td>Q2.2</td>
      <td>T1</td>
      <td>17 s</td>
    </tr>
    <tr>
      <td>Yellow After Red</td>
      <td>Q2.1</td>
      <td>T4</td>
      <td>2 s</td>
    </tr>
    <tr>
      <td>Repeat</td>
      <td>â€”</td>
      <td>â€”</td>
      <td>â€”</td>
    </tr>
  </tbody>
</table>

Timing diagram illustration is in `timing_diagram.png`.

---

## âœ… Results & Reflection  

The traffic light control cycle executed flawlessly in the simulation. Transitions were smooth, and timers triggered correctly with no overlaps.  

- ğŸŸ¢ Green light held for 13 seconds (`Q2.0`)  
- ğŸŸ¡ Yellow triggered for 3 seconds after green (`Q2.1`)  
- ğŸ”´ Red active for 17 seconds (`Q2.2`)  
- ğŸŸ¡ Second yellow followed for 2 seconds before loop restart  

The simulation (`simulation_cycle_results.png`) confirmed all output timings were synchronized.  

Key outcomes:
- âœ… Timers configured and tested successfully in STEP 7  
- âœ… Symbolic memory layout enhanced code clarity  
- âœ… Loop cycling was deterministic and stable  
- âœ… Logic blocks are reusable and modular  

This lab strengthened understanding of time-controlled automation logic in real industrial scenarios.