Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,30
design__inferred_latch__count,0
design__instance__count,22807
design__instance__area,455197
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,100
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,3
design__max_cap_violation__count__corner:nom_tt_025C_3v30,145
power__internal__total,0.020542334765195847
power__switching__total,0.02638336271047592
power__leakage__total,0.0000015268180959537858
power__total,0.04692722484469414
clock__skew__worst_hold__corner:nom_tt_025C_3v30,5.158997375321674
clock__skew__worst_setup__corner:nom_tt_025C_3v30,5.658997430832826
timing__hold__ws__corner:nom_tt_025C_3v30,1.257165962470686
timing__setup__ws__corner:nom_tt_025C_3v30,5.907573264452134
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.257166
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,955
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,3
design__max_cap_violation__count__corner:nom_ss_125C_3v00,149
clock__skew__worst_hold__corner:nom_ss_125C_3v00,10.04483902265288
clock__skew__worst_setup__corner:nom_ss_125C_3v00,10.544839078164033
timing__hold__ws__corner:nom_ss_125C_3v00,2.7887719589630473
timing__setup__ws__corner:nom_ss_125C_3v00,-19.163103646316685
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-142.07691780763366
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-19.163103646316685
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.788772
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,8
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,23.218315
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,3
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,147
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,3.011892820398439
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,3.511892875909592
timing__hold__ws__corner:nom_ff_n40C_3v60,0.608208722822711
timing__setup__ws__corner:nom_ff_n40C_3v60,16.607666822949067
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.608209
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,1211
design__max_fanout_violation__count,3
design__max_cap_violation__count,198
clock__skew__worst_hold,10.469756025152769
clock__skew__worst_setup,3.388988963161578
timing__hold__ws,0.5994842569815544
timing__setup__ws,-22.19908941725391
timing__hold__tns,0.0
timing__setup__tns,-163.91780841080563
timing__hold__wns,0
timing__setup__wns,-22.19908941725391
timing__hold_vio__count,0
timing__hold_r2r__ws,0.599484
timing__hold_r2r_vio__count,0
timing__setup_vio__count,24
timing__setup_r2r__ws,22.412077
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1440.32 325.36
design__core__bbox,3.36 3.92 1436.96 321.44
design__io,45
design__die__area,468623
design__core__area,455197
design__instance__count__stdcell,14211
design__instance__area__stdcell,382944
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.841271
design__instance__utilization__stdcell,0.841271
design__rows,81
design__rows:GF018hv5v_mcu_sc7,81
design__sites,207360
design__sites:GF018hv5v_mcu_sc7,207360
design__instance__count__class:tie_cell,16
design__instance__area__class:tie_cell,140.493
design__instance__count__class:inverter,354
design__instance__area__class:inverter,3714.28
design__instance__count__class:sequential_cell,1578
design__instance__area__class:sequential_cell,125829
design__instance__count__class:multi_input_combinational_cell,7416
design__instance__area__class:multi_input_combinational_cell,184634
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__area__class:endcap_cell,711.245
design__instance__count__class:tap_cell,3033
design__instance__area__class:tap_cell,13316.1
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1644
design__instance__area__class:timing_repair_buffer,53953.6
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,707464
design__violations,0
design__instance__count__class:clock_buffer,7
design__instance__area__class:clock_buffer,623.437
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,21.952
design__instance__count__setup_buffer,201
design__instance__count__hold_buffer,0
global_route__vias,112527
global_route__wirelength,1410612
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,11032
route__net__special,2
route__drc_errors__iter:0,9710
route__wirelength__iter:0,941529
route__drc_errors__iter:1,2822
route__wirelength__iter:1,921502
route__drc_errors__iter:2,2437
route__wirelength__iter:2,909984
route__drc_errors__iter:3,616
route__wirelength__iter:3,909246
route__drc_errors__iter:4,267
route__wirelength__iter:4,909065
route__drc_errors__iter:5,126
route__wirelength__iter:5,909262
route__drc_errors__iter:6,75
route__wirelength__iter:6,909189
route__drc_errors__iter:7,32
route__wirelength__iter:7,909155
route__drc_errors__iter:8,22
route__wirelength__iter:8,909155
route__drc_errors__iter:9,21
route__wirelength__iter:9,909208
route__drc_errors__iter:10,21
route__wirelength__iter:10,909208
route__drc_errors__iter:11,0
route__wirelength__iter:11,909213
route__drc_errors,0
route__wirelength,909213
route__vias,97764
route__vias__singlecut,97764
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,1819.18
design__instance__count__class:fill_cell,8596
design__instance__area__class:fill_cell,72252.8
timing__unannotated_net__count__corner:nom_tt_025C_3v30,10
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,10
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,10
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,70
design__max_fanout_violation__count__corner:min_tt_025C_3v30,3
design__max_cap_violation__count__corner:min_tt_025C_3v30,114
clock__skew__worst_hold__corner:min_tt_025C_3v30,4.961816431501069
clock__skew__worst_setup__corner:min_tt_025C_3v30,5.461816487012222
timing__hold__ws__corner:min_tt_025C_3v30,1.2425786307152757
timing__setup__ws__corner:min_tt_025C_3v30,7.190966248219896
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.242579
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,10
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,750
design__max_fanout_violation__count__corner:min_ss_125C_3v00,3
design__max_cap_violation__count__corner:min_ss_125C_3v00,116
clock__skew__worst_hold__corner:min_ss_125C_3v00,9.68801777333886
clock__skew__worst_setup__corner:min_ss_125C_3v00,10.188017828850013
timing__hold__ws__corner:min_ss_125C_3v00,2.7606047118532633
timing__setup__ws__corner:min_ss_125C_3v00,-16.708196188404408
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-124.22374946972971
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-16.708196188404408
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.760605
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,8
timing__setup_r2r__ws__corner:min_ss_125C_3v00,23.897118
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,10
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,3
design__max_cap_violation__count__corner:min_ff_n40C_3v60,115
clock__skew__worst_hold__corner:min_ff_n40C_3v60,2.888988907650425
clock__skew__worst_setup__corner:min_ff_n40C_3v60,3.388988963161578
timing__hold__ws__corner:min_ff_n40C_3v60,0.5994842569815544
timing__setup__ws__corner:min_ff_n40C_3v60,17.38591542165328
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.599484
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,10
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,151
design__max_fanout_violation__count__corner:max_tt_025C_3v30,3
design__max_cap_violation__count__corner:max_tt_025C_3v30,193
clock__skew__worst_hold__corner:max_tt_025C_3v30,5.393450727579129
clock__skew__worst_setup__corner:max_tt_025C_3v30,5.893450783090281
timing__hold__ws__corner:max_tt_025C_3v30,1.2749004435230087
timing__setup__ws__corner:max_tt_025C_3v30,4.3084790288301615
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.274900
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,10
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,1211
design__max_fanout_violation__count__corner:max_ss_125C_3v00,3
design__max_cap_violation__count__corner:max_ss_125C_3v00,198
clock__skew__worst_hold__corner:max_ss_125C_3v00,10.469756025152769
clock__skew__worst_setup__corner:max_ss_125C_3v00,10.969756080663922
timing__hold__ws__corner:max_ss_125C_3v00,2.8230032444048367
timing__setup__ws__corner:max_ss_125C_3v00,-22.19908941725391
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-163.91780841080563
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-22.19908941725391
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.823003
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,8
timing__setup_r2r__ws__corner:max_ss_125C_3v00,22.412077
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,10
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,5
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,3
design__max_cap_violation__count__corner:max_ff_n40C_3v60,194
clock__skew__worst_hold__corner:max_ff_n40C_3v60,3.1579113551282703
clock__skew__worst_setup__corner:max_ff_n40C_3v60,3.657911410639423
timing__hold__ws__corner:max_ff_n40C_3v60,0.6188322252011974
timing__setup__ws__corner:max_ff_n40C_3v60,15.667542373605823
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.618832
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,10
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,10
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29986
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000144892
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000133983
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000330425
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000133983
design_powergrid__voltage__worst,0.000133983
design_powergrid__voltage__worst__net:VPWR,3.29986
design_powergrid__drop__worst,0.000144892
design_powergrid__drop__worst__net:VPWR,0.000144892
design_powergrid__voltage__worst__net:VGND,0.000133983
design_powergrid__drop__worst__net:VGND,0.000133983
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000325999999999999995835796295917674569864175282418727874755859375
ir__drop__worst,0.0001450000000000000008500145032286354762618429958820343017578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
