{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513757836984 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "usbfunc EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"usbfunc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513757837046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513757837156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513757837156 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|clk\[0\] 121 500 0 0 " "Implementing clock multiplication of 121, clock division of 500, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_ocf2.tdf" "" { Text "C:/altera_projects/usbfunc/db/altpll_ocf2.tdf" 28 2 0 } } { "" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513757837281 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|clk\[1\] 121 52520 0 0 " "Implementing clock multiplication of 121, clock division of 52520, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_ocf2.tdf" "" { Text "C:/altera_projects/usbfunc/db/altpll_ocf2.tdf" 28 2 0 } } { "" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1513757837281 ""}  } { { "db/altpll_ocf2.tdf" "" { Text "C:/altera_projects/usbfunc/db/altpll_ocf2.tdf" 28 2 0 } } { "" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513757837281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513757837421 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513757837453 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513757837781 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513757837781 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513757837781 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513757837781 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1513757837781 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513757837781 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513757837796 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 11 " "No exact pin location assignment(s) for 1 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_clk " "Pin tx_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { tx_clk } } } { "Block1.bdf" "" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { { 840 -168 8 856 "tx_clk" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513757838671 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1513757838671 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1513757839312 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513757839312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513757839312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513757839312 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1513757839312 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "usbfunc.sdc " "Synopsys Design Constraints File file not found: 'usbfunc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|NRZI_coding~6\|combout " "Node \"inst7\|NRZI_coding~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|NRZI_coding~2\|datad " "Node \"inst7\|NRZI_coding~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|NRZI_coding~2\|combout " "Node \"inst7\|NRZI_coding~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|NRZI_coding~6\|dataa " "Node \"inst7\|NRZI_coding~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""}  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|dp_out~2\|combout " "Node \"inst7\|dp_out~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|dp_out~6\|dataa " "Node \"inst7\|dp_out~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|dp_out~6\|combout " "Node \"inst7\|dp_out~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|dp_out~2\|datad " "Node \"inst7\|dp_out~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""}  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[4\]~26\|combout " "Node \"inst2\|FIFO_pointer\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~115\|datac " "Node \"inst2\|FIFO_pointer~115\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~115\|combout " "Node \"inst2\|FIFO_pointer~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~119\|dataa " "Node \"inst2\|FIFO_pointer~119\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~119\|combout " "Node \"inst2\|FIFO_pointer~119\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[4\]~26\|datad " "Node \"inst2\|FIFO_pointer\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[5\]~30\|combout " "Node \"inst2\|FIFO_pointer\[5\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~124\|datab " "Node \"inst2\|FIFO_pointer~124\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~124\|combout " "Node \"inst2\|FIFO_pointer~124\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[5\]~30\|datad " "Node \"inst2\|FIFO_pointer\[5\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[3\]~14\|combout " "Node \"inst2\|FIFO_pointer\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~107\|datab " "Node \"inst2\|FIFO_pointer~107\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~107\|combout " "Node \"inst2\|FIFO_pointer~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[3\]~14\|datad " "Node \"inst2\|FIFO_pointer\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[6\]~10\|combout " "Node \"inst2\|FIFO_pointer\[6\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~113\|dataa " "Node \"inst2\|FIFO_pointer~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~113\|combout " "Node \"inst2\|FIFO_pointer~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[6\]~10\|datad " "Node \"inst2\|FIFO_pointer\[6\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[0\]~2\|combout " "Node \"inst2\|FIFO_pointer\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~83\|datab " "Node \"inst2\|FIFO_pointer~83\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~83\|combout " "Node \"inst2\|FIFO_pointer~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~88\|dataa " "Node \"inst2\|FIFO_pointer~88\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~88\|combout " "Node \"inst2\|FIFO_pointer~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[0\]~2\|datad " "Node \"inst2\|FIFO_pointer\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[1\]~22\|combout " "Node \"inst2\|FIFO_pointer\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~93\|dataa " "Node \"inst2\|FIFO_pointer~93\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~93\|combout " "Node \"inst2\|FIFO_pointer~93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[1\]~22\|datad " "Node \"inst2\|FIFO_pointer\[1\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[2\]~18\|combout " "Node \"inst2\|FIFO_pointer\[2\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~82\|dataa " "Node \"inst2\|FIFO_pointer~82\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~82\|combout " "Node \"inst2\|FIFO_pointer~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[2\]~18\|datad " "Node \"inst2\|FIFO_pointer\[2\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839343 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839343 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[7\]~6\|combout " "Node \"inst2\|FIFO_pointer\[7\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~96\|dataa " "Node \"inst2\|FIFO_pointer~96\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~96\|combout " "Node \"inst2\|FIFO_pointer~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~99\|datab " "Node \"inst2\|FIFO_pointer~99\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer~99\|combout " "Node \"inst2\|FIFO_pointer~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|FIFO_pointer\[7\]~6\|datad " "Node \"inst2\|FIFO_pointer\[7\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839359 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|dm_out~2\|combout " "Node \"inst7\|dm_out~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|dm_out~8\|datab " "Node \"inst7\|dm_out~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|dm_out~8\|combout " "Node \"inst7\|dm_out~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|dm_out~2\|datad " "Node \"inst7\|dm_out~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513757839359 ""}  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513757839359 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk " "Node: inclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|inclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ls_usb_recv:inst\|rdata_ready " "Node: ls_usb_recv:inst\|rdata_ready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|ls_usb_recv:inst|rdata_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ls_usb_core:inst2\|fsm_sync " "Node: ls_usb_core:inst2\|fsm_sync was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|ls_usb_core:inst2|fsm_sync"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_controller:inst3\|is_command " "Node: uart_controller:inst3\|is_command was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|uart_controller:inst3|is_command"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ls_usb_core:inst2\|EOP_delay\[2\] " "Node: ls_usb_core:inst2\|EOP_delay\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|ls_usb_core:inst2|EOP_delay[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ls_usb_core:inst2\|byteready_counter\[2\] " "Node: ls_usb_core:inst2\|byteready_counter\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|ls_usb_core:inst2|byteready_counter[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ls_usb_recv:inst\|dp_input " "Node: ls_usb_recv:inst\|dp_input was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|ls_usb_recv:inst|dp_input"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ls_usb_recv:inst\|clk_counter\[6\] " "Node: ls_usb_recv:inst\|clk_counter\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|ls_usb_recv:inst|clk_counter[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ls_usb_core:inst2\|EOP_delay\[1\] " "Node: ls_usb_core:inst2\|EOP_delay\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|ls_usb_core:inst2|EOP_delay[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ls_usb_recv:inst\|SOP " "Node: ls_usb_recv:inst\|SOP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513757839359 "|Block1|ls_usb_recv:inst|SOP"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513757839390 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513757839390 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1513757839390 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513757839390 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513757839390 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1513757839390 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1513757839390 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513757839390 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513757839390 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513757839390 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513757839390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "db/altpll_ocf2.tdf" "" { Text "C:/altera_projects/usbfunc/db/altpll_ocf2.tdf" 32 2 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|altpll_ocf2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "db/altpll_ocf2.tdf" "" { Text "C:/altera_projects/usbfunc/db/altpll_ocf2.tdf" 32 2 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|altpll_ocf2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 1780 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ls_usb_recv:inst\|rdata_ready  " "Automatically promoted node ls_usb_recv:inst\|rdata_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[45\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[45\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 3165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[45\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[45\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 3223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 18 0 0 } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ls_usb_recv:inst\|rdata_ready" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_recv:inst|rdata_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ls_usb_core:inst2\|fsm_sync  " "Automatically promoted node ls_usb_core:inst2\|fsm_sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 487 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|fsm_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ls_usb_core:inst2\|byteready_counter\[2\]  " "Automatically promoted node ls_usb_core:inst2\|byteready_counter\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|Add2~4 " "Destination node ls_usb_core:inst2\|Add2~4" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 743 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|Add2~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 1414 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|byteready_counter\[2\]~2 " "Destination node ls_usb_core:inst2\|byteready_counter\[2\]~2" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 730 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|byteready_counter[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 1418 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 730 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|byteready_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ls_usb_core:inst2\|sdata_ready~2  " "Automatically promoted node ls_usb_core:inst2\|sdata_ready~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|out\[5\]~2 " "Destination node ls_usb_sender:inst7\|out\[5\]~2" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 98 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|out[5]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 924 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|dp_out~2 " "Destination node ls_usb_sender:inst7\|dp_out~2" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 12 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|dp_out~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 928 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|dm_out~2 " "Destination node ls_usb_sender:inst7\|dm_out~2" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 13 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|dm_out~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|out\[6\]~6 " "Destination node ls_usb_sender:inst7\|out\[6\]~6" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 98 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|out[6]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|NRZI_coding~2 " "Destination node ls_usb_sender:inst7\|NRZI_coding~2" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 28 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|NRZI_coding~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 945 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|serial_shift~0 " "Destination node ls_usb_sender:inst7\|serial_shift~0" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 26 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|serial_shift~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 1490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|out\[7\]~10 " "Destination node ls_usb_sender:inst7\|out\[7\]~10" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 98 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|out[7]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 949 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|out\[0\]~14 " "Destination node ls_usb_sender:inst7\|out\[0\]~14" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 98 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|out[0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 952 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|out\[1\]~18 " "Destination node ls_usb_sender:inst7\|out\[1\]~18" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 98 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|out[1]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_sender:inst7\|out\[2\]~22 " "Destination node ls_usb_sender:inst7\|out\[2\]~22" {  } { { "ls_usb_send.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_send.v" 98 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_sender:inst7|out[2]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 960 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 13 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|sdata_ready~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 933 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ls_usb_recv:inst\|clk_counter\[6\]  " "Automatically promoted node ls_usb_recv:inst\|clk_counter\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_recv:inst\|Equal1~0 " "Destination node ls_usb_recv:inst\|Equal1~0" {  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 92 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_recv:inst|Equal1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 1091 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[46\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[46\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 3166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[46\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[46\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 3224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 26 0 0 } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ls_usb_recv:inst\|clk_counter\[6\]" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_recv:inst|clk_counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ls_usb_core:inst2\|EOP_delay\[1\]  " "Automatically promoted node ls_usb_core:inst2\|EOP_delay\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|FIFO_pointer\[2\]~18 " "Destination node ls_usb_core:inst2\|FIFO_pointer\[2\]~18" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|FIFO_pointer[2]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 908 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|FIFO_pointer\[0\]~2 " "Destination node ls_usb_core:inst2\|FIFO_pointer\[0\]~2" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|FIFO_pointer[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 892 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|FIFO_pointer\[1\]~22 " "Destination node ls_usb_core:inst2\|FIFO_pointer\[1\]~22" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|FIFO_pointer[1]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|FIFO_pointer\[7\]~6 " "Destination node ls_usb_core:inst2\|FIFO_pointer\[7\]~6" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|FIFO_pointer[7]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 896 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|FIFO_pointer\[3\]~14 " "Destination node ls_usb_core:inst2\|FIFO_pointer\[3\]~14" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|FIFO_pointer[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 904 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|FIFO_pointer\[6\]~10 " "Destination node ls_usb_core:inst2\|FIFO_pointer\[6\]~10" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|FIFO_pointer[6]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 900 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|FIFO_pointer\[4\]~26 " "Destination node ls_usb_core:inst2\|FIFO_pointer\[4\]~26" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|FIFO_pointer[4]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|FIFO_pointer\[5\]~30 " "Destination node ls_usb_core:inst2\|FIFO_pointer\[5\]~30" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 853 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|FIFO_pointer[5]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|EOP_delay~1 " "Destination node ls_usb_core:inst2\|EOP_delay~1" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 73 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|EOP_delay~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 1428 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 373 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|EOP_delay[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ls_usb_recv:inst\|SOP  " "Automatically promoted node ls_usb_recv:inst\|SOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|bytenum\[2\] " "Destination node ls_usb_core:inst2\|bytenum\[2\]" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 394 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|bytenum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|bytenum\[3\] " "Destination node ls_usb_core:inst2\|bytenum\[3\]" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 394 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|bytenum[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_recv:inst\|rdata\[0\]~0 " "Destination node ls_usb_recv:inst\|rdata\[0\]~0" {  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 119 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_recv:inst|rdata[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 1088 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|bytenum\[1\] " "Destination node ls_usb_core:inst2\|bytenum\[1\]" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 394 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|bytenum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|xsEOP~0 " "Destination node ls_usb_core:inst2\|xsEOP~0" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 483 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|xsEOP~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_recv:inst\|delnrzi~0 " "Destination node ls_usb_recv:inst\|delnrzi~0" {  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 44 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_recv:inst|delnrzi~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|bytenum\[0\] " "Destination node ls_usb_core:inst2\|bytenum\[0\]" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 394 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|bytenum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|bytenum\[5\] " "Destination node ls_usb_core:inst2\|bytenum\[5\]" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 394 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|bytenum[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|bytenum\[4\] " "Destination node ls_usb_core:inst2\|bytenum\[4\]" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 394 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|bytenum[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ls_usb_core:inst2\|bytenum\[9\] " "Destination node ls_usb_core:inst2\|bytenum\[9\]" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 394 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_core:inst2|bytenum[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513757839546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513757839546 ""}  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 21 0 0 } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ls_usb_recv:inst\|SOP" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ls_usb_recv:inst|SOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera_projects/usbfunc/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513757839546 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513757840343 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513757840343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513757840359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513757840359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513757840375 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513757840390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513757840390 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513757840390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513757841109 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1513757841125 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513757841125 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|pll1 clk\[1\] tx_clk~output " "PLL \"altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"tx_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_ocf2.tdf" "" { Text "C:/altera_projects/usbfunc/db/altpll_ocf2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0.v" "" { Text "C:/altera_projects/usbfunc/altpll0.v" 103 0 0 } } { "Block1.bdf" "" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { { 496 -576 -320 664 "inst1" "" } } } } { "Block1.bdf" "" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { { 840 -168 8 856 "tx_clk" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513757841156 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513757841218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513757842953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513757843890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513757843921 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513757845234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513757845234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513757846171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/altera_projects/usbfunc/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1513757848468 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513757848468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513757848968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1513757848968 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1513757848968 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513757848968 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1513757849109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513757849187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513757849984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513757850046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513757851187 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513757852468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_projects/usbfunc/usbfunc.fit.smsg " "Generated suppressed messages file C:/altera_projects/usbfunc/usbfunc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513757853906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 83 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513757855203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 12:17:35 2017 " "Processing ended: Wed Dec 20 12:17:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513757855203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513757855203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513757855203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513757855203 ""}
