;This file is generated by Trace32PerBuilder Version:0.5.3.
;  Please access external network Trace32 Per Builder Homepage for documents
;and source code.
;   http://wikiserver.spreadtrum.com/Projects/SoftwareSystem/wiki/BbDrvTools/Trace32PerBuilder

config 16. 8.
width 40.
BASE EAPB:0x0
;###################Tree###################
TREE "AP"
    SGROUP "AP @ djtag_chain_pi_eb_slp RO"
;-------------------------------------------------
    VARX 0x00 %l DJTAG.SWITCH(0x01)
    VARX 0x04 %l DJTAG.EXECUTE(0x00000880,0)
    TEXTLINE ""
    LINE.LONG 0x04 "CHAN0(djtag_chain_pi_eb_slp) , CHAN0(djtag_chain_pi_eb_slp) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x04 0. "   all_spi_eb    , spi0_eb | spi1_eb | spi2_eb" "0    ,1    "
      BITFLD.LONG 0x04 1. "   all_i2s_eb    , iis0_eb | iis1_eb | iis3_eb" "0    ,1    "
      BITFLD.LONG 0x04 2. "   all_i2c_eb    , i2c0_eb | i2c1_eb | i2c2_eb | i2c3_eb | i2c4_eb" "0    ,1    "
      BITFLD.LONG 0x04 3. "   all_uart_eb    , uart0_eb | uart1_eb | uart2_eb | uart3_eb | uart4_eb" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 4.--5. "   reserved      , reserved" "0    ,1    "
      BITFLD.LONG 0x04 6. "   dispc_busy    , dispc_busy" "0    ,1    "
      BITFLD.LONG 0x04 7. "   dsi_eb        , dsi_eb" "0    ,1    "
      BITFLD.LONG 0x04 8. "   dispc_eb       , dispc_eb" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 9. "   gsp_eb        , gsp_eb" "0    ,1    "
      BITFLD.LONG 0x04 10. "   nandc_eb      , nandc_eb" "0    ,1    "
      BITFLD.LONG 0x04 11. "   otg_eb        , otg_eb" "0    ,1    "
      BITFLD.LONG 0x04 12. "   dma_eb         , dma_eb" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 13. "   dma_busy      , dma_busy" "0    ,1    "
      BITFLD.LONG 0x04 14. "   sdio0_eb      , sdio0_eb" "0    ,1    "
      BITFLD.LONG 0x04 15. "   sdio1_eb      , sdio1_eb" "0    ,1    "
      BITFLD.LONG 0x04 16. "   sdio2_eb       , sdio2_eb" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 17. "   emmc_eb       , emmc_eb" "0    ,1    "
    SGROUP "AP @ djtag_chain_pi_deep_slp RO"
;-------------------------------------------------
    VARX 0x08 %l DJTAG.EXECUTE(0x00000980,0)
    TEXTLINE ""
    LINE.LONG 0x08 "CHAN1(djtag_chain_pi_deep_slp) , CHAN1(djtag_chain_pi_deep_slp) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x08 0. "   mmtx_sleep_ch1    , mmtx_sleep_ch1" "0    ,1    "
      BITFLD.LONG 0x08 1. "   mmtx_sleep_ch2      , mmtx_sleep_ch2" "0    ,1    "
      BITFLD.LONG 0x08 2. "   mmtx_sleep_ch3          , mmtx_sleep_ch3" "0    ,1    "
      BITFLD.LONG 0x08 3. "   mmtx_sleep_ch4       , mmtx_sleep_ch4" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 4. "   mmtx_sleep_ch5    , mmtx_sleep_ch5" "0    ,1    "
      BITFLD.LONG 0x08 5. "   mmtx_sleep_ch6      , mmtx_sleep_ch6" "0    ,1    "
      BITFLD.LONG 0x08 6. "   mmtx_sleep_ch7          , mmtx_sleep_ch7" "0    ,1    "
      BITFLD.LONG 0x08 7. "   mmtx_sleep_ch8       , mmtx_sleep_ch8" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 8. "   mmtx_sleep_ch9    , mmtx_sleep_ch9" "0    ,1    "
      BITFLD.LONG 0x08 9. "   lp_stat_s2          , lp_stat_s2" "0    ,1    "
      BITFLD.LONG 0x08 10. "   lp_stat_s1              , lp_stat_s1" "0    ,1    "
      BITFLD.LONG 0x08 11. "   lp_stat_s0           , lp_stat_s0" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 12. "   lp_stat_main      , lp_stat_main" "0    ,1    "
      BITFLD.LONG 0x08 13. "   lp_stat_m9          , lp_stat_m9" "0    ,1    "
      BITFLD.LONG 0x08 14. "   lp_stat_m8              , lp_stat_m8" "0    ,1    "
      BITFLD.LONG 0x08 15. "   lp_stat_m7           , lp_stat_m7" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 16. "   lp_stat_m6        , lp_stat_m6" "0    ,1    "
      BITFLD.LONG 0x08 17. "   lp_stat_m5          , lp_stat_m5" "0    ,1    "
      BITFLD.LONG 0x08 18. "   lp_stat_m4              , lp_stat_m4" "0    ,1    "
      BITFLD.LONG 0x08 19. "   lp_stat_m3           , lp_stat_m3" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 20. "   lp_stat_m2        , lp_stat_m2" "0    ,1    "
      BITFLD.LONG 0x08 21. "   lp_stat_m1          , lp_stat_m1" "0    ,1    "
      BITFLD.LONG 0x08 22. "   ap_mtx_pub_deep_stop    , ap_mtx_pub_deep_stop" "0    ,1    "
      BITFLD.LONG 0x08 23. "   mmtx_light_stop      , mmtx_light_stop" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 24. "   mmtx_deep_stop    , mmtx_deep_stop" "0    ,1    "
      BITFLD.LONG 0x08 25. "   ap_peri_sleep       , ap_peri_sleep" "0    ,1    "
      BITFLD.LONG 0x08 26. "   ap_peri_stop            , ap_peri_stop" "0    ,1    "
      BITFLD.LONG 0x08 27. "   dispc_busy           , dispc_busy" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 28. "   dma_busy          , dma_busy" "0    ,1    "
      BITFLD.LONG 0x08 29. "   ca53_top_sys_top    , ca53_top_sys_top" "0    ,1    "
      BITFLD.LONG 0x08 30. "   ap_light_sleep_req      , ap_light_sleep_req" "0    ,1    "
      BITFLD.LONG 0x08 31. "   ap_deep_sleep_req    , ap_deep_sleep_req" "0    ,1    "
    TEXTLINE ""
    SGROUP "AP @ djtag_chain_pi_debug2 RO"
;-------------------------------------------------
    VARX 0x0C %l DJTAG.EXECUTE(0x00000A80,0)
    TEXTLINE ""
    LINE.LONG 0x0C "CHAN2(djtag_chain_pi_debug2) , CHAN2(djtag_chain_pi_debug2) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x0C 0. "   lp_stat_s5       , lp_stat_s5" "0    ,1    "
      BITFLD.LONG 0x0C 1. "   lp_stat_s4       , lp_stat_s4" "0    ,1    "
      BITFLD.LONG 0x0C 2. "   lp_stat_s3         , lp_stat_s3" "0    ,1    "
      BITFLD.LONG 0x0C 3. "   lp_stat_s2       , lp_stat_s2" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 4. "   lp_stat_s1       , lp_stat_s1" "0    ,1    "
      BITFLD.LONG 0x0C 5. "   lp_stat_s0       , lp_stat_s0" "0    ,1    "
      BITFLD.LONG 0x0C 6. "   lp_stat_main       , lp_stat_main" "0    ,1    "
      BITFLD.LONG 0x0C 7. "   lp_stat_m9       , lp_stat_m9" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 8. "   lp_stat_m8       , lp_stat_m8" "0    ,1    "
      BITFLD.LONG 0x0C 9. "   lp_stat_m7       , lp_stat_m7" "0    ,1    "
      BITFLD.LONG 0x0C 10. "   lp_stat_m6         , lp_stat_m6" "0    ,1    "
      BITFLD.LONG 0x0C 11. "   lp_stat_m5       , lp_stat_m5" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 12. "   lp_stat_m4       , lp_stat_m4" "0    ,1    "
      BITFLD.LONG 0x0C 13. "   lp_stat_m3       , lp_stat_m3" "0    ,1    "
      BITFLD.LONG 0x0C 14. "   lp_stat_m2         , lp_stat_m2" "0    ,1    "
      BITFLD.LONG 0x0C 15. "   lp_stat_m1       , lp_stat_m1" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 16. "   clk_ap_s5_clk    , clk_ap_s5_clk" "0    ,1    "
      BITFLD.LONG 0x0C 17. "   clk_ap_s4_clk    , clk_ap_s4_clk" "0    ,1    "
      BITFLD.LONG 0x0C 18. "   clk_ap_s3_clk      , clk_ap_s3_clk" "0    ,1    "
      BITFLD.LONG 0x0C 19. "   clk_ap_s2_clk    , clk_ap_s2_clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 20. "   clk_ap_s1_clk    , clk_ap_s1_clk" "0    ,1    "
      BITFLD.LONG 0x0C 21. "   clk_ap_s0_clk    , clk_ap_s0_clk" "0    ,1    "
      BITFLD.LONG 0x0C 22. "   clk_ap_main_clk    , clk_ap_main_clk" "0    ,1    "
      BITFLD.LONG 0x0C 23. "   clk_ap_m9_clk    , clk_ap_m9_clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 24. "   clk_ap_m8_clk    , clk_ap_m8_clk" "0    ,1    "
      BITFLD.LONG 0x0C 25. "   clk_ap_m7_clk    , clk_ap_m7_clk" "0    ,1    "
      BITFLD.LONG 0x0C 26. "   clk_ap_m6_clk      , clk_ap_m6_clk" "0    ,1    "
      BITFLD.LONG 0x0C 27. "   clk_ap_m5_clk    , clk_ap_m5_clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 28. "   clk_ap_m4_clk    , clk_ap_m4_clk" "0    ,1    "
      BITFLD.LONG 0x0C 29. "   clk_ap_m3_clk    , clk_ap_m3_clk" "0    ,1    "
      BITFLD.LONG 0x0C 30. "   clk_ap_m2_clk      , clk_ap_m2_clk" "0    ,1    "
      BITFLD.LONG 0x0C 31. "   clk_ap_m1_clk    , clk_ap_m1_clk" "0    ,1    "
    TEXTLINE ""
    SGROUP "AP @ djtag_chain_pi_debug3 RO"
;-------------------------------------------------
    VARX 0x10 %l DJTAG.EXECUTE(0x00000B80,0)
    TEXTLINE ""
    LINE.LONG 0x10 "CHAN3(djtag_chain_pi_debug3) , CHAN3(djtag_chain_pi_debug3) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x10 0. "   clk_ap_m8_clk    , clk_ap_m8_clk" "0    ,1    "
      BITFLD.LONG 0x10 1. "   csysack_m8    , csysack_m8" "0    ,1    "
      BITFLD.LONG 0x10 2. "   csysreq_m8    , csysreq_m8" "0    ,1    "
      BITFLD.LONG 0x10 3. "   cative_m8    , cative_m8" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 4. "   clk_ap_m7_clk    , clk_ap_m7_clk" "0    ,1    "
      BITFLD.LONG 0x10 5. "   csysack_m7    , csysack_m7" "0    ,1    "
      BITFLD.LONG 0x10 6. "   csysreq_m7    , csysreq_m7" "0    ,1    "
      BITFLD.LONG 0x10 7. "   cative_m7    , cative_m7" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 8. "   clk_ap_m6_clk    , clk_ap_m6_clk" "0    ,1    "
      BITFLD.LONG 0x10 9. "   csysack_m6    , csysack_m6" "0    ,1    "
      BITFLD.LONG 0x10 10. "   csysreq_m6    , csysreq_m6" "0    ,1    "
      BITFLD.LONG 0x10 11. "   cative_m6    , cative_m6" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 12. "   clk_ap_m5_clk    , clk_ap_m5_clk" "0    ,1    "
      BITFLD.LONG 0x10 13. "   csysack_m5    , csysack_m5" "0    ,1    "
      BITFLD.LONG 0x10 14. "   csysreq_m5    , csysreq_m5" "0    ,1    "
      BITFLD.LONG 0x10 15. "   cative_m5    , cative_m5" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 16. "   clk_ap_m4_clk    , clk_ap_m4_clk" "0    ,1    "
      BITFLD.LONG 0x10 17. "   csysack_m4    , csysack_m4" "0    ,1    "
      BITFLD.LONG 0x10 18. "   csysreq_m4    , csysreq_m4" "0    ,1    "
      BITFLD.LONG 0x10 19. "   cative_m4    , cative_m4" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 20. "   clk_ap_m3_clk    , clk_ap_m3_clk" "0    ,1    "
      BITFLD.LONG 0x10 21. "   csysack_m3    , csysack_m3" "0    ,1    "
      BITFLD.LONG 0x10 22. "   csysreq_m3    , csysreq_m3" "0    ,1    "
      BITFLD.LONG 0x10 23. "   cative_m3    , cative_m3" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 24. "   clk_ap_m2_clk    , clk_ap_m2_clk" "0    ,1    "
      BITFLD.LONG 0x10 25. "   csysack_m2    , csysack_m2" "0    ,1    "
      BITFLD.LONG 0x10 26. "   csysreq_m2    , csysreq_m2" "0    ,1    "
      BITFLD.LONG 0x10 27. "   cative_m2    , cative_m2" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 28. "   clk_ap_m1_clk    , clk_ap_m1_clk" "0    ,1    "
      BITFLD.LONG 0x10 29. "   csysack_m1    , csysack_m1" "0    ,1    "
      BITFLD.LONG 0x10 30. "   csysreq_m1    , csysreq_m1" "0    ,1    "
      BITFLD.LONG 0x10 31. "   cative_m1    , cative_m1" "0    ,1    "
    TEXTLINE ""
    SGROUP "AP @ djtag_chain_pi_debug4 RO"
;-------------------------------------------------
    VARX 0x14 %l DJTAG.EXECUTE(0x00000C80,0)
    TEXTLINE ""
    LINE.LONG 0x14 "CHAN4(djtag_chain_pi_debug4) , CHAN4(djtag_chain_pi_debug4) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x14 0. "   clk_ap_s5_clk      , clk_ap_s5_clk" "0    ,1    "
      BITFLD.LONG 0x14 1. "   csysack_s5      , csysack_s5" "0    ,1    "
      BITFLD.LONG 0x14 2. "   csysreq_s5      , csysreq_s5" "0    ,1    "
      BITFLD.LONG 0x14 3. "   cative_s5      , cative_s5" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 4. "   clk_ap_s4_clk      , clk_ap_s4_clk" "0    ,1    "
      BITFLD.LONG 0x14 5. "   csysack_s4      , csysack_s4" "0    ,1    "
      BITFLD.LONG 0x14 6. "   csysreq_s4      , csysreq_s4" "0    ,1    "
      BITFLD.LONG 0x14 7. "   cative_s4      , cative_s4" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 8. "   clk_ap_s3_clk      , clk_ap_s3_clk" "0    ,1    "
      BITFLD.LONG 0x14 9. "   csysack_s3      , csysack_s3" "0    ,1    "
      BITFLD.LONG 0x14 10. "   csysreq_s3      , csysreq_s3" "0    ,1    "
      BITFLD.LONG 0x14 11. "   cative_s3      , cative_s3" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 12. "   clk_ap_s2_clk      , clk_ap_s2_clk" "0    ,1    "
      BITFLD.LONG 0x14 13. "   csysack_s2      , csysack_s2" "0    ,1    "
      BITFLD.LONG 0x14 14. "   csysreq_s2      , csysreq_s2" "0    ,1    "
      BITFLD.LONG 0x14 15. "   cative_s2      , cative_s2" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 16. "   clk_ap_s1_clk      , clk_ap_s1_clk" "0    ,1    "
      BITFLD.LONG 0x14 17. "   csysack_s1      , csysack_s1" "0    ,1    "
      BITFLD.LONG 0x14 18. "   csysreq_s1      , csysreq_s1" "0    ,1    "
      BITFLD.LONG 0x14 19. "   cative_s1      , cative_s1" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 20. "   clk_ap_s0_clk      , clk_ap_s0_clk" "0    ,1    "
      BITFLD.LONG 0x14 21. "   csysack_s0      , csysack_s0" "0    ,1    "
      BITFLD.LONG 0x14 22. "   csysreq_s0      , csysreq_s0" "0    ,1    "
      BITFLD.LONG 0x14 23. "   cative_s0      , cative_s0" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 24. "   clk_ap_main_clk    , clk_ap_main_clk" "0    ,1    "
      BITFLD.LONG 0x14 25. "   csysack_main    , csysack_main" "0    ,1    "
      BITFLD.LONG 0x14 26. "   csysreq_main    , csysreq_main" "0    ,1    "
      BITFLD.LONG 0x14 27. "   cative_main    , cative_main" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 28. "   clk_ap_m9_clk      , clk_ap_m9_clk" "0    ,1    "
      BITFLD.LONG 0x14 29. "   csysack_m9      , csysack_m9" "0    ,1    "
      BITFLD.LONG 0x14 30. "   csysreq_m9      , csysreq_m9" "0    ,1    "
      BITFLD.LONG 0x14 31. "   cative_m9      , cative_m9" "0    ,1    "
    TEXTLINE ""
    SGROUP "AP @ djtag_chain_pi_debug5 RO"
;-------------------------------------------------
    VARX 0x18 %l DJTAG.EXECUTE(0x00000D80,0)
    TEXTLINE ""
    LINE.LONG 0x18 "CHAN5(djtag_chain_pi_debug5) , CHAN5(djtag_chain_pi_debug5) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x18 0. "   clk_ap_m8_clk      , clk_ap_m8_clk" "0    ,1    "
      BITFLD.LONG 0x18 1. "   csysack_m8      , csysack_m8" "0    ,1    "
      BITFLD.LONG 0x18 2. "   csysreq_m8      , csysreq_m8" "0    ,1    "
      BITFLD.LONG 0x18 3. "   cative_m8      , cative_m8" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 4. "   clk_ap_m1_clk      , clk_ap_m1_clk" "0    ,1    "
      BITFLD.LONG 0x18 5. "   csysack_m1      , csysack_m1" "0    ,1    "
      BITFLD.LONG 0x18 6. "   csysreq_m1      , csysreq_m1" "0    ,1    "
      BITFLD.LONG 0x18 7. "   cative_m1      , cative_m1" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 8. "   clk_ap_m6_clk      , clk_ap_m6_clk" "0    ,1    "
      BITFLD.LONG 0x18 9. "   csysack_m6      , csysack_m6" "0    ,1    "
      BITFLD.LONG 0x18 10. "   csysreq_m6      , csysreq_m6" "0    ,1    "
      BITFLD.LONG 0x18 11. "   cative_m6      , cative_m6" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 12. "   clk_ap_m5_clk      , clk_ap_m5_clk" "0    ,1    "
      BITFLD.LONG 0x18 13. "   csysack_m5      , csysack_m5" "0    ,1    "
      BITFLD.LONG 0x18 14. "   csysreq_m5      , csysreq_m5" "0    ,1    "
      BITFLD.LONG 0x18 15. "   cative_m5      , cative_m5" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 16. "   clk_ap_s3_clk      , clk_ap_s3_clk" "0    ,1    "
      BITFLD.LONG 0x18 17. "   csysack_s3      , csysack_s3" "0    ,1    "
      BITFLD.LONG 0x18 18. "   csysreq_s3      , csysreq_s3" "0    ,1    "
      BITFLD.LONG 0x18 19. "   cative_s3      , cative_s3" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 20. "   clk_ap_s5_clk      , clk_ap_s5_clk" "0    ,1    "
      BITFLD.LONG 0x18 21. "   csysack_s5      , csysack_s5" "0    ,1    "
      BITFLD.LONG 0x18 22. "   csysreq_s5      , csysreq_s5" "0    ,1    "
      BITFLD.LONG 0x18 23. "   cative_s5      , cative_s5" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 24. "   clk_ap_main_clk    , clk_ap_main_clk" "0    ,1    "
      BITFLD.LONG 0x18 25. "   csysack_main    , csysack_main" "0    ,1    "
      BITFLD.LONG 0x18 26. "   csysreq_main    , csysreq_main" "0    ,1    "
      BITFLD.LONG 0x18 27. "   cative_main    , cative_main" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 28. "   clk_ap_m10_clk     , clk_ap_m10_clk" "0    ,1    "
      BITFLD.LONG 0x18 29. "   csysack_m10     , csysack_m10" "0    ,1    "
      BITFLD.LONG 0x18 30. "   csysreq_m10     , csysreq_m10" "0    ,1    "
      BITFLD.LONG 0x18 31. "   cative_m10     , cative_m10" "0    ,1    "
    TEXTLINE ""
    SGROUP "AP @ djtag_chain_pi_debug6 RO"
;-------------------------------------------------
    VARX 0x1C %l DJTAG.EXECUTE(0x00000E80,0)
    TEXTLINE ""
    LINE.LONG 0x1C "CHAN6(djtag_chain_pi_debug6) , CHAN6(djtag_chain_pi_debug6) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x1C 10. "   clk_dispc          , clk_dispc" "0    ,1    "
      BITFLD.LONG 0x1C 11. "   clk_axi_disp_mtx    , clk_axi_disp_mtx" "0    ,1    "
      BITFLD.LONG 0x1C 12. "   disp_lp_stat_s0    , disp_lp_stat_s0" "0    ,1    "
      BITFLD.LONG 0x1C 13. "   reserved           , reserved" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x1C 14. "   disp_lp_stat_m1    , disp_lp_stat_m1" "0    ,1    "
      BITFLD.LONG 0x1C 15. "   disp_lp_stat_m0     , disp_lp_stat_m0" "0    ,1    "
      BITFLD.LONG 0x1C 16. "   clk_disp_s0clk     , clk_disp_s0clk" "0    ,1    "
      BITFLD.LONG 0x1C 17. "   disp_csysack_s0    , disp_csysack_s0" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x1C 18. "   disp_csysreq_s0    , disp_csysreq_s0" "0    ,1    "
      BITFLD.LONG 0x1C 19. "   disp_cative_s0      , disp_cative_s0" "0    ,1    "
      BITFLD.LONG 0x1C 20.--23. "   reserved           , reserved" "0    ,1    "
      BITFLD.LONG 0x1C 24. "   clk_disp_m1clk     , clk_disp_m1clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x1C 25. "   disp_csysack_m1    , disp_csysack_m1" "0    ,1    "
      BITFLD.LONG 0x1C 26. "   disp_csysreq_m1     , disp_csysreq_m1" "0    ,1    "
      BITFLD.LONG 0x1C 27. "   disp_cative_m1     , disp_cative_m1" "0    ,1    "
      BITFLD.LONG 0x1C 28. "   clk_disp_m0clk     , clk_disp_m0clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x1C 29. "   disp_csysack_m0    , disp_csysack_m0" "0    ,1    "
      BITFLD.LONG 0x1C 30. "   disp_csysreq_m0     , disp_csysreq_m0" "0    ,1    "
      BITFLD.LONG 0x1C 31. "   disp_cative_m0     , disp_cative_m0" "0    ,1    "
    SGROUP "AP @ djtag_chain_pi_debug7 RO"
;-------------------------------------------------
    VARX 0x20 %l DJTAG.EXECUTE(0x00000F80,0)
    TEXTLINE ""
    LINE.LONG 0x20 "CHAN7(djtag_chain_pi_debug7) , CHAN7(djtag_chain_pi_debug7) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x20 20. "   async_sclk        , async_sclk" "0    ,1    "
      BITFLD.LONG 0x20 21. "   gsp_lp_stat_m0    , gsp_lp_stat_m0" "0    ,1    "
      BITFLD.LONG 0x20 22. "   async_mclk       , async_mclk" "0    ,1    "
      BITFLD.LONG 0x20 23. "   clk_gsp_m0clk      , clk_gsp_m0clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x20 24.--26. "   reserved          , reserved" "0    ,1    "
      BITFLD.LONG 0x20 27. "   gsp_lp_stat_m0    , gsp_lp_stat_m0" "0    ,1    "
      BITFLD.LONG 0x20 28. "   clk_gsp_m0clk    , clk_gsp_m0clk" "0    ,1    "
      BITFLD.LONG 0x20 29. "   dgsp_csysack_m0    , dgsp_csysack_m0" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x20 30. "   gsp_csysreq_m0    , gsp_csysreq_m0" "0    ,1    "
      BITFLD.LONG 0x20 31. "   gsp_cative_m0     , gsp_cative_m0" "0    ,1    "
    SGROUP "AP @ djtag_chain_pi_debug8 RO"
;-------------------------------------------------
    VARX 0x24 %l DJTAG.EXECUTE(0x00001080,0)
    TEXTLINE ""
    LINE.LONG 0x24 "CHAN8(djtag_chain_pi_debug8) , CHAN8(djtag_chain_pi_debug8) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x24 0. "   lp_stat_m10             , lp_stat_m10" "0    ,1    "
      BITFLD.LONG 0x24 1. "   mmtx_sleep_ch10         , mmtx_sleep_ch10" "0    ,1    "
      BITFLD.LONG 0x24 2. "   m10_lp_eb            , m10_lp_eb" "0    ,1    "
      BITFLD.LONG 0x24 3. "   nandc_eb_lp       , nandc_eb_lp" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x24 4. "   ap_peri_stop            , ap_peri_stop" "0    ,1    "
      BITFLD.LONG 0x24 5. "   dispc_busy              , dispc_busy" "0    ,1    "
      BITFLD.LONG 0x24 6. "   dispc_eb             , dispc_eb" "0    ,1    "
      BITFLD.LONG 0x24 7. "   gsp_eb            , gsp_eb" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x24 8. "   ap_peri_force_on        , ap_peri_force_on" "0    ,1    "
      BITFLD.LONG 0x24 9. "   ap_apb_sleep            , ap_apb_sleep" "0    ,1    "
      BITFLD.LONG 0x24 10. "   ap_peri_force_slp    , ap_peri_force_slp" "0    ,1    "
      BITFLD.LONG 0x24 11. "   ap_peri_sleep     , ap_peri_sleep" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x24 12. "   ap_mtx_pub_deep_stop    , ap_mtx_pub_deep_stop" "0    ,1    "
      BITFLD.LONG 0x24 13. "   ap_mtx_pub_deep_stop    , ap_mtx_pub_deep_stop" "0    ,1    "
      BITFLD.LONG 0x24 14. "   mmtx_light_stop      , mmtx_light_stop" "0    ,1    "
      BITFLD.LONG 0x24 15. "   mmtx_deep_stop    , mmtx_deep_stop" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x24 16. "   slv_sleep_ch5           , slv_sleep_ch5" "0    ,1    "
      BITFLD.LONG 0x24 17. "   slv_sleep_ch4           , slv_sleep_ch4" "0    ,1    "
      BITFLD.LONG 0x24 18. "   slv_sleep_ch3        , slv_sleep_ch3" "0    ,1    "
      BITFLD.LONG 0x24 19. "   slv_sleep_ch2     , slv_sleep_ch2" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x24 20. "   slv_sleep_ch1           , slv_sleep_ch1" "0    ,1    "
      BITFLD.LONG 0x24 21. "   slv_sleep_ch0           , slv_sleep_ch0" "0    ,1    "
      BITFLD.LONG 0x24 22. "   mmtx_sleep_ch10      , mmtx_sleep_ch10" "0    ,1    "
      BITFLD.LONG 0x24 23. "   mmtx_sleep_ch9    , mmtx_sleep_ch9" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x24 24. "   mmtx_sleep_ch8          , mmtx_sleep_ch8" "0    ,1    "
      BITFLD.LONG 0x24 25. "   mmtx_sleep_ch7          , mmtx_sleep_ch7" "0    ,1    "
      BITFLD.LONG 0x24 26. "   mmtx_sleep_ch6       , mmtx_sleep_ch6" "0    ,1    "
      BITFLD.LONG 0x24 27. "   mmtx_sleep_ch5    , mmtx_sleep_ch5" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x24 28. "   mmtx_sleep_ch4          , mmtx_sleep_ch4" "0    ,1    "
      BITFLD.LONG 0x24 29. "   mmtx_sleep_ch3          , mmtx_sleep_ch3" "0    ,1    "
      BITFLD.LONG 0x24 30. "   mmtx_sleep_ch2       , mmtx_sleep_ch2" "0    ,1    "
      BITFLD.LONG 0x24 31. "   mmtx_sleep_ch1    , mmtx_sleep_ch1" "0    ,1    "
    TEXTLINE ""
    SGROUP "AP @ djtag_chain_pi_debug9 RO"
;-------------------------------------------------
    VARX 0x28 %l DJTAG.EXECUTE(0x00001180,0)
    TEXTLINE ""
    LINE.LONG 0x28 "CHAN9(djtag_chain_pi_debug9) , CHAN9(djtag_chain_pi_debug9) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x28 0. "   lp_stat_m9    , lp_stat_m9" "0    ,1    "
      BITFLD.LONG 0x28 1. "   mmtx_sleep_ch9        , mmtx_sleep_ch9" "0    ,1    "
      BITFLD.LONG 0x28 2. "   m9_lp_eb    , m9_lp_eb" "0    ,1    "
      BITFLD.LONG 0x28 3. "   ce_sec_eb_lp    , ce_sec_eb_lp" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x28 4. "   lp_stat_m8    , lp_stat_m8" "0    ,1    "
      BITFLD.LONG 0x28 5. "   mmtx_sleep_ch8        , mmtx_sleep_ch8" "0    ,1    "
      BITFLD.LONG 0x28 6. "   m8_lp_eb    , m8_lp_eb" "0    ,1    "
      BITFLD.LONG 0x28 7. "   otg_eb_lp       , otg_eb_lp" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x28 8. "   lp_stat_m7    , lp_stat_m7" "0    ,1    "
      BITFLD.LONG 0x28 9. "   mmtx_sleep_ch7        , mmtx_sleep_ch7" "0    ,1    "
      BITFLD.LONG 0x28 10. "   m7_lp_eb    , m7_lp_eb" "0    ,1    "
      BITFLD.LONG 0x28 11. "   emmc_eb_lp      , emmc_eb_lp" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x28 12. "   lp_stat_m6    , lp_stat_m6" "0    ,1    "
      BITFLD.LONG 0x28 13. "   mmtx_sleep_ch6        , mmtx_sleep_ch6" "0    ,1    "
      BITFLD.LONG 0x28 14. "   m6_lp_eb    , m6_lp_eb" "0    ,1    "
      BITFLD.LONG 0x28 15. "   sdio2_eb_lp     , sdio2_eb_lp" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x28 16. "   lp_stat_m5    , lp_stat_m5" "0    ,1    "
      BITFLD.LONG 0x28 17. "   mmtx_sleep_ch5        , mmtx_sleep_ch5" "0    ,1    "
      BITFLD.LONG 0x28 18. "   m5_lp_eb    , m5_lp_eb" "0    ,1    "
      BITFLD.LONG 0x28 19. "   sdio1_eb_lp     , sdio1_eb_lp" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x28 20. "   lp_stat_m4    , lp_stat_m4" "0    ,1    "
      BITFLD.LONG 0x28 21. "   mmtx_sleep_ch4        , mmtx_sleep_ch4" "0    ,1    "
      BITFLD.LONG 0x28 22. "   m4_lp_eb    , m4_lp_eb" "0    ,1    "
      BITFLD.LONG 0x28 23. "   sdio0_eb_lp     , sdio0_eb_lp" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x28 24. "   lp_stat_m3    , lp_stat_m3" "0    ,1    "
      BITFLD.LONG 0x28 25. "   mmtx_sleep_ch3        , mmtx_sleep_ch3" "0    ,1    "
      BITFLD.LONG 0x28 26. "   m3_lp_eb    , m3_lp_eb" "0    ,1    "
      BITFLD.LONG 0x28 27. "   ce_pub_eb_lp    , ce_pub_eb_lp" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x28 28. "   lp_stat_m2    , lp_stat_m2" "0    ,1    "
      BITFLD.LONG 0x28 29. "   mmtx-sleep_ch2_lpc    , mmtx-sleep_ch2_lpc" "0    ,1    "
      BITFLD.LONG 0x28 30. "   m2_lp_eb    , m2_lp_eb" "0    ,1    "
      BITFLD.LONG 0x28 31. "   dma_eb_lp       , dma_eb_lp" "0    ,1    "
    TEXTLINE ""
TREE.END
;###################Tree###################
TREE "MM"
    SGROUP "MM @ chain_mm_eb RO"
;-------------------------------------------------
    VARX 0x04 %l DJTAG.EXECUTE(0x01000880,0)
    TEXTLINE ""
    LINE.LONG 0x04 "CHAN0(chain_mm_eb) , CHAN0(chain_mm_eb) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x04 0. "   mm_eb             , mm_eb" "0    ,1    "
      BITFLD.LONG 0x04 1. "   reserved           , reserved" "0    ,1    "
      BITFLD.LONG 0x04 2. "   jpg_eb               , jpg_eb" "0    ,1    "
      BITFLD.LONG 0x04 3. "   isp_eb            , isp_eb" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 4. "   vsp_eb            , vsp_eb" "0    ,1    "
      BITFLD.LONG 0x04 5. "   dcam_eb            , dcam_eb" "0    ,1    "
      BITFLD.LONG 0x04 6. "   sensor0_ckg_en       , sensor0_ckg_en" "0    ,1    "
      BITFLD.LONG 0x04 7. "   cpp_en            , cpp_en" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 8. "   sensor1_ckg_en    , sensor1_ckg_en" "0    ,1    "
      BITFLD.LONG 0x04 9. "   csi_eb             , csi_eb" "0    ,1    "
      BITFLD.LONG 0x04 10. "   csi_s_eb             , csi_s_eb" "0    ,1    "
      BITFLD.LONG 0x04 11. "   isp_axi_ckg_en    , isp_axi_ckg_en" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 12. "   ckg_eb            , ckg_eb" "0    ,1    "
      BITFLD.LONG 0x04 13. "   mipi_csi_ckg_en    , mipi_csi_ckg_en" "0    ,1    "
      BITFLD.LONG 0x04 14. "   mipi_csi_s_ckg_en    , mipi_csi_s_ckg_en" "0    ,1    "
      BITFLD.LONG 0x04 15. "   cbm_eb            , cbm_eb" "0    ,1    "
    TEXTLINE ""
    SGROUP "MM @ chain_mm_vsp_ram_ctrl RW"
;-------------------------------------------------
    VARX 0x08 %q DJTAG.EXECUTE(0x010009A4,0)
    TEXTLINE ""
    LINE.QUAD 0x08 "CHAN1(chain_mm_vsp_ram_ctrl) , CHAN1(chain_mm_vsp_ram_ctrl) "
    TEXTLINE ""
    TEXTLINE ""
    SGROUP "MM @ chain_mm_dcam_ram_ctrl RW"
;-------------------------------------------------
    VARX 0x10 %q DJTAG.EXECUTE(0x01000AA4,0)
    TEXTLINE ""
    LINE.QUAD 0x10 "CHAN2(chain_mm_dcam_ram_ctrl) , CHAN2(chain_mm_dcam_ram_ctrl) "
    TEXTLINE ""
    TEXTLINE ""
    SGROUP "MM @ chain_isp_2pram_ctrl RW"
;-------------------------------------------------
    VARX 0x18 %q DJTAG.EXECUTE(0x01000BA4,0)
    TEXTLINE ""
    LINE.QUAD 0x18 "CHAN3(chain_isp_2pram_ctrl) , CHAN3(chain_isp_2pram_ctrl) "
    TEXTLINE ""
    TEXTLINE ""
    SGROUP "MM @ chain_isp_1pram_ctrl RW"
;-------------------------------------------------
    VARX 0x20 %q DJTAG.EXECUTE(0x01000CA4,0)
    TEXTLINE ""
    LINE.QUAD 0x20 "CHAN4(chain_isp_1pram_ctrl) , CHAN4(chain_isp_1pram_ctrl) "
    TEXTLINE ""
    TEXTLINE ""
    SGROUP "MM @ chain_mm_jpg_ram_ctrl RW"
;-------------------------------------------------
    VARX 0x28 %q DJTAG.EXECUTE(0x01000DA4,0)
    TEXTLINE ""
    LINE.QUAD 0x28 "CHAN5(chain_mm_jpg_ram_ctrl) , CHAN5(chain_mm_jpg_ram_ctrl) "
    TEXTLINE ""
    TEXTLINE ""
    SGROUP "MM @ chain_mm_cpp_ram_ctrl RW"
;-------------------------------------------------
    VARX 0x30 %q DJTAG.EXECUTE(0x01000EA4,0)
    TEXTLINE ""
    LINE.QUAD 0x30 "CHAN6(chain_mm_cpp_ram_ctrl) , CHAN6(chain_mm_cpp_ram_ctrl) "
    TEXTLINE ""
    TEXTLINE ""
TREE.END
;###################Tree###################
TREE "GPU"
    SGROUP "GPU @ GPU module enable status RO"
;-------------------------------------------------
    VARX 0x04 %l DJTAG.EXECUTE(0x02000880,0)
    TEXTLINE ""
    LINE.LONG 0x04 "CHAN0(GPU module enable status) , CHAN0(GPU module enable status) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x04 0. "   araddr_remap_bit      , current AXI read command is issued via EMC path" "0    ,1    "
      BITFLD.LONG 0x04 1. "   awaddr_remap_bit    , current AXI write command is issued via EMC path" "0    ,1    "
      BITFLD.LONG 0x04 2. "   gpu_emcpath    , gpu_emcpath" "0    ,1    "
      BITFLD.LONG 0x04 3. "   gpu_barrier_disable_sync    , gpu_barrier_disable_sync" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 4. "   gpu_emcpath_select    , gpu_emcpath_select" "0    ,1    "
      BITFLD.LONG 0x04 5. "   IRQGPU              , IRQGPU, interrupt from MaliT820" "0    ,1    "
      BITFLD.LONG 0x04 6. "   IRQMMU         , IRQMMU, interrupt from MaliT820 MMU" "0    ,1    "
      BITFLD.LONG 0x04 7. "   IRQJOB                      , IRQJOB, interrupt from MaliT820 JOB management" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 8. "   gdl_active            , gdl_active" "0    ,1    "
      BITFLD.LONG 0x04 9. "   gdg_active          , gdg_active" "0    ,1    "
      BITFLD.LONG 0x04 10. "   gdc_active     , gdc_active" "0    ,1    "
    SGROUP "GPU @ CG mem config RW"
;-------------------------------------------------
    VARX 0x08 %q DJTAG.EXECUTE(0x02000BA4,0)
    TEXTLINE ""
    LINE.QUAD 0x08 "CHAN3(CG mem config) , CHAN3(CG mem config) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.QUAD 0x08 0.--1. "   RTSEL_mmu_tag[1:0]     , RTSEL_mmu_tag[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x08 2.--3. "   WTSEL_mmu_tag[1:0]     , WTSEL_mmu_tag[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x08 4.--5. "   RTSEL_mmu_l20wu[1:0]    , RTSEL_mmu_l20wu[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x08 6.--7. "   WTSEL_mmu_l20wu[1:0]    , WTSEL_mmu_l20wu[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x08 8.--9. "   RTSEL_mmu_data[1:0]    , RTSEL_mmu_data[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x08 10.--11. "   WTSEL_mmu_data[1:0]    , WTSEL_mmu_data[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    SGROUP "GPU @ tri arith mem config RW"
;-------------------------------------------------
    VARX 0x10 %q DJTAG.EXECUTE(0x02000CA4,0)
    TEXTLINE ""
    LINE.QUAD 0x10 "CHAN4(tri arith mem config) , CHAN4(tri arith mem config) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.QUAD 0x10 0.--1. "   RTSEL[1:0]    , RTSEL" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x10 2.--3. "   WTSEL[1:0]    , WTSEL" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    SGROUP "GPU @ tri tex mem config RW"
;-------------------------------------------------
    VARX 0x18 %q DJTAG.EXECUTE(0x02000EA4,0)
    TEXTLINE ""
    LINE.QUAD 0x18 "CHAN6(tri tex mem config) , CHAN6(tri tex mem config) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.QUAD 0x18 0.--1. "   RTSEL[1:0]    , RTSEL" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x18 2.--3. "   WTSEL[1:0]    , WTSEL" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    SGROUP "GPU @ SC mem config RW"
;-------------------------------------------------
    VARX 0x20 %q DJTAG.EXECUTE(0x02000FA4,0)
    TEXTLINE ""
    LINE.QUAD 0x20 "CHAN7(SC mem config) , CHAN7(SC mem config) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.QUAD 0x20 0.--1. "   RTSEL_vl_vc[1:0]       , RTSEL_vl_vc[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x20 2.--3. "   WTSEL_vl_vc[1:0]       , WTSEL_vl_vc[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x20 4.--5. "   RTSEL_pdw_bary[1:0]    , RTSEL_pdw_bary[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x20 6.--7. "   WTSEL_pdw_bary[1:0]    , WTSEL_pdw_bary[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x20 8.--9. "   RTSEL_lsc_data[1:0]    , RTSEL_lsc_data[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x20 10.--11. "   WTSEL_lsc_data[1:0]    , WTSEL_lsc_data[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
TREE.END
;###################Tree###################
TREE "AON"
    SGROUP "AON @ AON EMA control RW"
;-------------------------------------------------
    VARX 0x04 %q DJTAG.EXECUTE(0x030608A4,0)
    TEXTLINE ""
    LINE.QUAD 0x04 "CHAN0(AON EMA control) , CHAN0(AON SRAM R/W margin control) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.QUAD 0x04 0.--1. "   RTSEL[1:0]       , RTSEL" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 2.--3. "   WTSEL[1:0]         , WTSEL" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 4.--7. "   reserved         , reserved" "0    ,1    "
      BITFLD.QUAD 0x04 8. "   cactive_cd_emc    , aon_matrix emc cactive status" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x04 9. "   cactive_cd_s5    , aon_matrix s5 cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 10. "   cactive_cd_s4      , aon_matrix s4 cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 11. "   cactive_cd_s2    , aon_matrix s2 cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 12. "   cactive_cd_s1     , aon_matrix s1 cactive status" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x04 13. "   cactive_cd_s0    , aon_matrix s0 cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 14. "   cactive_funcdma    , aon_matrix master funcdma cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 15. "   cactive_arm7     , aon_matrix master arm7 cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 16. "   cactive_dma       , aon_matrix master dma cactive status" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x04 17. "   cactive_pubcp    , aon_matrix master pubcp cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 18. "   cactive_wtlcp      , aon_matrix master wtlcp cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 19. "   cactive_ap       , aon_matrix master ap cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 20. "   cactive_cd_s10    , aon_matrix s10 cactive status" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x04 21. "   cactive_cd_s9    , aon_matrix s9 cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 22. "   cactive_cd_s8      , aon_matrix s8 cactive status" "0    ,1    "
      BITFLD.QUAD 0x04 23. "   cactive_cd_s7    , aon_matrix s7 cactive status" "0    ,1    "
    SGROUP "AON @ GPU AXI misc monitor RO"
;-------------------------------------------------
    VARX 0x0C %l DJTAG.EXECUTE(0x03060980,0)
    TEXTLINE ""
    LINE.LONG 0x0C "CHAN1(GPU AXI misc monitor) , CHAN1(GPU AXI misc monitor) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x0C 8. "   aw_hdshk_pend    , aw_hdshk_pend" "0    ,1    "
      BITFLD.LONG 0x0C 9. "   w_hdshk_pend    , w_hdshk_pend" "0    ,1    "
      BITFLD.LONG 0x0C 10. "   b_hdshk_pend    , b_hdshk_pend" "0    ,1    "
      BITFLD.LONG 0x0C 11. "   ar_hdshk_pend    , ar_hdshk_pend" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 12. "   r_hdshk_pend     , r_hdshk_pend" "0    ,1    "
    SGROUP "AON @ GPU AXI wchn monitor RO"
;-------------------------------------------------
    VARX 0x10 %l DJTAG.EXECUTE(0x03060A80,0)
    TEXTLINE ""
    LINE.LONG 0x10 "CHAN2(GPU AXI wchn monitor) , CHAN2(GPU AXI wchn monitor) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x10 0.--8. "   wchn_pend_id_rec_u0[8:0]    , wchn_pend_id_rec_u0[8:0]" "0x0  ,0x1  ,0x2  ,0x3  ,0x4  ,0x5  ,0x6  ,0x7  ,%x..."
      BITFLD.LONG 0x10 9. "   wchn_pend_u0    , wchn_pend_u0" "0    ,1    "
      BITFLD.LONG 0x10 10.--18. "   wchn_pend_id_rec_u1[8:0]    , wchn_pend_id_rec_u1[8:0]" "0x0  ,0x1  ,0x2  ,0x3  ,0x4  ,0x5  ,0x6  ,0x7  ,%x..."
      BITFLD.LONG 0x10 19. "   wchn_pend_u1    , wchn_pend_u1" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 20.--28. "   wchn_pend_id_rec_u2[8:0]    , wchn_pend_id_rec_u2[8:0]" "0x0  ,0x1  ,0x2  ,0x3  ,0x4  ,0x5  ,0x6  ,0x7  ,%x..."
      BITFLD.LONG 0x10 29. "   wchn_pend_u2    , wchn_pend_u2" "0    ,1    "
      BITFLD.LONG 0x10 30.--31. "   reserved                    , reserved" "0    ,1    "
    SGROUP "AON @ GPU AXI rchn monitor RO"
;-------------------------------------------------
    VARX 0x14 %l DJTAG.EXECUTE(0x03060B80,0)
    TEXTLINE ""
    LINE.LONG 0x14 "CHAN3(GPU AXI rchn monitor) , CHAN3(GPU AXI rchn monitor) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x14 0.--8. "   rchn_pend_id_rec_u0[8:0]    , rchn_pend_id_rec_u0[8:0]" "0x0  ,0x1  ,0x2  ,0x3  ,0x4  ,0x5  ,0x6  ,0x7  ,%x..."
      BITFLD.LONG 0x14 9. "   rchn_pend_u0    , rchn_pend_u0" "0    ,1    "
      BITFLD.LONG 0x14 10.--18. "   rchn_pend_id_rec_u1[8:0]    , rchn_pend_id_rec_u1[8:0]" "0x0  ,0x1  ,0x2  ,0x3  ,0x4  ,0x5  ,0x6  ,0x7  ,%x..."
      BITFLD.LONG 0x14 19. "   rchn_pend_u1    , rchn_pend_u1" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 20.--28. "   rchn_pend_id_rec_u2[8:0]    , rchn_pend_id_rec_u2[8:0]" "0x0  ,0x1  ,0x2  ,0x3  ,0x4  ,0x5  ,0x6  ,0x7  ,%x..."
      BITFLD.LONG 0x14 29. "   rchn_pend_u2    , rchn_pend_u2" "0    ,1    "
      BITFLD.LONG 0x14 30.--31. "   reserved                    , reserved" "0    ,1    "
    SGROUP "AON @ axi_lpc_aon RO"
;-------------------------------------------------
    VARX 0x18 %l DJTAG.EXECUTE(0x03060E80,0)
    TEXTLINE ""
    LINE.LONG 0x18 "CHAN6(axi_lpc_aon) , CHAN6(axi_lpc_aon) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x18 0. "   reg_slice_axi_mm_vsp_emc_0_lpc_lp_stat            , reg_slice_axi_mm_vsp_emc_0_lpc_lp_stat" "0    ,1    "
      BITFLD.LONG 0x18 1. "   reg_slice_axi_mm_emc_0_lpc_lp_stat                  , reg_slice_axi_mm_emc_0_lpc_lp_stat" "0    ,1    "
      BITFLD.LONG 0x18 2. "   reg_slice_axi_gpu_emc_1_lpc_lp_stat            , reg_slice_axi_gpu_emc_1_lpc_lp_stat" "0    ,1    "
      BITFLD.LONG 0x18 3. "   reg_slice_axi_cp1ca5_emc_0_lpc_lp_stat       , reg_slice_axi_cp1ca5_emc_0_lpc_lp_stat" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 4. "   reg_slice_axi_pubcp_wtlcp_dsp_0_lpc_lp_stat       , reg_slice_axi_pubcp_wtlcp_dsp_0_lpc_lp_stat" "0    ,1    "
      BITFLD.LONG 0x18 5. "   reg_slice_axi_pubcp_wtlcp_wcdma_0_lpc_lp_stat       , reg_slice_axi_pubcp_wtlcp_wcdma_0_lpc_lp_stat" "0    ,1    "
      BITFLD.LONG 0x18 6. "   reg_slice_ace_gpu_ca53_cci_0_lpc_lp_stat       , reg_slice_ace_gpu_ca53_cci_0_lpc_lp_stat" "0    ,1    "
      BITFLD.LONG 0x18 7. "   reg_slice_axi_ca53_emc_0_lpc_lp_stat         , reg_slice_axi_ca53_emc_0_lpc_lp_stat" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 8. "   reg_slice_axi_mm_vsp_emc_0_lpc_lp_csysreq         , reg_slice_axi_mm_vsp_emc_0_lpc_lp_csysreq" "0    ,1    "
      BITFLD.LONG 0x18 9. "   reg_slice_axi_mm_emc_0_lpc_lp_csysreq               , reg_slice_axi_mm_emc_0_lpc_lp_csysreq" "0    ,1    "
      BITFLD.LONG 0x18 10. "   reg_slice_axi_gpu_emc_1_lpc_lp_csysreq         , reg_slice_axi_gpu_emc_1_lpc_lp_csysreq" "0    ,1    "
      BITFLD.LONG 0x18 11. "   reg_slice_axi_cp1ca5_emc_0_lpc_lp_csysreq    , reg_slice_axi_cp1ca5_emc_0_lpc_lp_csysreq" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 12. "   reg_slice_axi_pubcp_wtlcp_dsp_0_lpc_lp_csysreq    , reg_slice_axi_pubcp_wtlcp_dsp_0_lpc_lp_csysreq" "0    ,1    "
      BITFLD.LONG 0x18 13. "   reg_slice_axi_pubcp_wtlcp_wcdma_0_lpc_lp_csysreq    , reg_slice_axi_pubcp_wtlcp_wcdma_0_lpc_lp_csysreq" "0    ,1    "
      BITFLD.LONG 0x18 14. "   reg_slice_ace_gpu_ca53_cci_0_lpc_lp_csysreq    , reg_slice_ace_gpu_ca53_cci_0_lpc_lp_csysreq" "0    ,1    "
      BITFLD.LONG 0x18 15. "   reg_slice_axi_ca53_emc_0_lpc_lp_csysreq      , reg_slice_axi_ca53_emc_0_lpc_lp_csysreq" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 16. "   reg_slice_axi_mm_vsp_emc_0_lpc_lp_csysack         , reg_slice_axi_mm_vsp_emc_0_lpc_lp_csysack" "0    ,1    "
      BITFLD.LONG 0x18 17. "   reg_slice_axi_mm_emc_0_lpc_lp_csysack               , reg_slice_axi_mm_emc_0_lpc_lp_csysack" "0    ,1    "
      BITFLD.LONG 0x18 18. "   reg_slice_axi_gpu_emc_1_lpc_lp_csysack         , reg_slice_axi_gpu_emc_1_lpc_lp_csysack" "0    ,1    "
      BITFLD.LONG 0x18 19. "   reg_slice_axi_cp1ca5_emc_0_lpc_lp_csysack    , reg_slice_axi_cp1ca5_emc_0_lpc_lp_csysack" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 20. "   reg_slice_axi_pubcp_wtlcp_dsp_0_lpc_lp_csysack    , reg_slice_axi_pubcp_wtlcp_dsp_0_lpc_lp_csysack" "0    ,1    "
      BITFLD.LONG 0x18 21. "   reg_slice_axi_pubcp_wtlcp_wcdma_0_lpc_lp_csysack    , reg_slice_axi_pubcp_wtlcp_wcdma_0_lpc_lp_csysack" "0    ,1    "
      BITFLD.LONG 0x18 22. "   reg_slice_ace_gpu_ca53_cci_0_lpc_lp_csysack    , reg_slice_ace_gpu_ca53_cci_0_lpc_lp_csysack" "0    ,1    "
      BITFLD.LONG 0x18 23. "   reg_slice_axi_ca53_emc_0_lpc_lp_csysack      , reg_slice_axi_ca53_emc_0_lpc_lp_csysack" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 24. "   reg_slice_axi_mm_vsp_emc_0_lpc_lp_cactive         , reg_slice_axi_mm_vsp_emc_0_lpc_lp_cactive" "0    ,1    "
      BITFLD.LONG 0x18 25. "   reg_slice_axi_mm_emc_0_lpc_lp_cactive               , reg_slice_axi_mm_emc_0_lpc_lp_cactive" "0    ,1    "
      BITFLD.LONG 0x18 26. "   reg_slice_axi_gpu_emc_1_lpc_lp_cactive         , reg_slice_axi_gpu_emc_1_lpc_lp_cactive" "0    ,1    "
      BITFLD.LONG 0x18 27. "   reg_slice_axi_cp1ca5_emc_0_lpc_lp_cactive    , reg_slice_axi_cp1ca5_emc_0_lpc_lp_cactive" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 28. "   reg_slice_axi_pubcp_wtlcp_dsp_0_lpc_lp_cactive    , reg_slice_axi_pubcp_wtlcp_dsp_0_lpc_lp_cactive" "0    ,1    "
      BITFLD.LONG 0x18 29. "   reg_slice_axi_pubcp_wtlcp_wcdma_0_lpc_lp_cactive    , reg_slice_axi_pubcp_wtlcp_wcdma_0_lpc_lp_cactive" "0    ,1    "
      BITFLD.LONG 0x18 30. "   reg_slice_ace_gpu_ca53_cci_0_lpc_lp_cactive    , reg_slice_ace_gpu_ca53_cci_0_lpc_lp_cactive" "0    ,1    "
      BITFLD.LONG 0x18 31. "   reg_slice_axi_ca53_emc_0_lpc_lp_cactive      , reg_slice_axi_ca53_emc_0_lpc_lp_cactive" "0    ,1    "
    TEXTLINE ""
TREE.END
;###################Tree###################
TREE "PUB"
    SGROUP "PUB @ djtag_instr_eb_slp RO"
;-------------------------------------------------
    VARX 0x04 %l DJTAG.EXECUTE(0x04000880,0)
    TEXTLINE ""
    LINE.LONG 0x04 "CHAN0(djtag_instr_eb_slp) , CHAN0(djtag_instr_eb_slp) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x04 0. "   cgm_busy_dmc_pub_ctl    , cgm_busy_dmc_pub_ctl" "0    ,1    "
      BITFLD.LONG 0x04 1. "   dmc_sleep             , dmc_sleep" "0    ,1    "
      BITFLD.LONG 0x04 2. "   dmc_stop             , dmc_stop" "0    ,1    "
      BITFLD.LONG 0x04 3. "   dmc_stop_ch7          , dmc_stop_ch7" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 4. "   dmc_stop_ch6            , dmc_stop_ch6" "0    ,1    "
      BITFLD.LONG 0x04 5. "   dmc_stop_ch5          , dmc_stop_ch5" "0    ,1    "
      BITFLD.LONG 0x04 6. "   dmc_stop_ch4         , dmc_stop_ch4" "0    ,1    "
      BITFLD.LONG 0x04 7. "   dmc_stop_ch3          , dmc_stop_ch3" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 8. "   dmc_stop_ch2            , dmc_stop_ch2" "0    ,1    "
      BITFLD.LONG 0x04 9. "   dmc_stop_ch1          , dmc_stop_ch1" "0    ,1    "
      BITFLD.LONG 0x04 10. "   dmc_stop_ch0         , dmc_stop_ch0" "0    ,1    "
      BITFLD.LONG 0x04 11. "   clk_ddr_gsp_pgu_s0    , clk_ddr_gsp_pgu_s0" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 12. "   clk_ddr_gsp_gpu_m1      , clk_ddr_gsp_gpu_m1" "0    ,1    "
      BITFLD.LONG 0x04 13. "   clk_ddr_gsp_gpu_m0    , clk_ddr_gsp_gpu_m0" "0    ,1    "
      BITFLD.LONG 0x04 14. "   clk_ddr_aon_ap_s0    , clk_ddr_aon_ap_s0" "0    ,1    "
      BITFLD.LONG 0x04 15. "   clk_ddr_aon_ap_m1     , clk_ddr_aon_ap_m1" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 16. "   clk_ddr_aon_ap_m0       , clk_ddr_aon_ap_m0" "0    ,1    "
      BITFLD.LONG 0x04 17. "   ggm_s0_in_lp          , ggm_s0_in_lp" "0    ,1    "
      BITFLD.LONG 0x04 18. "   ggm_m1_in_lp         , ggm_m1_in_lp" "0    ,1    "
      BITFLD.LONG 0x04 19. "   ggm_m0_in_lp          , ggm_m0_in_lp" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 20. "   aam_s0_in_lp            , aam_s0_in_lp" "0    ,1    "
      BITFLD.LONG 0x04 21. "   aam_m1_in_lp          , aam_m1_in_lp" "0    ,1    "
      BITFLD.LONG 0x04 22. "   aam_m0_in_lp         , aam_m0_in_lp" "0    ,1    "
TREE.END
;###################Tree###################
TREE "PUBCP"
    SGROUP "PUBCP @ jtag_chain_lp_dbg_bus0 RO"
;-------------------------------------------------
    VARX 0x04 %l DJTAG.EXECUTE(0x06081980,0)
    TEXTLINE ""
    LINE.LONG 0x04 "CHAN17(jtag_chain_lp_dbg_bus0) , CHAN17(jtag_chain_lp_dbg_bus0) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x04 0. "   csysack_cd_m7    , csysack_cd_m7" "0    ,1    "
      BITFLD.LONG 0x04 1. "   csysreq_cd_m7    , csysreq_cd_m7" "0    ,1    "
      BITFLD.LONG 0x04 2. "   cactive_cd_m7    , cactive_cd_m7" "0    ,1    "
      BITFLD.LONG 0x04 3. "   m7clk    , m7clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 4. "   csysack_cd_m6    , csysack_cd_m6" "0    ,1    "
      BITFLD.LONG 0x04 5. "   csysreq_cd_m6    , csysreq_cd_m6" "0    ,1    "
      BITFLD.LONG 0x04 6. "   cactive_cd_m6    , cactive_cd_m6" "0    ,1    "
      BITFLD.LONG 0x04 7. "   m6clk    , m6clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 8. "   csysack_cd_m5    , csysack_cd_m5" "0    ,1    "
      BITFLD.LONG 0x04 9. "   csysreq_cd_m5    , csysreq_cd_m5" "0    ,1    "
      BITFLD.LONG 0x04 10. "   cactive_cd_m5    , cactive_cd_m5" "0    ,1    "
      BITFLD.LONG 0x04 11. "   m5clk    , m5clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 12. "   csysack_cd_m4    , csysack_cd_m4" "0    ,1    "
      BITFLD.LONG 0x04 13. "   csysreq_cd_m4    , csysreq_cd_m4" "0    ,1    "
      BITFLD.LONG 0x04 14. "   cactive_cd_m4    , cactive_cd_m4" "0    ,1    "
      BITFLD.LONG 0x04 15. "   m4clk    , m4clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 16. "   csysack_cd_m3    , csysack_cd_m3" "0    ,1    "
      BITFLD.LONG 0x04 17. "   csysreq_cd_m3    , csysreq_cd_m3" "0    ,1    "
      BITFLD.LONG 0x04 18. "   cactive_cd_m3    , cactive_cd_m3" "0    ,1    "
      BITFLD.LONG 0x04 19. "   m3clk    , m3clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 20. "   csysack_cd_m2    , csysack_cd_m2" "0    ,1    "
      BITFLD.LONG 0x04 21. "   csysreq_cd_m2    , csysreq_cd_m2" "0    ,1    "
      BITFLD.LONG 0x04 22. "   cactive_cd_m2    , cactive_cd_m2" "0    ,1    "
      BITFLD.LONG 0x04 23. "   m2clk    , m2clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 24. "   csysack_cd_m1    , csysack_cd_m1" "0    ,1    "
      BITFLD.LONG 0x04 25. "   csysreq_cd_m1    , csysreq_cd_m1" "0    ,1    "
      BITFLD.LONG 0x04 26. "   cactive_cd_m1    , cactive_cd_m1" "0    ,1    "
      BITFLD.LONG 0x04 27. "   m1clk    , m1clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x04 28. "   csysack_cd_m0    , csysack_cd_m0" "0    ,1    "
      BITFLD.LONG 0x04 29. "   csysreq_cd_m0    , csysreq_cd_m0" "0    ,1    "
      BITFLD.LONG 0x04 30. "   cactive_cd_m0    , cactive_cd_m0" "0    ,1    "
      BITFLD.LONG 0x04 31. "   m0clk    , m0clk" "0    ,1    "
    TEXTLINE ""
    SGROUP "PUBCP @ jtag_chain_lp_dbg_bus1 RO"
;-------------------------------------------------
    VARX 0x08 %l DJTAG.EXECUTE(0x06081A80,0)
    TEXTLINE ""
    LINE.LONG 0x08 "CHAN18(jtag_chain_lp_dbg_bus1) , CHAN18(jtag_chain_lp_dbg_bus1) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x08 0. "   csysack_cd_s6    , csysack_cd_s6" "0    ,1    "
      BITFLD.LONG 0x08 1. "   csysreq_cd_s6    , csysreq_cd_s6" "0    ,1    "
      BITFLD.LONG 0x08 2. "   cactive_cd_s6    , cactive_cd_s6" "0    ,1    "
      BITFLD.LONG 0x08 3. "   s6clk    , s6clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 4. "   csysack_cd_s5    , csysack_cd_s5" "0    ,1    "
      BITFLD.LONG 0x08 5. "   csysreq_cd_s5    , csysreq_cd_s5" "0    ,1    "
      BITFLD.LONG 0x08 6. "   cactive_cd_s5    , cactive_cd_s5" "0    ,1    "
      BITFLD.LONG 0x08 7. "   s5clk    , s5clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 8. "   csysack_cd_s4    , csysack_cd_s4" "0    ,1    "
      BITFLD.LONG 0x08 9. "   csysreq_cd_s4    , csysreq_cd_s4" "0    ,1    "
      BITFLD.LONG 0x08 10. "   cactive_cd_s4    , cactive_cd_s4" "0    ,1    "
      BITFLD.LONG 0x08 11. "   s4clk    , s4clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 12. "   csysack_cd_s3    , csysack_cd_s3" "0    ,1    "
      BITFLD.LONG 0x08 13. "   csysreq_cd_s3    , csysreq_cd_s3" "0    ,1    "
      BITFLD.LONG 0x08 14. "   cactive_cd_s3    , cactive_cd_s3" "0    ,1    "
      BITFLD.LONG 0x08 15. "   s3clk    , s3clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 16. "   csysack_cd_s2    , csysack_cd_s2" "0    ,1    "
      BITFLD.LONG 0x08 17. "   csysreq_cd_s2    , csysreq_cd_s2" "0    ,1    "
      BITFLD.LONG 0x08 18. "   cactive_cd_s2    , cactive_cd_s2" "0    ,1    "
      BITFLD.LONG 0x08 19. "   s2clk    , s2clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 20. "   csysack_cd_s0    , csysack_cd_s0" "0    ,1    "
      BITFLD.LONG 0x08 21. "   csysreq_cd_s0    , csysreq_cd_s0" "0    ,1    "
      BITFLD.LONG 0x08 22. "   cactive_cd_s0    , cactive_cd_s0" "0    ,1    "
      BITFLD.LONG 0x08 23. "   s0clk    , s0clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 24. "   csysack_cd_m9    , csysack_cd_m9" "0    ,1    "
      BITFLD.LONG 0x08 25. "   csysreq_cd_m9    , csysreq_cd_m9" "0    ,1    "
      BITFLD.LONG 0x08 26. "   cactive_cd_m9    , cactive_cd_m9" "0    ,1    "
      BITFLD.LONG 0x08 27. "   m9clk    , m9clk" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x08 28. "   csysack_cd_m8    , csysack_cd_m8" "0    ,1    "
      BITFLD.LONG 0x08 29. "   csysreq_cd_m8    , csysreq_cd_m8" "0    ,1    "
      BITFLD.LONG 0x08 30. "   cactive_cd_m8    , cactive_cd_m8" "0    ,1    "
      BITFLD.LONG 0x08 31. "   m8clk    , m8clk" "0    ,1    "
    TEXTLINE ""
    SGROUP "PUBCP @ jtag_chain_lp_dbg_bus2 RO"
;-------------------------------------------------
    VARX 0x0C %l DJTAG.EXECUTE(0x06081B80,0)
    TEXTLINE ""
    LINE.LONG 0x0C "CHAN19(jtag_chain_lp_dbg_bus2) , CHAN19(jtag_chain_lp_dbg_bus2) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x0C 0. "   lp_stat_main        , lp_stat_main" "0    ,1    "
      BITFLD.LONG 0x0C 1. "   lp_stat_abs         , lp_stat_abs" "0    ,1    "
      BITFLD.LONG 0x0C 2. "   lp_stat_abm         , lp_stat_abm" "0    ,1    "
      BITFLD.LONG 0x0C 3. "   lp_stat_s6    , lp_stat_s6" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 4. "   lp_stat_s5          , lp_stat_s5" "0    ,1    "
      BITFLD.LONG 0x0C 5. "   lp_stat_s4          , lp_stat_s4" "0    ,1    "
      BITFLD.LONG 0x0C 6. "   lp_stat_s3          , lp_stat_s3" "0    ,1    "
      BITFLD.LONG 0x0C 7. "   lp_stat_s2    , lp_stat_s2" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 8. "   lp_stat_s0          , lp_stat_s0" "0    ,1    "
      BITFLD.LONG 0x0C 9. "   lp_stat_m9          , lp_stat_m9" "0    ,1    "
      BITFLD.LONG 0x0C 10. "   lp_stat_m8          , lp_stat_m8" "0    ,1    "
      BITFLD.LONG 0x0C 11. "   lp_stat_m7    , lp_stat_m7" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 12. "   lp_stat_m6          , lp_stat_m6" "0    ,1    "
      BITFLD.LONG 0x0C 13. "   lp_stat_m5          , lp_stat_m5" "0    ,1    "
      BITFLD.LONG 0x0C 14. "   lp_stat_m4          , lp_stat_m4" "0    ,1    "
      BITFLD.LONG 0x0C 15. "   lp_stat_m3    , lp_stat_m3" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 16. "   lp_stat_m2          , lp_stat_m2" "0    ,1    "
      BITFLD.LONG 0x0C 17. "   lp_stat_m1          , lp_stat_m1" "0    ,1    "
      BITFLD.LONG 0x0C 18. "   lp_stat_m0          , lp_stat_m0" "0    ,1    "
      BITFLD.LONG 0x0C 19. "   reserved      , 1'b0" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 20. "   csysack_cd_ab_s0    , csysack_cd_ab_s0" "0    ,1    "
      BITFLD.LONG 0x0C 21. "   csysreq_cd_ab_s0    , csysreq_cd_ab_s0" "0    ,1    "
      BITFLD.LONG 0x0C 22. "   cactive_cd_ab_s0    , cactive_cd_ab_s0" "0    ,1    "
      BITFLD.LONG 0x0C 23. "   clk_abs       , clk_abs" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 24. "   csysack_cd_ab_m0    , csysack_cd_ab_m0" "0    ,1    "
      BITFLD.LONG 0x0C 25. "   csysreq_cd_ab_m0    , csysreq_cd_ab_m0" "0    ,1    "
      BITFLD.LONG 0x0C 26. "   cactive_cd_ab_m0    , cactive_cd_ab_m0" "0    ,1    "
      BITFLD.LONG 0x0C 27. "   clk_abm       , clk_abm" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x0C 28. "   csysack_cd_main     , csysack_cd_main" "0    ,1    "
      BITFLD.LONG 0x0C 29. "   csysreq_cd_main     , csysreq_cd_main" "0    ,1    "
      BITFLD.LONG 0x0C 30. "   cactive_cd_main     , cactive_cd_main" "0    ,1    "
      BITFLD.LONG 0x0C 31. "   mainclk       , mainclk" "0    ,1    "
    TEXTLINE ""
    SGROUP "PUBCP @ jtag_chain_lp_dbg_bus3 RO"
;-------------------------------------------------
    VARX 0x10 %l DJTAG.EXECUTE(0x06081C80,0)
    TEXTLINE ""
    LINE.LONG 0x10 "CHAN20(jtag_chain_lp_dbg_bus3) , CHAN20(jtag_chain_lp_dbg_bus3) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x10 0. "   rst_axi_tft_n    , rst_axi_tft_n" "0    ,1    "
      BITFLD.LONG 0x10 1. "   rst_axi_sec1_n    , rst_axi_sec1_n" "0    ,1    "
      BITFLD.LONG 0x10 2. "   rst_axi_sec0_n    , rst_axi_sec0_n" "0    ,1    "
      BITFLD.LONG 0x10 3. "   rst_axi_vic_n      , rst_axi_vic_n" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 4. "   rst_axi_dma_n    , rst_axi_dma_n" "0    ,1    "
      BITFLD.LONG 0x10 5. "   rst_cssys_n       , rst_cssys_n" "0    ,1    "
      BITFLD.LONG 0x10 6. "   rst_cr5_n         , rst_cr5_n" "0    ,1    "
      BITFLD.LONG 0x10 7. "   rst_axi_wcdma_n    , rst_axi_wcdma_n" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x10 8. "   rst_axi_aon_n    , rst_axi_aon_n" "0    ,1    "
      BITFLD.LONG 0x10 9. "   rst_apb_n         , rst_apb_n" "0    ,1    "
      BITFLD.LONG 0x10 10. "   rst_axi_half_n    , rst_axi_half_n" "0    ,1    "
      BITFLD.LONG 0x10 11. "   rst_axi_n          , rst_axi_n" "0    ,1    "
    TEXTLINE ""
    SGROUP "PUBCP @ jtag_chain_lp_dbg_bus4 RO"
;-------------------------------------------------
    VARX 0x14 %l DJTAG.EXECUTE(0x06081D80,0)
    TEXTLINE ""
    LINE.LONG 0x14 "CHAN21(jtag_chain_lp_dbg_bus4) , CHAN21(jtag_chain_lp_dbg_bus4) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x14 0. "   cgm_busy_48m     , cgm_busy_48m" "0    ,1    "
      BITFLD.LONG 0x14 1. "   cgm_busy_51_2m     , cgm_busy_51_2m" "0    ,1    "
      BITFLD.LONG 0x14 2. "   cgm_busy_64m        , cgm_busy_64m" "0    ,1    "
      BITFLD.LONG 0x14 3. "   cgm_busy_96m       , cgm_busy_96m" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 4. "   cgm_busy_128m    , cgm_busy_128m" "0    ,1    "
      BITFLD.LONG 0x14 5. "   cgm_busy_153_6m    , cgm_busy_153_6m" "0    ,1    "
      BITFLD.LONG 0x14 6. "   cgm_busy_171_25m    , cgm_busy_171_25m" "0    ,1    "
      BITFLD.LONG 0x14 7. "   cgm_busy_342_5m    , cgm_busy_342_5m" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x14 8. "   cgm_busy_512m    , cgm_busy_512m" "0    ,1    "
      BITFLD.LONG 0x14 9. "   cgm_busy_685m      , cgm_busy_685m" "0    ,1    "
      BITFLD.LONG 0x14 10. "   cgm_busy_614_4m     , cgm_busy_614_4m" "0    ,1    "
      BITFLD.LONG 0x14 11. "   cgm_busy_26m       , cgm_busy_26m" "0    ,1    "
    TEXTLINE ""
    SGROUP "PUBCP @ jtag_chain_lp_dbg_bus5 RO"
;-------------------------------------------------
    VARX 0x18 %l DJTAG.EXECUTE(0x06081E80,0)
    TEXTLINE ""
    LINE.LONG 0x18 "CHAN22(jtag_chain_lp_dbg_bus5) , CHAN22(jtag_chain_lp_dbg_bus5) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x18 0. "   sdio_eb    , sdio_eb" "0    ,1    "
      BITFLD.LONG 0x18 1. "   aon_access_pubcp    , aon_access_pubcp" "0    ,1    "
      BITFLD.LONG 0x18 2. "   tft_eb      , tft_eb" "0    ,1    "
      BITFLD.LONG 0x18 3. "   sec1_eb          , sec1_eb" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 4. "   sec0_eb    , sec0_eb" "0    ,1    "
      BITFLD.LONG 0x18 5. "   dma_eb              , dma_eb" "0    ,1    "
      BITFLD.LONG 0x18 6. "   dma_busy    , dma_busy" "0    ,1    "
      BITFLD.LONG 0x18 7. "   dma_link_busy    , dma_link_busy" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x18 8. "   iis0_eb    , iis0_eb" "0    ,1    "
      BITFLD.LONG 0x18 9. "   uart0_eb            , uart0_eb" "0    ,1    "
    SGROUP "PUBCP @ jtag_chain_lp_dbg_bus6 RO"
;-------------------------------------------------
    VARX 0x1C %l DJTAG.EXECUTE(0x06081F80,0)
    TEXTLINE ""
    LINE.LONG 0x1C "CHAN23(jtag_chain_lp_dbg_bus6) , CHAN23(jtag_chain_lp_dbg_bus6) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.LONG 0x1C 0. "   cr5_standbywfi_n       , cr5_standbywfi_n" "0    ,1    "
      BITFLD.LONG 0x1C 1. "   mcu_core_sleep          , mcu_core_sleep" "0    ,1    "
      BITFLD.LONG 0x1C 2. "   pubcp_sys_cr5_stop      , pubcp_sys_cr5_stop" "0    ,1    "
      BITFLD.LONG 0x1C 3. "   mcu_peri_stop          , mcu_peri_stop" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x1C 4. "   pubcp_sys_deep_stop    , pubcp_sys_deep_stop" "0    ,1    "
      BITFLD.LONG 0x1C 5. "   pubcp_sys_light_stop    , pubcp_sys_light_stop" "0    ,1    "
      BITFLD.LONG 0x1C 6. "   cgm_apb_en              , cgm_apb_en" "0    ,1    "
      BITFLD.LONG 0x1C 7. "   cgm_cr5_AXI_div2_en    , cgm_cr5_AXI_div2_en" "0    ,1    "
    TEXTLINE ""
      BITFLD.LONG 0x1C 8. "   cgm_cr5_axi_en         , cgm_cr5_axi_en" "0    ,1    "
      BITFLD.LONG 0x1C 9. "   cgm_cr5_core_en         , cgm_cr5_core_en" "0    ,1    "
      BITFLD.LONG 0x1C 10. "   apb_trans_blk_bypass    , apb_trans_blk_bypass" "0    ,1    "
TREE.END
;###################Tree###################
TREE "CA53"
    SGROUP "CA53 @ ca53_lit_mem RO"
;-------------------------------------------------
    VARX 0x04 %q DJTAG.EXECUTE(0x070008A4,0)
    TEXTLINE ""
    LINE.QUAD 0x04 "CHAN0(ca53_lit_mem) , CHAN0(Little core memory rm mode) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.QUAD 0x04 0.--1. "   lit_ram_l2_RM_11           , lit_ram_l2_RM_11" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 2.--3. "   lit_ram_l2_RM_10           , lit_ram_l2_RM_10" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 4.--5. "   lit_ram_l2_RM_01           , lit_ram_l2_RM_01" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 6.--7. "   lit_ram_l2_RM_00           , lit_ram_l2_RM_00" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x04 8.--9. "   lit_ram_l1_RM_11           , lit_ram_l1_RM_11" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 10.--11. "   lit_ram_l1_RM_10           , lit_ram_l1_RM_10" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 12.--13. "   lit_ram_l1_RM_01           , lit_ram_l1_RM_01" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 14.--15. "   lit_ram_l1_RM_00           , lit_ram_l1_RM_00" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x04 16.--17. "   lit_ram_etf_WTSEL_RM_11    , lit_ram_etf_WTSEL_RM_11" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 18.--19. "   lit_ram_etf_WTSEL_RM_10    , lit_ram_etf_WTSEL_RM_10" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 20.--21. "   lit_ram_etf_WTSEL_RM_01    , lit_ram_etf_WTSEL_RM_01" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 22.--23. "   lit_ram_etf_WTSEL_RM_00    , lit_ram_etf_WTSEL_RM_00" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x04 24.--25. "   lit_ram_etf_RTSEL_RM_11    , lit_ram_etf_RTSEL_RM_11" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 26.--27. "   lit_ram_etf_RTSEL_RM_10    , lit_ram_etf_RTSEL_RM_10" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 28.--29. "   lit_ram_etf_RTSEL_RM_01    , lit_ram_etf_RTSEL_RM_01" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x04 30.--31. "   lit_ram_etf_RTSEL_RM_00    , lit_ram_etf_RTSEL_RM_00" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x04 32.--35. "   reserved                   , reserved" "0    ,1    "
    SGROUP "CA53 @ ca53_big_mem RO"
;-------------------------------------------------
    VARX 0x0C %q DJTAG.EXECUTE(0x070009A4,0)
    TEXTLINE ""
    LINE.QUAD 0x0C "CHAN1(ca53_big_mem) , CHAN1(Big core memory rm mode) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.QUAD 0x0C 0.--1. "   big_ram_l2_RM_11           , big_ram_l2_RM_11" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 2.--3. "   big_ram_l2_RM_10           , big_ram_l2_RM_10" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 4.--5. "   big_ram_l2_RM_01           , big_ram_l2_RM_01" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 6.--7. "   big_ram_l2_RM_00           , big_ram_l2_RM_00" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x0C 8.--9. "   big_ram_l1_RM_11           , big_ram_l1_RM_11" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 10.--11. "   big_ram_l1_RM_10           , big_ram_l1_RM_10" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 12.--13. "   big_ram_l1_RM_01           , big_ram_l1_RM_01" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 14.--15. "   big_ram_l1_RM_00           , big_ram_l1_RM_00" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x0C 16.--17. "   big_ram_etf_WTSEL_RM_11    , big_ram_etf_WTSEL_RM_11" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 18.--19. "   big_ram_etf_WTSEL_RM_10    , big_ram_etf_WTSEL_RM_10" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 20.--21. "   big_ram_etf_WTSEL_RM_01    , big_ram_etf_WTSEL_RM_01" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 22.--23. "   big_ram_etf_WTSEL_RM_00    , big_ram_etf_WTSEL_RM_00" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x0C 24.--25. "   big_ram_etf_RTSEL_RM_11    , big_ram_etf_RTSEL_RM_11" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 26.--27. "   big_ram_etf_RTSEL_RM_10    , big_ram_etf_RTSEL_RM_10" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 28.--29. "   big_ram_etf_RTSEL_RM_01    , big_ram_etf_RTSEL_RM_01" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x0C 30.--31. "   big_ram_etf_RTSEL_RM_00    , big_ram_etf_RTSEL_RM_00" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
    TEXTLINE ""
      BITFLD.QUAD 0x0C 32.--35. "   reserved                   , reserved" "0    ,1    "
    SGROUP "CA53 @ ca53_power RO"
;-------------------------------------------------
    VARX 0x14 %q DJTAG.EXECUTE(0x07000AA4,0)
    TEXTLINE ""
    LINE.QUAD 0x14 "CHAN2(ca53_power) , CHAN2(low power related signal) "
    TEXTLINE ""
    TEXTLINE ""
      BITFLD.QUAD 0x14 0.--1. "   ca53_lit_core_stop_top[1:0]    , ca53_lit_core_stop_top[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x14 2.--3. "   ca53_big_core_stop_top[1:0]    , ca53_big_core_stop_top[1:0]" "0x0  ,0x1  ,0x2  ,0x3  ,%x..."
      BITFLD.QUAD 0x14 4. "   ca53_top_sys_stop          , ca53_top_sys_stop" "0    ,1    "
      BITFLD.QUAD 0x14 5. "   cci_slp_stop               , cci_slp_stop" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x14 6. "   nic_slp_stop_m0                , nic_slp_stop_m0" "0    ,1    "
      BITFLD.QUAD 0x14 7. "   DBGNOPWRDWN                    , DBGNOPWRDWN" "0    ,1    "
      BITFLD.QUAD 0x14 8. "   nic_slp_stop_s0            , nic_slp_stop_s0" "0    ,1    "
      BITFLD.QUAD 0x14 9. "   nic_slp_stop_s1            , nic_slp_stop_s1" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x14 10. "   nic_slp_stop_s2                , nic_slp_stop_s2" "0    ,1    "
      BITFLD.QUAD 0x14 11. "   nic_slp_stop_s3                , nic_slp_stop_s3" "0    ,1    "
      BITFLD.QUAD 0x14 12.--13. "   reserved                   , reserved" "0    ,1    "
      BITFLD.QUAD 0x14 14. "   lit_adb400_cactives_mp2    , lit_adb400_cactives_mp2" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x14 15. "   lit_adb400_cactivem_mp2        , lit_adb400_cactivem_mp2" "0    ,1    "
      BITFLD.QUAD 0x14 16. "   big_adb400_cactives_jav        , big_adb400_cactives_jav" "0    ,1    "
      BITFLD.QUAD 0x14 17. "   big_adb400_cactivem_jav    , big_adb400_cactivem_jav" "0    ,1    "
      BITFLD.QUAD 0x14 18. "   gpu_en_top                 , gpu_en_top" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x14 19. "   dap_ca53_en_top                , dap_ca53_en_top" "0    ,1    "
      BITFLD.QUAD 0x14 20. "   STANDBYWFIL2_LIT_mp2           , STANDBYWFIL2_LIT_mp2" "0    ,1    "
      BITFLD.QUAD 0x14 21. "   STANDBYWFIL2_BIG           , STANDBYWFIL2_BIG" "0    ,1    "
      BITFLD.QUAD 0x14 22. "   DBGPWRDUP_LIT              , DBGPWRDUP_LIT" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x14 23. "   DBGPWRDUP_BIG                  , DBGPWRDUP_BIG" "0    ,1    "
      BITFLD.QUAD 0x14 24. "   DBGPWRUPREQ_LIT                , DBGPWRUPREQ_LIT" "0    ,1    "
      BITFLD.QUAD 0x14 25. "   DBGPWRUPREQ_BIG            , DBGPWRUPREQ_BIG" "0    ,1    "
      BITFLD.QUAD 0x14 26. "   int_req_busmon_ddr         , int_req_busmon_ddr" "0    ,1    "
    TEXTLINE ""
      BITFLD.QUAD 0x14 27. "   int_req_busmon_nic             , int_req_busmon_nic" "0    ,1    "
TREE.END
