============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 30 2024  09:48:52 pm
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (86899 ps) Setup Check with Pin U4/alu_result_reg[1]/CK->D
          Group: CLK
     Startpoint: (R) U4/execution_enable_buffer_reg[0]/CK
          Clock: (F) CLK
       Endpoint: (F) U4/alu_result_reg[1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+  208000       104000     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=  208200       104200     
                                              
             Setup:-     796                  
       Uncertainty:-     300                  
     Required Time:=  207104                  
      Launch Clock:-  104200                  
         Data Path:-   16005                  
             Slack:=   86899                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  U4/execution_enable_buffer_reg[0]/CK -       -     R     (arrival)      7     -     0     0  104200    (-,-) 
  U4/execution_enable_buffer_reg[0]/Q  -       CK->Q F     DFFX1          2  86.0   942  3288  107488    (-,-) 
  U4/drc_bufs383229/Y                  -       A->Y  R     INVX2          2  89.3   275   839  108327    (-,-) 
  U4/drc_bufs383228/Y                  -       A->Y  F     INVX2          3 126.1   189   387  108714    (-,-) 
  U4/g379339/Y                         -       B->Y  F     AND2X1         3 166.4   464  1138  109852    (-,-) 
  U4/g379213/Y                         -       A->Y  R     INVX2          8 326.8   584  1051  110903    (-,-) 
  U4/g378844/Y                         -       B->Y  F     NOR2X2         2 111.4   242   474  111377    (-,-) 
  U4/g378161/Y                         -       B->Y  R     NAND2X2        2 114.2   263   533  111910    (-,-) 
  U4/g376433/Y                         -       B->Y  F     NOR2X2         7 363.4   519   768  112677    (-,-) 
  U4/g375753/Y                         -       B->Y  R     NAND2X2        9 347.4   662  1169  113846    (-,-) 
  U4/g370149/Y                         -       C->Y  F     AOI21X1        2  64.8   392   669  114516    (-,-) 
  U4/g384279/Y                         -       C->Y  R     AOI21X1        1  33.4   455   913  115428    (-,-) 
  U4/g384278/Y                         -       C->Y  R     OA21X1         2  89.3   377  1249  116677    (-,-) 
  U4/g369531/Y                         -       A->Y  F     OAI21X1        1  32.4   306   504  117181    (-,-) 
  U4/g369489/Y                         -       C->Y  R     AOI21X1        1  36.7   477   899  118080    (-,-) 
  U4/g369436/Y                         -       C->Y  F     NAND3X1        1  32.4   378   601  118681    (-,-) 
  U4/g369421/Y                         -       C->Y  R     AOI21X1        1  36.7   492   932  119613    (-,-) 
  U4/g369318/Y                         -       C->Y  F     NAND3X1        1  30.6   370   592  120205    (-,-) 
  U4/alu_result_reg[1]/D               <<<     -     F     DFFX1          1     -     -     0  120205    (-,-) 
#--------------------------------------------------------------------------------------------------------------

