

================================================================
== Vitis HLS Report for 'eclair'
================================================================
* Date:           Tue Nov 11 04:05:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.535 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  70.000 ns|  70.000 ns|   15|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_backward_input_1_1_ap_fixed_16_6_4_0_0_s_fu_79  |backward_input_1_1_ap_fixed_16_6_4_0_0_s  |        4|        4|  20.000 ns|  20.000 ns|    4|    4|      yes|
        |grp_forward_layer_1_1_s_fu_105                      |forward_layer_1_1_s                       |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      9|      381|     2000|     -|
|Memory               |        -|      -|      112|      264|     -|
|Multiplexer          |        -|      -|        0|      415|     -|
|Register             |        -|      -|       19|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      9|      512|     2679|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |grp_backward_input_1_1_ap_fixed_16_6_4_0_0_s_fu_79  |backward_input_1_1_ap_fixed_16_6_4_0_0_s  |        0|   5|  264|  1161|    0|
    |grp_forward_layer_1_1_s_fu_105                      |forward_layer_1_1_s                       |        0|   4|  117|   839|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                          |        0|   9|  381|  2000|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                             Memory                             |                                      Module                                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |LUT_B0_U                                                        |LUT_B0_ROM_1P_LUTRAM_1R                                                          |        0|   8|  33|    0|   256|    8|     1|         2048|
    |LUT_B1_U                                                        |LUT_B1_ROM_1P_LUTRAM_1R                                                          |        0|  16|  65|    0|   256|   10|     1|         2560|
    |LUT_B2_U                                                        |LUT_B2_ROM_1P_LUTRAM_1R                                                          |        0|  16|  65|    0|   256|   10|     1|         2560|
    |LUT_B3_U                                                        |LUT_B3_ROM_1P_LUTRAM_1R                                                          |        0|   8|  33|    0|   256|    8|     1|         2048|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_U  |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_RAM_2P_LUTRAM_1R1W  |        0|  16|  17|    0|     2|   16|     1|           32|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_U  |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_RAM_2P_LUTRAM_1R1W  |        0|  16|  17|    0|     2|   16|     1|           32|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_U  |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_RAM_2P_LUTRAM_1R1W  |        0|  16|  17|    0|     2|   16|     1|           32|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_U    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_RAM_2P_LUTRAM_1R1W  |        0|  16|  17|    0|     2|   16|     1|           32|
    +----------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                           |                                                                                 |        0| 112| 264|    0|  1032|  100|     8|         9344|
    +----------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                  Name                                 | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+
    |LUT_B0_address0                                                        |  14|          3|    8|         24|
    |LUT_B0_ce0                                                             |  14|          3|    1|          3|
    |LUT_B1_address0                                                        |  14|          3|    8|         24|
    |LUT_B1_ce0                                                             |  14|          3|    1|          3|
    |LUT_B2_address0                                                        |  14|          3|    8|         24|
    |LUT_B2_ce0                                                             |  14|          3|    1|          3|
    |LUT_B3_address0                                                        |  14|          3|    8|         24|
    |LUT_B3_ce0                                                             |  14|          3|    1|          3|
    |ap_NS_fsm                                                              |  43|          8|    1|          8|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0  |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address1  |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce0       |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce1       |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_we1       |   9|          2|    1|          2|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0  |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address1  |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce0       |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce1       |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_we1       |   9|          2|    1|          2|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0  |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address1  |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce0       |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce1       |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_we1       |   9|          2|    1|          2|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0    |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address1    |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce0         |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce1         |  14|          3|    1|          3|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_we1         |   9|          2|    1|          2|
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                  | 415|         88|   57|        172|
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  7|   0|    7|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53        |  3|   0|    3|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52  |  8|   0|    8|          0|
    |grp_forward_layer_1_1_s_fu_105_ap_start_reg                            |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  | 19|   0|   19|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|        eclair|  return value|
|input_r          |   in|   16|     ap_none|       input_r|       pointer|
|output_r         |  out|   16|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
|feedback         |   in|   16|     ap_none|      feedback|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

