
O32controller_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000607c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  0800613c  0800613c  0001613c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800624c  0800624c  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  0800624c  0800624c  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800624c  0800624c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800624c  0800624c  0001624c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006250  08006250  00016250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006254  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000894  20000078  080062cc  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000090c  080062cc  0002090c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006813  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000122f  00000000  00000000  000268b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f78  00000000  00000000  00027ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002cc8  00000000  00000000  00028a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00011fe6  00000000  00000000  0002b722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00003333  00000000  00000000  0003d708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00040a3b  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003c0c  00000000  00000000  00040a8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006124 	.word	0x08006124

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08006124 	.word	0x08006124

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__io_putchar>:
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */

//overrides printf
int __io_putchar(int ch) {
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8000408:	2301      	movs	r3, #1
int __io_putchar(int ch) {
 800040a:	b500      	push	{lr}
 800040c:	b083      	sub	sp, #12
 800040e:	9001      	str	r0, [sp, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8000410:	2201      	movs	r2, #1
 8000412:	425b      	negs	r3, r3
 8000414:	a901      	add	r1, sp, #4
 8000416:	4803      	ldr	r0, [pc, #12]	; (8000424 <__io_putchar+0x1c>)
 8000418:	f003 ff86 	bl	8004328 <HAL_UART_Transmit>
	return ch;
}
 800041c:	9801      	ldr	r0, [sp, #4]
 800041e:	b003      	add	sp, #12
 8000420:	bd00      	pop	{pc}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	200002a4 	.word	0x200002a4

08000428 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

//Callback whenever a timer rolls over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim == &htim2) { //100Hz
 8000428:	4b04      	ldr	r3, [pc, #16]	; (800043c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800042a:	4283      	cmp	r3, r0
 800042c:	d000      	beq.n	8000430 <HAL_TIM_PeriodElapsedCallback+0x8>
		p.print_flag = 1;
	}
}
 800042e:	4770      	bx	lr
		p.print_flag = 1;
 8000430:	23de      	movs	r3, #222	; 0xde
 8000432:	2101      	movs	r1, #1
 8000434:	4a02      	ldr	r2, [pc, #8]	; (8000440 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000436:	54d1      	strb	r1, [r2, r3]
}
 8000438:	e7f9      	b.n	800042e <HAL_TIM_PeriodElapsedCallback+0x6>
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	2000025c 	.word	0x2000025c
 8000440:	2000032c 	.word	0x2000032c

08000444 <HAL_I2C_SlaveTxCpltCallback>:
 *         you can add your own implementation.
 * @retval None
 */

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *I2cHandle) {
	p.i2c_complete_flag = 1;
 8000444:	23df      	movs	r3, #223	; 0xdf
 8000446:	2101      	movs	r1, #1
 8000448:	4a01      	ldr	r2, [pc, #4]	; (8000450 <HAL_I2C_SlaveTxCpltCallback+0xc>)
 800044a:	54d1      	strb	r1, [r2, r3]
}
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	2000032c 	.word	0x2000032c

08000454 <Error_Handler>:
 * @retval None
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	LED_red;
 8000454:	2201      	movs	r2, #1
 8000456:	2101      	movs	r1, #1
void Error_Handler(void) {
 8000458:	b510      	push	{r4, lr}
	LED_red;
 800045a:	4808      	ldr	r0, [pc, #32]	; (800047c <Error_Handler+0x28>)
 800045c:	f001 fdd8 	bl	8002010 <HAL_GPIO_WritePin>
	printf("ERROR HANDLER \n");
 8000460:	4807      	ldr	r0, [pc, #28]	; (8000480 <Error_Handler+0x2c>)
 8000462:	f004 fe23 	bl	80050ac <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000466:	b672      	cpsid	i
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000468:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800046c:	4b05      	ldr	r3, [pc, #20]	; (8000484 <Error_Handler+0x30>)
 800046e:	4a06      	ldr	r2, [pc, #24]	; (8000488 <Error_Handler+0x34>)
 8000470:	60da      	str	r2, [r3, #12]
 8000472:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	e7fd      	b.n	8000476 <Error_Handler+0x22>
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	48001400 	.word	0x48001400
 8000480:	0800613c 	.word	0x0800613c
 8000484:	e000ed00 	.word	0xe000ed00
 8000488:	05fa0004 	.word	0x05fa0004

0800048c <SystemClock_Config>:
void SystemClock_Config(void) {
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000490:	222c      	movs	r2, #44	; 0x2c
 8000492:	2100      	movs	r1, #0
 8000494:	a809      	add	r0, sp, #36	; 0x24
 8000496:	f004 fd8f 	bl	8004fb8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800049a:	2210      	movs	r2, #16
 800049c:	2100      	movs	r1, #0
 800049e:	4668      	mov	r0, sp
 80004a0:	f004 fd8a 	bl	8004fb8 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80004a4:	2210      	movs	r2, #16
 80004a6:	2100      	movs	r1, #0
 80004a8:	a804      	add	r0, sp, #16
 80004aa:	f004 fd85 	bl	8004fb8 <memset>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSI14;
 80004ae:	2312      	movs	r3, #18
 80004b0:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b2:	3b11      	subs	r3, #17
 80004b4:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80004b6:	930d      	str	r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004b8:	3301      	adds	r3, #1
 80004ba:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80004bc:	23a0      	movs	r3, #160	; 0xa0
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80004be:	2410      	movs	r4, #16
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80004c0:	039b      	lsls	r3, r3, #14
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80004c2:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004c4:	940c      	str	r4, [sp, #48]	; 0x30
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80004c6:	940e      	str	r4, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80004c8:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80004ca:	f002 fadf 	bl	8002a8c <HAL_RCC_OscConfig>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	d118      	bne.n	8000504 <SystemClock_Config+0x78>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 80004d2:	2207      	movs	r2, #7
 80004d4:	2302      	movs	r3, #2
 80004d6:	2400      	movs	r4, #0
 80004d8:	2500      	movs	r5, #0
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80004da:	2101      	movs	r1, #1
 80004dc:	4668      	mov	r0, sp
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 80004de:	9200      	str	r2, [sp, #0]
 80004e0:	9301      	str	r3, [sp, #4]
 80004e2:	9402      	str	r4, [sp, #8]
 80004e4:	9503      	str	r5, [sp, #12]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80004e6:	f002 fd2b 	bl	8002f40 <HAL_RCC_ClockConfig>
 80004ea:	2800      	cmp	r0, #0
 80004ec:	d10a      	bne.n	8000504 <SystemClock_Config+0x78>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1;
 80004ee:	2321      	movs	r3, #33	; 0x21
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80004f0:	a804      	add	r0, sp, #16
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004f2:	9406      	str	r4, [sp, #24]
 80004f4:	9507      	str	r5, [sp, #28]
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1;
 80004f6:	9304      	str	r3, [sp, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80004f8:	f002 fe0c 	bl	8003114 <HAL_RCCEx_PeriphCLKConfig>
 80004fc:	2800      	cmp	r0, #0
 80004fe:	d101      	bne.n	8000504 <SystemClock_Config+0x78>
}
 8000500:	b015      	add	sp, #84	; 0x54
 8000502:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 8000504:	f7ff ffa6 	bl	8000454 <Error_Handler>

08000508 <main>:
int main(void) {
 8000508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800050a:	b0ab      	sub	sp, #172	; 0xac
	HAL_Init();
 800050c:	f000 ffba 	bl	8001484 <HAL_Init>
	SystemClock_Config();
 8000510:	f7ff ffbc 	bl	800048c <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000514:	2214      	movs	r2, #20
 8000516:	2100      	movs	r1, #0
 8000518:	a822      	add	r0, sp, #136	; 0x88
 800051a:	f004 fd4d 	bl	8004fb8 <memset>
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800051e:	2180      	movs	r1, #128	; 0x80
 8000520:	4ce3      	ldr	r4, [pc, #908]	; (80008b0 <main+0x3a8>)
 8000522:	03c9      	lsls	r1, r1, #15
 8000524:	6962      	ldr	r2, [r4, #20]
	HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin | MAG_NCS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 8000526:	48e3      	ldr	r0, [pc, #908]	; (80008b4 <main+0x3ac>)
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000528:	430a      	orrs	r2, r1
 800052a:	6162      	str	r2, [r4, #20]
 800052c:	6963      	ldr	r3, [r4, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052e:	2500      	movs	r5, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000530:	400b      	ands	r3, r1
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000532:	2180      	movs	r1, #128	; 0x80
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000534:	9301      	str	r3, [sp, #4]
 8000536:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000538:	6962      	ldr	r2, [r4, #20]
 800053a:	0289      	lsls	r1, r1, #10
 800053c:	430a      	orrs	r2, r1
 800053e:	6162      	str	r2, [r4, #20]
 8000540:	6963      	ldr	r3, [r4, #20]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000542:	2601      	movs	r6, #1
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000544:	400b      	ands	r3, r1
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000546:	2180      	movs	r1, #128	; 0x80
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000548:	9302      	str	r3, [sp, #8]
 800054a:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800054c:	6962      	ldr	r2, [r4, #20]
 800054e:	02c9      	lsls	r1, r1, #11
 8000550:	430a      	orrs	r2, r1
 8000552:	6162      	str	r2, [r4, #20]
 8000554:	6963      	ldr	r3, [r4, #20]
	HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin | MAG_NCS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 8000556:	2200      	movs	r2, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000558:	400b      	ands	r3, r1
 800055a:	9303      	str	r3, [sp, #12]
	HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin | MAG_NCS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 800055c:	21c3      	movs	r1, #195	; 0xc3
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800055e:	9b03      	ldr	r3, [sp, #12]
	HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin | MAG_NCS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 8000560:	f001 fd56 	bl	8002010 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(USART_DE_GPIO_Port, USART_DE_Pin, GPIO_PIN_RESET);
 8000564:	2090      	movs	r0, #144	; 0x90
 8000566:	2200      	movs	r2, #0
 8000568:	2102      	movs	r1, #2
 800056a:	05c0      	lsls	r0, r0, #23
 800056c:	f001 fd50 	bl	8002010 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LED_STATUS_Pin | MAG_NCS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin;
 8000570:	22c3      	movs	r2, #195	; 0xc3
 8000572:	2301      	movs	r3, #1
 8000574:	9222      	str	r2, [sp, #136]	; 0x88
 8000576:	9323      	str	r3, [sp, #140]	; 0x8c
 8000578:	2200      	movs	r2, #0
 800057a:	2300      	movs	r3, #0
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800057c:	48cd      	ldr	r0, [pc, #820]	; (80008b4 <main+0x3ac>)
 800057e:	a922      	add	r1, sp, #136	; 0x88
	GPIO_InitStruct.Pin = LED_STATUS_Pin | MAG_NCS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin;
 8000580:	9224      	str	r2, [sp, #144]	; 0x90
 8000582:	9325      	str	r3, [sp, #148]	; 0x94
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000584:	f001 fc38 	bl	8001df8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = USART_DE_Pin;
 8000588:	2202      	movs	r2, #2
 800058a:	2301      	movs	r3, #1
	HAL_GPIO_Init(USART_DE_GPIO_Port, &GPIO_InitStruct);
 800058c:	2090      	movs	r0, #144	; 0x90
	GPIO_InitStruct.Pin = USART_DE_Pin;
 800058e:	9222      	str	r2, [sp, #136]	; 0x88
 8000590:	9323      	str	r3, [sp, #140]	; 0x8c
 8000592:	2202      	movs	r2, #2
 8000594:	2300      	movs	r3, #0
	HAL_GPIO_Init(USART_DE_GPIO_Port, &GPIO_InitStruct);
 8000596:	a922      	add	r1, sp, #136	; 0x88
 8000598:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = USART_DE_Pin;
 800059a:	9224      	str	r2, [sp, #144]	; 0x90
 800059c:	9325      	str	r3, [sp, #148]	; 0x94
	HAL_GPIO_Init(USART_DE_GPIO_Port, &GPIO_InitStruct);
 800059e:	f001 fc2b 	bl	8001df8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = OC_SEL_Pin;
 80005a2:	2280      	movs	r2, #128	; 0x80
	HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 80005a4:	2090      	movs	r0, #144	; 0x90
	GPIO_InitStruct.Pin = OC_SEL_Pin;
 80005a6:	2300      	movs	r3, #0
 80005a8:	0112      	lsls	r2, r2, #4
	HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 80005aa:	a922      	add	r1, sp, #136	; 0x88
 80005ac:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = OC_SEL_Pin;
 80005ae:	9222      	str	r2, [sp, #136]	; 0x88
 80005b0:	9323      	str	r3, [sp, #140]	; 0x8c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b2:	9524      	str	r5, [sp, #144]	; 0x90
	HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 80005b4:	f001 fc20 	bl	8001df8 <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE();
 80005b8:	6963      	ldr	r3, [r4, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80005ba:	2200      	movs	r2, #0
	__HAL_RCC_DMA1_CLK_ENABLE();
 80005bc:	4333      	orrs	r3, r6
 80005be:	6163      	str	r3, [r4, #20]
 80005c0:	6963      	ldr	r3, [r4, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80005c2:	2100      	movs	r1, #0
	__HAL_RCC_DMA1_CLK_ENABLE();
 80005c4:	4033      	ands	r3, r6
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80005c6:	2009      	movs	r0, #9
	__HAL_RCC_DMA1_CLK_ENABLE();
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	9b00      	ldr	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80005cc:	f001 fab2 	bl	8001b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005d0:	2009      	movs	r0, #9
 80005d2:	f001 fae1 	bl	8001b98 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2100      	movs	r1, #0
 80005da:	200a      	movs	r0, #10
 80005dc:	f001 faaa 	bl	8001b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80005e0:	200a      	movs	r0, #10
 80005e2:	f001 fad9 	bl	8001b98 <HAL_NVIC_EnableIRQ>
	hi2c1.Instance = I2C1;
 80005e6:	4cb4      	ldr	r4, [pc, #720]	; (80008b8 <main+0x3b0>)
 80005e8:	4bb4      	ldr	r3, [pc, #720]	; (80008bc <main+0x3b4>)
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80005ea:	0020      	movs	r0, r4
	hi2c1.Instance = I2C1;
 80005ec:	6023      	str	r3, [r4, #0]
	hi2c1.Init.Timing = 0x2000090E;
 80005ee:	4bb4      	ldr	r3, [pc, #720]	; (80008c0 <main+0x3b8>)
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005f0:	60e6      	str	r6, [r4, #12]
	hi2c1.Init.Timing = 0x2000090E;
 80005f2:	6063      	str	r3, [r4, #4]
	hi2c1.Init.OwnAddress1 = 18;
 80005f4:	2312      	movs	r3, #18
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005f6:	6125      	str	r5, [r4, #16]
	hi2c1.Init.OwnAddress1 = 18;
 80005f8:	60a3      	str	r3, [r4, #8]
	hi2c1.Init.OwnAddress2 = 0;
 80005fa:	6165      	str	r5, [r4, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005fc:	61a5      	str	r5, [r4, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005fe:	61e5      	str	r5, [r4, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000600:	6225      	str	r5, [r4, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000602:	f001 fd0b 	bl	800201c <HAL_I2C_Init>
 8000606:	2800      	cmp	r0, #0
 8000608:	d000      	beq.n	800060c <main+0x104>
 800060a:	e14f      	b.n	80008ac <main+0x3a4>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 800060c:	2100      	movs	r1, #0
 800060e:	0020      	movs	r0, r4
 8000610:	f002 f9ee 	bl	80029f0 <HAL_I2CEx_ConfigAnalogFilter>
 8000614:	2800      	cmp	r0, #0
 8000616:	d000      	beq.n	800061a <main+0x112>
 8000618:	e148      	b.n	80008ac <main+0x3a4>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800061a:	2100      	movs	r1, #0
 800061c:	0020      	movs	r0, r4
 800061e:	f002 fa0f 	bl	8002a40 <HAL_I2CEx_ConfigDigitalFilter>
 8000622:	1e05      	subs	r5, r0, #0
 8000624:	d000      	beq.n	8000628 <main+0x120>
 8000626:	e141      	b.n	80008ac <main+0x3a4>
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000628:	220c      	movs	r2, #12
 800062a:	2100      	movs	r1, #0
 800062c:	a808      	add	r0, sp, #32
 800062e:	f004 fcc3 	bl	8004fb8 <memset>
	hadc.Instance = ADC1;
 8000632:	4ca4      	ldr	r4, [pc, #656]	; (80008c4 <main+0x3bc>)
 8000634:	4ba4      	ldr	r3, [pc, #656]	; (80008c8 <main+0x3c0>)
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000636:	2704      	movs	r7, #4
	hadc.Instance = ADC1;
 8000638:	6023      	str	r3, [r4, #0]
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800063a:	23c2      	movs	r3, #194	; 0xc2
 800063c:	33ff      	adds	r3, #255	; 0xff
 800063e:	61e3      	str	r3, [r4, #28]
	hadc.Init.DMAContinuousRequests = DISABLE;
 8000640:	3b9e      	subs	r3, #158	; 0x9e
 8000642:	3bff      	subs	r3, #255	; 0xff
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8000644:	0020      	movs	r0, r4
	hadc.Init.LowPowerAutoWait = DISABLE;
 8000646:	61a5      	str	r5, [r4, #24]
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000648:	6065      	str	r5, [r4, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800064a:	60a5      	str	r5, [r4, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800064c:	60e5      	str	r5, [r4, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800064e:	6126      	str	r6, [r4, #16]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000650:	6167      	str	r7, [r4, #20]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000652:	6225      	str	r5, [r4, #32]
	hadc.Init.DMAContinuousRequests = DISABLE;
 8000654:	54e5      	strb	r5, [r4, r3]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000656:	62a6      	str	r6, [r4, #40]	; 0x28
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8000658:	f001 f818 	bl	800168c <HAL_ADC_Init>
 800065c:	2800      	cmp	r0, #0
 800065e:	d000      	beq.n	8000662 <main+0x15a>
 8000660:	e124      	b.n	80008ac <main+0x3a4>
	sConfig.Channel = ADC_CHANNEL_0;
 8000662:	2380      	movs	r3, #128	; 0x80
 8000664:	2200      	movs	r2, #0
 8000666:	015b      	lsls	r3, r3, #5
 8000668:	9208      	str	r2, [sp, #32]
 800066a:	9309      	str	r3, [sp, #36]	; 0x24
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800066c:	2307      	movs	r3, #7
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800066e:	0020      	movs	r0, r4
 8000670:	a908      	add	r1, sp, #32
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000672:	930a      	str	r3, [sp, #40]	; 0x28
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000674:	f001 f972 	bl	800195c <HAL_ADC_ConfigChannel>
 8000678:	2800      	cmp	r0, #0
 800067a:	d000      	beq.n	800067e <main+0x176>
 800067c:	e116      	b.n	80008ac <main+0x3a4>
	sConfig.Channel = ADC_CHANNEL_3;
 800067e:	2303      	movs	r3, #3
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000680:	0020      	movs	r0, r4
 8000682:	a908      	add	r1, sp, #32
	sConfig.Channel = ADC_CHANNEL_3;
 8000684:	9308      	str	r3, [sp, #32]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000686:	f001 f969 	bl	800195c <HAL_ADC_ConfigChannel>
 800068a:	2800      	cmp	r0, #0
 800068c:	d000      	beq.n	8000690 <main+0x188>
 800068e:	e10d      	b.n	80008ac <main+0x3a4>
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000690:	0020      	movs	r0, r4
 8000692:	a908      	add	r1, sp, #32
	sConfig.Channel = ADC_CHANNEL_4;
 8000694:	9708      	str	r7, [sp, #32]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000696:	f001 f961 	bl	800195c <HAL_ADC_ConfigChannel>
 800069a:	2800      	cmp	r0, #0
 800069c:	d000      	beq.n	80006a0 <main+0x198>
 800069e:	e105      	b.n	80008ac <main+0x3a4>
	sConfig.Channel = ADC_CHANNEL_9;
 80006a0:	2309      	movs	r3, #9
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006a2:	0020      	movs	r0, r4
 80006a4:	a908      	add	r1, sp, #32
	sConfig.Channel = ADC_CHANNEL_9;
 80006a6:	9308      	str	r3, [sp, #32]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006a8:	f001 f958 	bl	800195c <HAL_ADC_ConfigChannel>
 80006ac:	2800      	cmp	r0, #0
 80006ae:	d000      	beq.n	80006b2 <main+0x1aa>
 80006b0:	e0fc      	b.n	80008ac <main+0x3a4>
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80006b2:	2310      	movs	r3, #16
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006b4:	0020      	movs	r0, r4
 80006b6:	a908      	add	r1, sp, #32
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80006b8:	9308      	str	r3, [sp, #32]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006ba:	f001 f94f 	bl	800195c <HAL_ADC_ConfigChannel>
 80006be:	2800      	cmp	r0, #0
 80006c0:	d000      	beq.n	80006c4 <main+0x1bc>
 80006c2:	e0f3      	b.n	80008ac <main+0x3a4>
	sConfig.Channel = ADC_CHANNEL_VREFINT;
 80006c4:	2311      	movs	r3, #17
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006c6:	0020      	movs	r0, r4
 80006c8:	a908      	add	r1, sp, #32
	sConfig.Channel = ADC_CHANNEL_VREFINT;
 80006ca:	9308      	str	r3, [sp, #32]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006cc:	f001 f946 	bl	800195c <HAL_ADC_ConfigChannel>
 80006d0:	2800      	cmp	r0, #0
 80006d2:	d000      	beq.n	80006d6 <main+0x1ce>
 80006d4:	e0ea      	b.n	80008ac <main+0x3a4>
	hspi1.Instance = SPI1;
 80006d6:	487d      	ldr	r0, [pc, #500]	; (80008cc <main+0x3c4>)
 80006d8:	4b7d      	ldr	r3, [pc, #500]	; (80008d0 <main+0x3c8>)
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006da:	22e0      	movs	r2, #224	; 0xe0
	hspi1.Instance = SPI1;
 80006dc:	6003      	str	r3, [r0, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80006de:	2382      	movs	r3, #130	; 0x82
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006e0:	00d2      	lsls	r2, r2, #3
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80006e2:	005b      	lsls	r3, r3, #1
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80006e4:	2680      	movs	r6, #128	; 0x80
	hspi1.Init.CRCPolynomial = 7;
 80006e6:	2107      	movs	r1, #7
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80006e8:	6043      	str	r3, [r0, #4]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006ea:	60c2      	str	r2, [r0, #12]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ec:	2300      	movs	r3, #0
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80006ee:	2208      	movs	r2, #8
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80006f0:	3f02      	subs	r7, #2
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80006f2:	00b6      	lsls	r6, r6, #2
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006f4:	6083      	str	r3, [r0, #8]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80006f6:	6107      	str	r7, [r0, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006f8:	6143      	str	r3, [r0, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80006fa:	6186      	str	r6, [r0, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80006fc:	61c2      	str	r2, [r0, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006fe:	6203      	str	r3, [r0, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000700:	6243      	str	r3, [r0, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000702:	6283      	str	r3, [r0, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8000704:	62c1      	str	r1, [r0, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000706:	6303      	str	r3, [r0, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000708:	6342      	str	r2, [r0, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800070a:	f002 fed1 	bl	80034b0 <HAL_SPI_Init>
 800070e:	1e05      	subs	r5, r0, #0
 8000710:	d000      	beq.n	8000714 <main+0x20c>
 8000712:	e0cb      	b.n	80008ac <main+0x3a4>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000714:	2210      	movs	r2, #16
 8000716:	2100      	movs	r1, #0
 8000718:	a810      	add	r0, sp, #64	; 0x40
 800071a:	f004 fc4d 	bl	8004fb8 <memset>
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 800071e:	2214      	movs	r2, #20
 8000720:	2100      	movs	r1, #0
 8000722:	a814      	add	r0, sp, #80	; 0x50
 8000724:	f004 fc48 	bl	8004fb8 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000728:	2208      	movs	r2, #8
 800072a:	2100      	movs	r1, #0
 800072c:	a806      	add	r0, sp, #24
 800072e:	f004 fc43 	bl	8004fb8 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000732:	221c      	movs	r2, #28
 8000734:	2100      	movs	r1, #0
 8000736:	a81a      	add	r0, sp, #104	; 0x68
 8000738:	f004 fc3e 	bl	8004fb8 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 800073c:	2220      	movs	r2, #32
 800073e:	2100      	movs	r1, #0
 8000740:	a822      	add	r0, sp, #136	; 0x88
 8000742:	f004 fc39 	bl	8004fb8 <memset>
	htim1.Instance = TIM1;
 8000746:	4c63      	ldr	r4, [pc, #396]	; (80008d4 <main+0x3cc>)
 8000748:	4b63      	ldr	r3, [pc, #396]	; (80008d8 <main+0x3d0>)
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 800074a:	0020      	movs	r0, r4
	htim1.Instance = TIM1;
 800074c:	6023      	str	r3, [r4, #0]
	htim1.Init.Prescaler = 2;
 800074e:	6067      	str	r7, [r4, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000750:	60a5      	str	r5, [r4, #8]
	htim1.Init.Period = 512;
 8000752:	60e6      	str	r6, [r4, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000754:	6125      	str	r5, [r4, #16]
	htim1.Init.RepetitionCounter = 0;
 8000756:	6165      	str	r5, [r4, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000758:	61a5      	str	r5, [r4, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 800075a:	f003 f895 	bl	8003888 <HAL_TIM_Base_Init>
 800075e:	2800      	cmp	r0, #0
 8000760:	d000      	beq.n	8000764 <main+0x25c>
 8000762:	e0a3      	b.n	80008ac <main+0x3a4>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000764:	2380      	movs	r3, #128	; 0x80
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000766:	0020      	movs	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000768:	015b      	lsls	r3, r3, #5
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800076a:	a910      	add	r1, sp, #64	; 0x40
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800076c:	9310      	str	r3, [sp, #64]	; 0x40
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800076e:	f003 fb2d 	bl	8003dcc <HAL_TIM_ConfigClockSource>
 8000772:	2800      	cmp	r0, #0
 8000774:	d000      	beq.n	8000778 <main+0x270>
 8000776:	e099      	b.n	80008ac <main+0x3a4>
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8000778:	0020      	movs	r0, r4
 800077a:	f003 f92b 	bl	80039d4 <HAL_TIM_PWM_Init>
 800077e:	2800      	cmp	r0, #0
 8000780:	d000      	beq.n	8000784 <main+0x27c>
 8000782:	e093      	b.n	80008ac <main+0x3a4>
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8000784:	2205      	movs	r2, #5
 8000786:	2370      	movs	r3, #112	; 0x70
 8000788:	9214      	str	r2, [sp, #80]	; 0x50
 800078a:	9315      	str	r3, [sp, #84]	; 0x54
 800078c:	2280      	movs	r2, #128	; 0x80
 800078e:	2300      	movs	r3, #0
 8000790:	0212      	lsls	r2, r2, #8
	sSlaveConfig.TriggerFilter = 0;
 8000792:	9018      	str	r0, [sp, #96]	; 0x60
	if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK) {
 8000794:	a914      	add	r1, sp, #80	; 0x50
 8000796:	0020      	movs	r0, r4
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8000798:	9216      	str	r2, [sp, #88]	; 0x58
 800079a:	9317      	str	r3, [sp, #92]	; 0x5c
	if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK) {
 800079c:	f003 fbd2 	bl	8003f44 <HAL_TIM_SlaveConfigSynchro>
 80007a0:	2800      	cmp	r0, #0
 80007a2:	d000      	beq.n	80007a6 <main+0x29e>
 80007a4:	e082      	b.n	80008ac <main+0x3a4>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a6:	2600      	movs	r6, #0
 80007a8:	2700      	movs	r7, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 80007aa:	0020      	movs	r0, r4
 80007ac:	a906      	add	r1, sp, #24
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ae:	9606      	str	r6, [sp, #24]
 80007b0:	9707      	str	r7, [sp, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 80007b2:	f003 fd55 	bl	8004260 <HAL_TIMEx_MasterConfigSynchronization>
 80007b6:	2800      	cmp	r0, #0
 80007b8:	d178      	bne.n	80008ac <main+0x3a4>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ba:	2260      	movs	r2, #96	; 0x60
 80007bc:	2300      	movs	r3, #0
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007be:	9020      	str	r0, [sp, #128]	; 0x80
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007c0:	921a      	str	r2, [sp, #104]	; 0x68
 80007c2:	931b      	str	r3, [sp, #108]	; 0x6c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 80007c4:	0020      	movs	r0, r4
 80007c6:	2200      	movs	r2, #0
 80007c8:	a91a      	add	r1, sp, #104	; 0x68
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ca:	961c      	str	r6, [sp, #112]	; 0x70
 80007cc:	971d      	str	r7, [sp, #116]	; 0x74
 80007ce:	961e      	str	r6, [sp, #120]	; 0x78
 80007d0:	971f      	str	r7, [sp, #124]	; 0x7c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 80007d2:	f003 f9d9 	bl	8003b88 <HAL_TIM_PWM_ConfigChannel>
 80007d6:	2800      	cmp	r0, #0
 80007d8:	d168      	bne.n	80008ac <main+0x3a4>
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 80007da:	2204      	movs	r2, #4
 80007dc:	0020      	movs	r0, r4
 80007de:	a91a      	add	r1, sp, #104	; 0x68
 80007e0:	f003 f9d2 	bl	8003b88 <HAL_TIM_PWM_ConfigChannel>
 80007e4:	2800      	cmp	r0, #0
 80007e6:	d161      	bne.n	80008ac <main+0x3a4>
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 80007e8:	2208      	movs	r2, #8
 80007ea:	0020      	movs	r0, r4
 80007ec:	a91a      	add	r1, sp, #104	; 0x68
 80007ee:	f003 f9cb 	bl	8003b88 <HAL_TIM_PWM_ConfigChannel>
 80007f2:	2800      	cmp	r0, #0
 80007f4:	d15a      	bne.n	80008ac <main+0x3a4>
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007f6:	2200      	movs	r2, #0
 80007f8:	230a      	movs	r3, #10
 80007fa:	9224      	str	r2, [sp, #144]	; 0x90
 80007fc:	9325      	str	r3, [sp, #148]	; 0x94
 80007fe:	2380      	movs	r3, #128	; 0x80
 8000800:	2200      	movs	r2, #0
 8000802:	019b      	lsls	r3, r3, #6
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000804:	9029      	str	r0, [sp, #164]	; 0xa4
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 8000806:	a922      	add	r1, sp, #136	; 0x88
 8000808:	0020      	movs	r0, r4
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800080a:	9622      	str	r6, [sp, #136]	; 0x88
 800080c:	9723      	str	r7, [sp, #140]	; 0x8c
 800080e:	9226      	str	r2, [sp, #152]	; 0x98
 8000810:	9327      	str	r3, [sp, #156]	; 0x9c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 8000812:	f003 fd53 	bl	80042bc <HAL_TIMEx_ConfigBreakDeadTime>
 8000816:	2800      	cmp	r0, #0
 8000818:	d148      	bne.n	80008ac <main+0x3a4>
	HAL_TIM_MspPostInit(&htim1);
 800081a:	0020      	movs	r0, r4
 800081c:	f000 fcbe 	bl	800119c <HAL_TIM_MspPostInit>
	huart1.Instance = USART1;
 8000820:	482e      	ldr	r0, [pc, #184]	; (80008dc <main+0x3d4>)
 8000822:	4b2f      	ldr	r3, [pc, #188]	; (80008e0 <main+0x3d8>)
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000824:	220c      	movs	r2, #12
	huart1.Instance = USART1;
 8000826:	6003      	str	r3, [r0, #0]
	huart1.Init.BaudRate = 115200;
 8000828:	23e1      	movs	r3, #225	; 0xe1
 800082a:	025b      	lsls	r3, r3, #9
 800082c:	6043      	str	r3, [r0, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800082e:	2300      	movs	r3, #0
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000830:	6142      	str	r2, [r0, #20]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000832:	6083      	str	r3, [r0, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000834:	60c3      	str	r3, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000836:	6103      	str	r3, [r0, #16]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000838:	6183      	str	r3, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800083a:	61c3      	str	r3, [r0, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800083c:	6203      	str	r3, [r0, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800083e:	6243      	str	r3, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000840:	f004 fac6 	bl	8004dd0 <HAL_UART_Init>
 8000844:	1e05      	subs	r5, r0, #0
 8000846:	d131      	bne.n	80008ac <main+0x3a4>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000848:	2210      	movs	r2, #16
 800084a:	2100      	movs	r1, #0
 800084c:	a80c      	add	r0, sp, #48	; 0x30
 800084e:	f004 fbb3 	bl	8004fb8 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000852:	2208      	movs	r2, #8
 8000854:	2100      	movs	r1, #0
 8000856:	a804      	add	r0, sp, #16
 8000858:	f004 fbae 	bl	8004fb8 <memset>
	htim2.Instance = TIM2;
 800085c:	2380      	movs	r3, #128	; 0x80
 800085e:	4c21      	ldr	r4, [pc, #132]	; (80008e4 <main+0x3dc>)
 8000860:	05db      	lsls	r3, r3, #23
 8000862:	6023      	str	r3, [r4, #0]
	htim2.Init.Prescaler = 47;
 8000864:	232f      	movs	r3, #47	; 0x2f
 8000866:	6063      	str	r3, [r4, #4]
	htim2.Init.Period = 10000;
 8000868:	4b1f      	ldr	r3, [pc, #124]	; (80008e8 <main+0x3e0>)
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800086a:	0020      	movs	r0, r4
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800086c:	60a5      	str	r5, [r4, #8]
	htim2.Init.Period = 10000;
 800086e:	60e3      	str	r3, [r4, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000870:	6125      	str	r5, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000872:	61a5      	str	r5, [r4, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000874:	f003 f808 	bl	8003888 <HAL_TIM_Base_Init>
 8000878:	2800      	cmp	r0, #0
 800087a:	d117      	bne.n	80008ac <main+0x3a4>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800087c:	2380      	movs	r3, #128	; 0x80
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800087e:	0020      	movs	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000880:	015b      	lsls	r3, r3, #5
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000882:	a90c      	add	r1, sp, #48	; 0x30
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000884:	930c      	str	r3, [sp, #48]	; 0x30
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000886:	f003 faa1 	bl	8003dcc <HAL_TIM_ConfigClockSource>
 800088a:	2800      	cmp	r0, #0
 800088c:	d10e      	bne.n	80008ac <main+0x3a4>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800088e:	2200      	movs	r2, #0
 8000890:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8000892:	0020      	movs	r0, r4
 8000894:	a904      	add	r1, sp, #16
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000896:	9204      	str	r2, [sp, #16]
 8000898:	9305      	str	r3, [sp, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 800089a:	f003 fce1 	bl	8004260 <HAL_TIMEx_MasterConfigSynchronization>
 800089e:	2800      	cmp	r0, #0
 80008a0:	d104      	bne.n	80008ac <main+0x3a4>
	sixstep_startup();
 80008a2:	f000 f851 	bl	8000948 <sixstep_startup>
		sixstep_loop();
 80008a6:	f000 f91b 	bl	8000ae0 <sixstep_loop>
 80008aa:	e7fc      	b.n	80008a6 <main+0x39e>
		Error_Handler();
 80008ac:	f7ff fdd2 	bl	8000454 <Error_Handler>
 80008b0:	40021000 	.word	0x40021000
 80008b4:	48001400 	.word	0x48001400
 80008b8:	2000015c 	.word	0x2000015c
 80008bc:	40005400 	.word	0x40005400
 80008c0:	2000090e 	.word	0x2000090e
 80008c4:	20000094 	.word	0x20000094
 80008c8:	40012400 	.word	0x40012400
 80008cc:	200001b0 	.word	0x200001b0
 80008d0:	40013000 	.word	0x40013000
 80008d4:	20000214 	.word	0x20000214
 80008d8:	40012c00 	.word	0x40012c00
 80008dc:	200002a4 	.word	0x200002a4
 80008e0:	40013800 	.word	0x40013800
 80008e4:	2000025c 	.word	0x2000025c
 80008e8:	00002710 	.word	0x00002710

080008ec <HAL_I2C_AddrCallback>:
void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 80008ec:	b510      	push	{r4, lr}
	if (TransferDirection != 0) {
 80008ee:	2900      	cmp	r1, #0
 80008f0:	d009      	beq.n	8000906 <HAL_I2C_AddrCallback+0x1a>
		status = HAL_I2C_Slave_Seq_Transmit_IT(&hi2c1, (uint8_t*) p.i2c_TX, I2CSIZE, I2C_FIRST_AND_LAST_FRAME);
 80008f2:	2380      	movs	r3, #128	; 0x80
 80008f4:	2202      	movs	r2, #2
 80008f6:	490d      	ldr	r1, [pc, #52]	; (800092c <HAL_I2C_AddrCallback+0x40>)
 80008f8:	480d      	ldr	r0, [pc, #52]	; (8000930 <HAL_I2C_AddrCallback+0x44>)
 80008fa:	049b      	lsls	r3, r3, #18
 80008fc:	f001 fbe8 	bl	80020d0 <HAL_I2C_Slave_Seq_Transmit_IT>
	if (status != HAL_OK) {
 8000900:	2800      	cmp	r0, #0
 8000902:	d110      	bne.n	8000926 <HAL_I2C_AddrCallback+0x3a>
}
 8000904:	bd10      	pop	{r4, pc}
		status = HAL_I2C_Slave_Seq_Receive_IT(&hi2c1, (uint8_t*) p.i2c_RX, I2CSIZE, I2C_FIRST_AND_LAST_FRAME);
 8000906:	2380      	movs	r3, #128	; 0x80
 8000908:	4c0a      	ldr	r4, [pc, #40]	; (8000934 <HAL_I2C_AddrCallback+0x48>)
 800090a:	2202      	movs	r2, #2
 800090c:	049b      	lsls	r3, r3, #18
 800090e:	0021      	movs	r1, r4
 8000910:	4807      	ldr	r0, [pc, #28]	; (8000930 <HAL_I2C_AddrCallback+0x44>)
 8000912:	f001 fc57 	bl	80021c4 <HAL_I2C_Slave_Seq_Receive_IT>
		p.i2c_TX[0] = p.i2c_RX[0] + 1;
 8000916:	7822      	ldrb	r2, [r4, #0]
 8000918:	1ea3      	subs	r3, r4, #2
 800091a:	3201      	adds	r2, #1
 800091c:	701a      	strb	r2, [r3, #0]
		p.i2c_TX[1] = p.i2c_RX[1] + 1;
 800091e:	7862      	ldrb	r2, [r4, #1]
 8000920:	3201      	adds	r2, #1
 8000922:	705a      	strb	r2, [r3, #1]
 8000924:	e7ec      	b.n	8000900 <HAL_I2C_AddrCallback+0x14>
		Error_Handler();
 8000926:	f7ff fd95 	bl	8000454 <Error_Handler>
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	2000032c 	.word	0x2000032c
 8000930:	2000015c 	.word	0x2000015c
 8000934:	2000032e 	.word	0x2000032e

08000938 <HAL_I2C_ErrorCallback>:
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle) {
 8000938:	b510      	push	{r4, lr}
	if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF) {
 800093a:	f002 f857 	bl	80029ec <HAL_I2C_GetError>
 800093e:	2804      	cmp	r0, #4
 8000940:	d100      	bne.n	8000944 <HAL_I2C_ErrorCallback+0xc>
}
 8000942:	bd10      	pop	{r4, pc}
		Error_Handler();
 8000944:	f7ff fd86 	bl	8000454 <Error_Handler>

08000948 <sixstep_startup>:
uint16_t curr_V = 0;
uint16_t curr_W = 0;

uint32_t sum = 0;

void sixstep_startup() {
 8000948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800094a:	46c6      	mov	lr, r8
	//disable RS485 tranceiver driver
	HAL_GPIO_WritePin(USART_DE_GPIO_Port, USART_DE_Pin, 0);
 800094c:	2090      	movs	r0, #144	; 0x90
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3); // turn on complementary channel

	HAL_TIM_Base_Start_IT(&htim2); //100Hz timer for printing

	TIM1->CCR1 = 0;
 800094e:	2500      	movs	r5, #0
void sixstep_startup() {
 8000950:	b500      	push	{lr}
	HAL_GPIO_WritePin(USART_DE_GPIO_Port, USART_DE_Pin, 0);
 8000952:	2200      	movs	r2, #0
void sixstep_startup() {
 8000954:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(USART_DE_GPIO_Port, USART_DE_Pin, 0);
 8000956:	2102      	movs	r1, #2
 8000958:	05c0      	lsls	r0, r0, #23
 800095a:	f001 fb59 	bl	8002010 <HAL_GPIO_WritePin>
	HAL_ADC_Stop(&hadc); //stop adc before calibration
 800095e:	4c4d      	ldr	r4, [pc, #308]	; (8000a94 <sixstep_startup+0x14c>)

	HAL_Delay(1000);

	for (int i = 0; i < 10; i++) { //take some angle measurements to let the sensor settle
		HAL_GPIO_WritePin(GPIOF, MAG_NCS_Pin, 0);
		HAL_SPI_TransmitReceive(&hspi1, p.spi_TX, p.spi_RX, 2, HAL_MAX_DELAY);
 8000960:	2601      	movs	r6, #1
	HAL_ADC_Stop(&hadc); //stop adc before calibration
 8000962:	0020      	movs	r0, r4
 8000964:	f000 ff3c 	bl	80017e0 <HAL_ADC_Stop>
	HAL_Delay(1);
 8000968:	2001      	movs	r0, #1
 800096a:	f000 fdad 	bl	80014c8 <HAL_Delay>
	HAL_ADCEx_Calibration_Start(&hadc); //seems like this uses VREFINT_CAL
 800096e:	0020      	movs	r0, r4
 8000970:	f001 f886 	bl	8001a80 <HAL_ADCEx_Calibration_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000974:	4c48      	ldr	r4, [pc, #288]	; (8000a98 <sixstep_startup+0x150>)
 8000976:	2100      	movs	r1, #0
 8000978:	0020      	movs	r0, r4
 800097a:	f003 f8a3 	bl	8003ac4 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1); // turn on complementary channel
 800097e:	2100      	movs	r1, #0
 8000980:	0020      	movs	r0, r4
 8000982:	f003 fc25 	bl	80041d0 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000986:	2104      	movs	r1, #4
 8000988:	0020      	movs	r0, r4
 800098a:	f003 f89b 	bl	8003ac4 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2); // turn on complementary channel
 800098e:	2104      	movs	r1, #4
 8000990:	0020      	movs	r0, r4
 8000992:	f003 fc1d 	bl	80041d0 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000996:	2108      	movs	r1, #8
 8000998:	0020      	movs	r0, r4
 800099a:	f003 f893 	bl	8003ac4 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3); // turn on complementary channel
 800099e:	2108      	movs	r1, #8
 80009a0:	0020      	movs	r0, r4
	TIM1->CCR1 = 0;
 80009a2:	4c3e      	ldr	r4, [pc, #248]	; (8000a9c <sixstep_startup+0x154>)
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3); // turn on complementary channel
 80009a4:	f003 fc14 	bl	80041d0 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_Base_Start_IT(&htim2); //100Hz timer for printing
 80009a8:	483d      	ldr	r0, [pc, #244]	; (8000aa0 <sixstep_startup+0x158>)
 80009aa:	f002 ffe5 	bl	8003978 <HAL_TIM_Base_Start_IT>
	TIM1->CCR1 = 0;
 80009ae:	6365      	str	r5, [r4, #52]	; 0x34
	LED_red;
 80009b0:	2201      	movs	r2, #1
	TIM1->CCR2 = 0;
 80009b2:	63a5      	str	r5, [r4, #56]	; 0x38
	LED_red;
 80009b4:	2101      	movs	r1, #1
	TIM1->CCR3 = 0;
 80009b6:	63e5      	str	r5, [r4, #60]	; 0x3c
	LED_red;
 80009b8:	483a      	ldr	r0, [pc, #232]	; (8000aa4 <sixstep_startup+0x15c>)
 80009ba:	f001 fb29 	bl	8002010 <HAL_GPIO_WritePin>
	HAL_Delay(2000);
 80009be:	20fa      	movs	r0, #250	; 0xfa
 80009c0:	00c0      	lsls	r0, r0, #3
 80009c2:	f000 fd81 	bl	80014c8 <HAL_Delay>
	LED_green;
 80009c6:	2200      	movs	r2, #0
 80009c8:	2101      	movs	r1, #1
 80009ca:	4836      	ldr	r0, [pc, #216]	; (8000aa4 <sixstep_startup+0x15c>)
 80009cc:	f001 fb20 	bl	8002010 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80009d0:	2064      	movs	r0, #100	; 0x64
 80009d2:	f000 fd79 	bl	80014c8 <HAL_Delay>
	HAL_I2C_EnableListen_IT(&hi2c1);
 80009d6:	4834      	ldr	r0, [pc, #208]	; (8000aa8 <sixstep_startup+0x160>)
 80009d8:	f001 fc70 	bl	80022bc <HAL_I2C_EnableListen_IT>
	HAL_GPIO_WritePin(GPIOF, OC_TH_STBY1_Pin, GPIO_PIN_SET);
 80009dc:	2201      	movs	r2, #1
 80009de:	2180      	movs	r1, #128	; 0x80
 80009e0:	4830      	ldr	r0, [pc, #192]	; (8000aa4 <sixstep_startup+0x15c>)
 80009e2:	f001 fb15 	bl	8002010 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, OC_TH_STBY2_Pin, GPIO_PIN_SET);
 80009e6:	2201      	movs	r2, #1
 80009e8:	2140      	movs	r1, #64	; 0x40
 80009ea:	482e      	ldr	r0, [pc, #184]	; (8000aa4 <sixstep_startup+0x15c>)
 80009ec:	f001 fb10 	bl	8002010 <HAL_GPIO_WritePin>
	TIM1->CCR1 = 20;
 80009f0:	2314      	movs	r3, #20
	HAL_Delay(1000);
 80009f2:	20fa      	movs	r0, #250	; 0xfa
	TIM1->CCR1 = 20;
 80009f4:	6363      	str	r3, [r4, #52]	; 0x34
	HAL_Delay(1000);
 80009f6:	0080      	lsls	r0, r0, #2
	TIM1->CCR2 = 0;
 80009f8:	63a5      	str	r5, [r4, #56]	; 0x38
	TIM1->CCR3 = 0;
 80009fa:	63e5      	str	r5, [r4, #60]	; 0x3c
	HAL_Delay(1000);
 80009fc:	f000 fd64 	bl	80014c8 <HAL_Delay>
 8000a00:	4b2a      	ldr	r3, [pc, #168]	; (8000aac <sixstep_startup+0x164>)
 8000a02:	240a      	movs	r4, #10
 8000a04:	4698      	mov	r8, r3
 8000a06:	4d2a      	ldr	r5, [pc, #168]	; (8000ab0 <sixstep_startup+0x168>)
		HAL_SPI_TransmitReceive(&hspi1, p.spi_TX, p.spi_RX, 2, HAL_MAX_DELAY);
 8000a08:	4276      	negs	r6, r6
 8000a0a:	1eaf      	subs	r7, r5, #2
		HAL_GPIO_WritePin(GPIOF, MAG_NCS_Pin, 0);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2102      	movs	r1, #2
 8000a10:	4824      	ldr	r0, [pc, #144]	; (8000aa4 <sixstep_startup+0x15c>)
 8000a12:	f001 fafd 	bl	8002010 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&hspi1, p.spi_TX, p.spi_RX, 2, HAL_MAX_DELAY);
 8000a16:	2302      	movs	r3, #2
 8000a18:	002a      	movs	r2, r5
 8000a1a:	0039      	movs	r1, r7
 8000a1c:	4640      	mov	r0, r8
 8000a1e:	9600      	str	r6, [sp, #0]
 8000a20:	f002 fde6 	bl	80035f0 <HAL_SPI_TransmitReceive>
	for (int i = 0; i < 10; i++) { //take some angle measurements to let the sensor settle
 8000a24:	3c01      	subs	r4, #1
		HAL_GPIO_WritePin(GPIOF, MAG_NCS_Pin, 1);
 8000a26:	2201      	movs	r2, #1
 8000a28:	2102      	movs	r1, #2
 8000a2a:	481e      	ldr	r0, [pc, #120]	; (8000aa4 <sixstep_startup+0x15c>)
 8000a2c:	f001 faf0 	bl	8002010 <HAL_GPIO_WritePin>
	for (int i = 0; i < 10; i++) { //take some angle measurements to let the sensor settle
 8000a30:	2c00      	cmp	r4, #0
 8000a32:	d1eb      	bne.n	8000a0c <sixstep_startup+0xc4>
	}
	// 780.19 angle counts per 1/6th of an electrical cycle
	// 4681.14 angle counts per electrical cycle
	// 90 out of phase would be 1/4th of an electrical cycle, so 1170.285 angle counts
	m_angle = (uint32_t) ((p.spi_RX[0] << 8) + p.spi_RX[1] + 16384); // 0 to 32,767
 8000a34:	2280      	movs	r2, #128	; 0x80
 8000a36:	01d2      	lsls	r2, r2, #7
 8000a38:	4694      	mov	ip, r2
 8000a3a:	782b      	ldrb	r3, [r5, #0]
 8000a3c:	786d      	ldrb	r5, [r5, #1]
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	195b      	adds	r3, r3, r5
	m_angle = m_angle * 36000 / 32768; //0 - 36000 (hundreths of degrees)
 8000a42:	4d1c      	ldr	r5, [pc, #112]	; (8000ab4 <sixstep_startup+0x16c>)
	m_angle = (uint32_t) ((p.spi_RX[0] << 8) + p.spi_RX[1] + 16384); // 0 to 32,767
 8000a44:	4463      	add	r3, ip
	m_angle = m_angle * 36000 / 32768; //0 - 36000 (hundreths of degrees)
 8000a46:	435d      	muls	r5, r3
 8000a48:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <sixstep_startup+0x170>)
 8000a4a:	0bed      	lsrs	r5, r5, #15
 8000a4c:	601d      	str	r5, [r3, #0]
	e_offset = (m_angle / 100 * PPAIRS) % 360;
 8000a4e:	2164      	movs	r1, #100	; 0x64
 8000a50:	0028      	movs	r0, r5
 8000a52:	f7ff fb63 	bl	800011c <__udivsi3>
 8000a56:	21b4      	movs	r1, #180	; 0xb4
 8000a58:	00c3      	lsls	r3, r0, #3
 8000a5a:	1a18      	subs	r0, r3, r0
 8000a5c:	0049      	lsls	r1, r1, #1
 8000a5e:	f7ff fbe3 	bl	8000228 <__aeabi_uidivmod>
	e_angle = 0;

	step = 0;
 8000a62:	2200      	movs	r2, #0
	e_offset = (m_angle / 100 * PPAIRS) % 360;
 8000a64:	4b15      	ldr	r3, [pc, #84]	; (8000abc <sixstep_startup+0x174>)
 8000a66:	8019      	strh	r1, [r3, #0]
	e_angle = 0;
 8000a68:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <sixstep_startup+0x178>)
 8000a6a:	801c      	strh	r4, [r3, #0]
	step = 0;
 8000a6c:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <sixstep_startup+0x17c>)
 8000a6e:	701a      	strb	r2, [r3, #0]
	mag = 20;
 8000a70:	2214      	movs	r2, #20
 8000a72:	4b15      	ldr	r3, [pc, #84]	; (8000ac8 <sixstep_startup+0x180>)
 8000a74:	801a      	strh	r2, [r3, #0]

	m_angle_prev = m_angle;
 8000a76:	4b15      	ldr	r3, [pc, #84]	; (8000acc <sixstep_startup+0x184>)
 8000a78:	601d      	str	r5, [r3, #0]
	revs = 0;
 8000a7a:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <sixstep_startup+0x188>)
 8000a7c:	601c      	str	r4, [r3, #0]
	cont_angle = 0;
 8000a7e:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <sixstep_startup+0x18c>)
 8000a80:	601c      	str	r4, [r3, #0]
	cont_angle_prev = 0;
 8000a82:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <sixstep_startup+0x190>)
 8000a84:	601c      	str	r4, [r3, #0]
	rpm = 0;
 8000a86:	4b15      	ldr	r3, [pc, #84]	; (8000adc <sixstep_startup+0x194>)
 8000a88:	601c      	str	r4, [r3, #0]
}
 8000a8a:	b002      	add	sp, #8
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	46b8      	mov	r8, r7
 8000a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	20000094 	.word	0x20000094
 8000a98:	20000214 	.word	0x20000214
 8000a9c:	40012c00 	.word	0x40012c00
 8000aa0:	2000025c 	.word	0x2000025c
 8000aa4:	48001400 	.word	0x48001400
 8000aa8:	2000015c 	.word	0x2000015c
 8000aac:	200001b0 	.word	0x200001b0
 8000ab0:	20000408 	.word	0x20000408
 8000ab4:	00008ca0 	.word	0x00008ca0
 8000ab8:	200008d8 	.word	0x200008d8
 8000abc:	200008d6 	.word	0x200008d6
 8000ac0:	200008d4 	.word	0x200008d4
 8000ac4:	200008ec 	.word	0x200008ec
 8000ac8:	200008e0 	.word	0x200008e0
 8000acc:	200008dc 	.word	0x200008dc
 8000ad0:	200008e4 	.word	0x200008e4
 8000ad4:	200008cc 	.word	0x200008cc
 8000ad8:	200008d0 	.word	0x200008d0
 8000adc:	200008e8 	.word	0x200008e8

08000ae0 <sixstep_loop>:

void sixstep_loop() {
 8000ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ae2:	46d6      	mov	lr, sl
 8000ae4:	464f      	mov	r7, r9
 8000ae6:	4646      	mov	r6, r8
 8000ae8:	b5c0      	push	{r6, r7, lr}
	//read MA702 magnetic angle
	HAL_GPIO_WritePin(GPIOF, MAG_NCS_Pin, 0);
 8000aea:	2200      	movs	r2, #0
void sixstep_loop() {
 8000aec:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(GPIOF, MAG_NCS_Pin, 0);
 8000aee:	2102      	movs	r1, #2
 8000af0:	48ce      	ldr	r0, [pc, #824]	; (8000e2c <sixstep_loop+0x34c>)
 8000af2:	f001 fa8d 	bl	8002010 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, p.spi_TX, p.spi_RX, 2, HAL_MAX_DELAY);
 8000af6:	2301      	movs	r3, #1
 8000af8:	4dcd      	ldr	r5, [pc, #820]	; (8000e30 <sixstep_loop+0x350>)
 8000afa:	425b      	negs	r3, r3
 8000afc:	002a      	movs	r2, r5
 8000afe:	1ea9      	subs	r1, r5, #2
 8000b00:	9300      	str	r3, [sp, #0]
 8000b02:	48cc      	ldr	r0, [pc, #816]	; (8000e34 <sixstep_loop+0x354>)
 8000b04:	3303      	adds	r3, #3
 8000b06:	f002 fd73 	bl	80035f0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, MAG_NCS_Pin, 1);
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	2102      	movs	r1, #2
 8000b0e:	48c7      	ldr	r0, [pc, #796]	; (8000e2c <sixstep_loop+0x34c>)
 8000b10:	f001 fa7e 	bl	8002010 <HAL_GPIO_WritePin>
	m_angle = (uint32_t) ((p.spi_RX[0] << 8) + p.spi_RX[1] + 16384); // 0 to 32,767
 8000b14:	782c      	ldrb	r4, [r5, #0]
 8000b16:	786b      	ldrb	r3, [r5, #1]
 8000b18:	0224      	lsls	r4, r4, #8
 8000b1a:	18e4      	adds	r4, r4, r3
 8000b1c:	2380      	movs	r3, #128	; 0x80
 8000b1e:	01db      	lsls	r3, r3, #7
 8000b20:	469c      	mov	ip, r3
	m_angle = (m_angle * 36000 / 32768); //0 - 36000 (hundreths of degrees)
 8000b22:	4dc5      	ldr	r5, [pc, #788]	; (8000e38 <sixstep_loop+0x358>)
	m_angle = (uint32_t) ((p.spi_RX[0] << 8) + p.spi_RX[1] + 16384); // 0 to 32,767
 8000b24:	4464      	add	r4, ip
	m_angle = (m_angle * 36000 / 32768); //0 - 36000 (hundreths of degrees)
 8000b26:	436c      	muls	r4, r5
	e_angle = ((m_angle / 100 * PPAIRS) - e_offset) % 360;
 8000b28:	4bc4      	ldr	r3, [pc, #784]	; (8000e3c <sixstep_loop+0x35c>)
	m_angle = (m_angle * 36000 / 32768); //0 - 36000 (hundreths of degrees)
 8000b2a:	0be4      	lsrs	r4, r4, #15
	e_angle = ((m_angle / 100 * PPAIRS) - e_offset) % 360;
 8000b2c:	2164      	movs	r1, #100	; 0x64
 8000b2e:	0020      	movs	r0, r4
 8000b30:	4698      	mov	r8, r3
 8000b32:	f7ff faf3 	bl	800011c <__udivsi3>
 8000b36:	21b4      	movs	r1, #180	; 0xb4
 8000b38:	00c3      	lsls	r3, r0, #3
 8000b3a:	1a18      	subs	r0, r3, r0
 8000b3c:	4bc0      	ldr	r3, [pc, #768]	; (8000e40 <sixstep_loop+0x360>)
 8000b3e:	0049      	lsls	r1, r1, #1
 8000b40:	881b      	ldrh	r3, [r3, #0]
 8000b42:	1ac0      	subs	r0, r0, r3
 8000b44:	f7ff fb70 	bl	8000228 <__aeabi_uidivmod>
 8000b48:	4643      	mov	r3, r8

	m_angle %= 36000;
 8000b4a:	0020      	movs	r0, r4
	e_angle = ((m_angle / 100 * PPAIRS) - e_offset) % 360;
 8000b4c:	8019      	strh	r1, [r3, #0]
	m_angle %= 36000;
 8000b4e:	0029      	movs	r1, r5
 8000b50:	f7ff fb6a 	bl	8000228 <__aeabi_uidivmod>
 8000b54:	4bbb      	ldr	r3, [pc, #748]	; (8000e44 <sixstep_loop+0x364>)

	if (m_angle_prev < 9000 && m_angle > 27000) {
 8000b56:	4dbc      	ldr	r5, [pc, #752]	; (8000e48 <sixstep_loop+0x368>)
	m_angle %= 36000;
 8000b58:	4699      	mov	r9, r3
 8000b5a:	6019      	str	r1, [r3, #0]
	if (m_angle_prev < 9000 && m_angle > 27000) {
 8000b5c:	682a      	ldr	r2, [r5, #0]
 8000b5e:	4bbb      	ldr	r3, [pc, #748]	; (8000e4c <sixstep_loop+0x36c>)
	m_angle %= 36000;
 8000b60:	000c      	movs	r4, r1
	if (m_angle_prev < 9000 && m_angle > 27000) {
 8000b62:	429a      	cmp	r2, r3
 8000b64:	d900      	bls.n	8000b68 <sixstep_loop+0x88>
 8000b66:	e0a4      	b.n	8000cb2 <sixstep_loop+0x1d2>
 8000b68:	4bb9      	ldr	r3, [pc, #740]	; (8000e50 <sixstep_loop+0x370>)
 8000b6a:	4299      	cmp	r1, r3
 8000b6c:	d900      	bls.n	8000b70 <sixstep_loop+0x90>
 8000b6e:	e0ae      	b.n	8000cce <sixstep_loop+0x1ee>
		revs -= 36000;
	} else if (m_angle < 9000 && m_angle_prev > 27000) {
		revs += 36000;
	}
	cont_angle = (99 * cont_angle + 1 * (m_angle + revs)) / 100;
 8000b70:	4bb8      	ldr	r3, [pc, #736]	; (8000e54 <sixstep_loop+0x374>)
 8000b72:	6819      	ldr	r1, [r3, #0]
 8000b74:	4fb8      	ldr	r7, [pc, #736]	; (8000e58 <sixstep_loop+0x378>)
 8000b76:	683a      	ldr	r2, [r7, #0]
 8000b78:	0053      	lsls	r3, r2, #1
 8000b7a:	189b      	adds	r3, r3, r2
 8000b7c:	0158      	lsls	r0, r3, #5
 8000b7e:	1818      	adds	r0, r3, r0
 8000b80:	1900      	adds	r0, r0, r4
 8000b82:	1840      	adds	r0, r0, r1
 8000b84:	2164      	movs	r1, #100	; 0x64
 8000b86:	f7ff fac9 	bl	800011c <__udivsi3>

	int cmd = p.i2c_RX[0];
 8000b8a:	4eb4      	ldr	r6, [pc, #720]	; (8000e5c <sixstep_loop+0x37c>)
	cont_angle = (99 * cont_angle + 1 * (m_angle + revs)) / 100;
 8000b8c:	6038      	str	r0, [r7, #0]
	int cmd = p.i2c_RX[0];
 8000b8e:	78b3      	ldrb	r3, [r6, #2]
 8000b90:	469a      	mov	sl, r3
	if (cmd == 0) {
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d000      	beq.n	8000b98 <sixstep_loop+0xb8>
 8000b96:	e081      	b.n	8000c9c <sixstep_loop+0x1bc>
		mag = 0;
 8000b98:	4652      	mov	r2, sl
 8000b9a:	4bb1      	ldr	r3, [pc, #708]	; (8000e60 <sixstep_loop+0x380>)
 8000b9c:	801a      	strh	r2, [r3, #0]
		step = ((e_angle + 120) % 360) / 60;
	}

	m_angle_prev = m_angle;

	if (step == 0) {
 8000b9e:	4bb1      	ldr	r3, [pc, #708]	; (8000e64 <sixstep_loop+0x384>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	4698      	mov	r8, r3
 8000ba4:	4643      	mov	r3, r8
	m_angle_prev = m_angle;
 8000ba6:	602c      	str	r4, [r5, #0]
	if (step == 0) {
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d000      	beq.n	8000bae <sixstep_loop+0xce>
 8000bac:	e06c      	b.n	8000c88 <sixstep_loop+0x1a8>
		TIM1->CCR1 = mag;
 8000bae:	4bac      	ldr	r3, [pc, #688]	; (8000e60 <sixstep_loop+0x380>)
 8000bb0:	881a      	ldrh	r2, [r3, #0]
 8000bb2:	4bad      	ldr	r3, [pc, #692]	; (8000e68 <sixstep_loop+0x388>)
 8000bb4:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8000bb6:	4642      	mov	r2, r8
 8000bb8:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8000bba:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR2 = 0;
		TIM1->CCR3 = mag;
	}

	//read all ADCs
	HAL_ADC_Start_DMA(&hadc, (uint32_t*) p.adc_vals, NBR_ADC);  // start the adc in dma mode
 8000bbc:	4bab      	ldr	r3, [pc, #684]	; (8000e6c <sixstep_loop+0x38c>)
 8000bbe:	2206      	movs	r2, #6
 8000bc0:	0019      	movs	r1, r3
 8000bc2:	48ab      	ldr	r0, [pc, #684]	; (8000e70 <sixstep_loop+0x390>)
 8000bc4:	4698      	mov	r8, r3
 8000bc6:	f000 fe2b 	bl	8001820 <HAL_ADC_Start_DMA>


	adc_U_buf[adc_buf_index] = p.adc_vals[3] - adc_U_offset;
 8000bca:	4baa      	ldr	r3, [pc, #680]	; (8000e74 <sixstep_loop+0x394>)
 8000bcc:	4640      	mov	r0, r8
 8000bce:	781a      	ldrb	r2, [r3, #0]
 8000bd0:	469c      	mov	ip, r3
 8000bd2:	4ba9      	ldr	r3, [pc, #676]	; (8000e78 <sixstep_loop+0x398>)
 8000bd4:	4ca9      	ldr	r4, [pc, #676]	; (8000e7c <sixstep_loop+0x39c>)
 8000bd6:	4699      	mov	r9, r3
 8000bd8:	2300      	movs	r3, #0
 8000bda:	5ee4      	ldrsh	r4, [r4, r3]
 8000bdc:	464b      	mov	r3, r9
 8000bde:	88c0      	ldrh	r0, [r0, #6]
 8000be0:	0091      	lsls	r1, r2, #2
 8000be2:	1b00      	subs	r0, r0, r4
 8000be4:	50c8      	str	r0, [r1, r3]
	adc_V_buf[adc_buf_index] = p.adc_vals[0] - adc_V_offset;
 8000be6:	4640      	mov	r0, r8
 8000be8:	4ca5      	ldr	r4, [pc, #660]	; (8000e80 <sixstep_loop+0x3a0>)
 8000bea:	8800      	ldrh	r0, [r0, #0]
 8000bec:	2300      	movs	r3, #0
 8000bee:	5ee4      	ldrsh	r4, [r4, r3]
 8000bf0:	4da4      	ldr	r5, [pc, #656]	; (8000e84 <sixstep_loop+0x3a4>)
 8000bf2:	1b00      	subs	r0, r0, r4
 8000bf4:	5148      	str	r0, [r1, r5]
	adc_W_buf[adc_buf_index] = p.adc_vals[1] - adc_W_offset;
 8000bf6:	4640      	mov	r0, r8
 8000bf8:	8843      	ldrh	r3, [r0, #2]
 8000bfa:	4ca3      	ldr	r4, [pc, #652]	; (8000e88 <sixstep_loop+0x3a8>)
 8000bfc:	469a      	mov	sl, r3
 8000bfe:	4ba3      	ldr	r3, [pc, #652]	; (8000e8c <sixstep_loop+0x3ac>)

	adc_buf_index++;
 8000c00:	3201      	adds	r2, #1
	adc_W_buf[adc_buf_index] = p.adc_vals[1] - adc_W_offset;
 8000c02:	2000      	movs	r0, #0
 8000c04:	5e1b      	ldrsh	r3, [r3, r0]
 8000c06:	4650      	mov	r0, sl
	adc_buf_index++;
 8000c08:	b2d2      	uxtb	r2, r2
	adc_W_buf[adc_buf_index] = p.adc_vals[1] - adc_W_offset;
 8000c0a:	1ac0      	subs	r0, r0, r3
 8000c0c:	5108      	str	r0, [r1, r4]
	if (adc_buf_index >= curr_avg_window) {
 8000c0e:	2a63      	cmp	r2, #99	; 0x63
 8000c10:	d900      	bls.n	8000c14 <sixstep_loop+0x134>
		adc_buf_index = 0;
 8000c12:	2200      	movs	r2, #0
 8000c14:	4663      	mov	r3, ip
 8000c16:	4649      	mov	r1, r9
 8000c18:	701a      	strb	r2, [r3, #0]
void sixstep_loop() {
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	464b      	mov	r3, r9
 8000c1e:	3191      	adds	r1, #145	; 0x91
 8000c20:	31ff      	adds	r1, #255	; 0xff
	}

	sum = 0;
	for (int i = 0; i < curr_avg_window; i++) sum += adc_U_buf[i];
 8000c22:	cb04      	ldmia	r3!, {r2}
 8000c24:	1880      	adds	r0, r0, r2
 8000c26:	4299      	cmp	r1, r3
 8000c28:	d1fb      	bne.n	8000c22 <sixstep_loop+0x142>
	adc_U = (uint16_t)(sum/curr_avg_window);
 8000c2a:	2164      	movs	r1, #100	; 0x64
 8000c2c:	f7ff fa76 	bl	800011c <__udivsi3>
 8000c30:	0029      	movs	r1, r5
 8000c32:	4b97      	ldr	r3, [pc, #604]	; (8000e90 <sixstep_loop+0x3b0>)
 8000c34:	4680      	mov	r8, r0
 8000c36:	8018      	strh	r0, [r3, #0]
 8000c38:	2000      	movs	r0, #0
 8000c3a:	3191      	adds	r1, #145	; 0x91
 8000c3c:	31ff      	adds	r1, #255	; 0xff
	sum = 0;
	for (int i = 0; i < curr_avg_window; i++) sum += adc_V_buf[i];
 8000c3e:	cd04      	ldmia	r5!, {r2}
 8000c40:	1880      	adds	r0, r0, r2
 8000c42:	42a9      	cmp	r1, r5
 8000c44:	d1fb      	bne.n	8000c3e <sixstep_loop+0x15e>
	adc_V = (uint16_t)(sum/curr_avg_window);
 8000c46:	2164      	movs	r1, #100	; 0x64
 8000c48:	f7ff fa68 	bl	800011c <__udivsi3>
 8000c4c:	0021      	movs	r1, r4
 8000c4e:	4b91      	ldr	r3, [pc, #580]	; (8000e94 <sixstep_loop+0x3b4>)
 8000c50:	0005      	movs	r5, r0
 8000c52:	8018      	strh	r0, [r3, #0]
 8000c54:	2000      	movs	r0, #0
 8000c56:	3191      	adds	r1, #145	; 0x91
 8000c58:	31ff      	adds	r1, #255	; 0xff
	sum = 0;
	for (int i = 0; i < curr_avg_window; i++) sum += adc_W_buf[i];
 8000c5a:	cc04      	ldmia	r4!, {r2}
 8000c5c:	1880      	adds	r0, r0, r2
 8000c5e:	42a1      	cmp	r1, r4
 8000c60:	d1fb      	bne.n	8000c5a <sixstep_loop+0x17a>
 8000c62:	4b8d      	ldr	r3, [pc, #564]	; (8000e98 <sixstep_loop+0x3b8>)
	adc_W = (uint16_t)(sum/curr_avg_window);
 8000c64:	2164      	movs	r1, #100	; 0x64
 8000c66:	6018      	str	r0, [r3, #0]
 8000c68:	f7ff fa58 	bl	800011c <__udivsi3>
 8000c6c:	4b8b      	ldr	r3, [pc, #556]	; (8000e9c <sixstep_loop+0x3bc>)
 8000c6e:	0004      	movs	r4, r0
 8000c70:	8018      	strh	r0, [r3, #0]
//	adc_V_filt = (100 * p.adc_vals[0] + 9900 * adc_V_filt) / 10000;
//	adc_W_filt = (100 * p.adc_vals[1] + 9900 * adc_W_filt) / 10000;



	if (p.print_flag) {
 8000c72:	23de      	movs	r3, #222	; 0xde
 8000c74:	4699      	mov	r9, r3
 8000c76:	5cf3      	ldrb	r3, [r6, r3]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d158      	bne.n	8000d2e <sixstep_loop+0x24e>
		if (p.i2c_complete_flag == 1) {
			HAL_I2C_EnableListen_IT(&hi2c1);
			p.i2c_complete_flag = 0;
		}
	}
}
 8000c7c:	b002      	add	sp, #8
 8000c7e:	bce0      	pop	{r5, r6, r7}
 8000c80:	46ba      	mov	sl, r7
 8000c82:	46b1      	mov	r9, r6
 8000c84:	46a8      	mov	r8, r5
 8000c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (step == 1) {
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d127      	bne.n	8000cdc <sixstep_loop+0x1fc>
		TIM1->CCR1 = mag;
 8000c8c:	4b74      	ldr	r3, [pc, #464]	; (8000e60 <sixstep_loop+0x380>)
 8000c8e:	881a      	ldrh	r2, [r3, #0]
 8000c90:	4b75      	ldr	r3, [pc, #468]	; (8000e68 <sixstep_loop+0x388>)
 8000c92:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = mag;
 8000c94:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8000c96:	2200      	movs	r2, #0
 8000c98:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c9a:	e78f      	b.n	8000bbc <sixstep_loop+0xdc>
	} else if (cmd >= 1 && cmd <= 8) {
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	2b07      	cmp	r3, #7
 8000ca0:	d975      	bls.n	8000d8e <sixstep_loop+0x2ae>
	} else if (cmd == 9) {
 8000ca2:	4653      	mov	r3, sl
 8000ca4:	2b09      	cmp	r3, #9
 8000ca6:	d100      	bne.n	8000caa <sixstep_loop+0x1ca>
 8000ca8:	e0a3      	b.n	8000df2 <sixstep_loop+0x312>
	if (step == 0) {
 8000caa:	4b6e      	ldr	r3, [pc, #440]	; (8000e64 <sixstep_loop+0x384>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	4698      	mov	r8, r3
 8000cb0:	e778      	b.n	8000ba4 <sixstep_loop+0xc4>
	} else if (m_angle < 9000 && m_angle_prev > 27000) {
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	d900      	bls.n	8000cb8 <sixstep_loop+0x1d8>
 8000cb6:	e75b      	b.n	8000b70 <sixstep_loop+0x90>
 8000cb8:	4b65      	ldr	r3, [pc, #404]	; (8000e50 <sixstep_loop+0x370>)
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d800      	bhi.n	8000cc0 <sixstep_loop+0x1e0>
 8000cbe:	e757      	b.n	8000b70 <sixstep_loop+0x90>
		revs += 36000;
 8000cc0:	4a5d      	ldr	r2, [pc, #372]	; (8000e38 <sixstep_loop+0x358>)
 8000cc2:	4b64      	ldr	r3, [pc, #400]	; (8000e54 <sixstep_loop+0x374>)
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	6819      	ldr	r1, [r3, #0]
 8000cc8:	4461      	add	r1, ip
 8000cca:	6019      	str	r1, [r3, #0]
 8000ccc:	e752      	b.n	8000b74 <sixstep_loop+0x94>
		revs -= 36000;
 8000cce:	4a74      	ldr	r2, [pc, #464]	; (8000ea0 <sixstep_loop+0x3c0>)
 8000cd0:	4b60      	ldr	r3, [pc, #384]	; (8000e54 <sixstep_loop+0x374>)
 8000cd2:	4694      	mov	ip, r2
 8000cd4:	6819      	ldr	r1, [r3, #0]
 8000cd6:	4461      	add	r1, ip
 8000cd8:	6019      	str	r1, [r3, #0]
 8000cda:	e74b      	b.n	8000b74 <sixstep_loop+0x94>
	if (step == 2) {
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d107      	bne.n	8000cf0 <sixstep_loop+0x210>
		TIM1->CCR1 = 0;
 8000ce0:	2200      	movs	r2, #0
		TIM1->CCR2 = mag;
 8000ce2:	495f      	ldr	r1, [pc, #380]	; (8000e60 <sixstep_loop+0x380>)
		TIM1->CCR1 = 0;
 8000ce4:	4b60      	ldr	r3, [pc, #384]	; (8000e68 <sixstep_loop+0x388>)
		TIM1->CCR2 = mag;
 8000ce6:	8809      	ldrh	r1, [r1, #0]
		TIM1->CCR1 = 0;
 8000ce8:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = mag;
 8000cea:	6399      	str	r1, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8000cec:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cee:	e765      	b.n	8000bbc <sixstep_loop+0xdc>
	if (step == 3) {
 8000cf0:	2b03      	cmp	r3, #3
 8000cf2:	d107      	bne.n	8000d04 <sixstep_loop+0x224>
		TIM1->CCR1 = 0;
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	4b5c      	ldr	r3, [pc, #368]	; (8000e68 <sixstep_loop+0x388>)
 8000cf8:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = mag;
 8000cfa:	4a59      	ldr	r2, [pc, #356]	; (8000e60 <sixstep_loop+0x380>)
 8000cfc:	8812      	ldrh	r2, [r2, #0]
 8000cfe:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = mag;
 8000d00:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d02:	e75b      	b.n	8000bbc <sixstep_loop+0xdc>
	if (step == 4) {
 8000d04:	2b04      	cmp	r3, #4
 8000d06:	d107      	bne.n	8000d18 <sixstep_loop+0x238>
		TIM1->CCR1 = 0;
 8000d08:	2200      	movs	r2, #0
 8000d0a:	4b57      	ldr	r3, [pc, #348]	; (8000e68 <sixstep_loop+0x388>)
 8000d0c:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8000d0e:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = mag;
 8000d10:	4a53      	ldr	r2, [pc, #332]	; (8000e60 <sixstep_loop+0x380>)
 8000d12:	8812      	ldrh	r2, [r2, #0]
 8000d14:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d16:	e751      	b.n	8000bbc <sixstep_loop+0xdc>
	if (step == 5) {
 8000d18:	2b05      	cmp	r3, #5
 8000d1a:	d000      	beq.n	8000d1e <sixstep_loop+0x23e>
 8000d1c:	e74e      	b.n	8000bbc <sixstep_loop+0xdc>
		TIM1->CCR2 = 0;
 8000d1e:	2100      	movs	r1, #0
		TIM1->CCR1 = mag;
 8000d20:	4b4f      	ldr	r3, [pc, #316]	; (8000e60 <sixstep_loop+0x380>)
 8000d22:	881a      	ldrh	r2, [r3, #0]
 8000d24:	4b50      	ldr	r3, [pc, #320]	; (8000e68 <sixstep_loop+0x388>)
 8000d26:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8000d28:	6399      	str	r1, [r3, #56]	; 0x38
		TIM1->CCR3 = mag;
 8000d2a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d2c:	e746      	b.n	8000bbc <sixstep_loop+0xdc>
		rpm = (cont_angle - cont_angle_prev) / 60;
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	4f5c      	ldr	r7, [pc, #368]	; (8000ea4 <sixstep_loop+0x3c4>)
 8000d32:	213c      	movs	r1, #60	; 0x3c
 8000d34:	683a      	ldr	r2, [r7, #0]
 8000d36:	469a      	mov	sl, r3
 8000d38:	1a98      	subs	r0, r3, r2
 8000d3a:	f7ff fa79 	bl	8000230 <__divsi3>
 8000d3e:	4b5a      	ldr	r3, [pc, #360]	; (8000ea8 <sixstep_loop+0x3c8>)
		memset(p.uart_TX, 0, sizeof(p.uart_TX));
 8000d40:	2264      	movs	r2, #100	; 0x64
		rpm = (cont_angle - cont_angle_prev) / 60;
 8000d42:	6018      	str	r0, [r3, #0]
		cont_angle_prev = cont_angle;
 8000d44:	4653      	mov	r3, sl
 8000d46:	603b      	str	r3, [r7, #0]
		memset(p.uart_TX, 0, sizeof(p.uart_TX));
 8000d48:	1d37      	adds	r7, r6, #4
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	0038      	movs	r0, r7
 8000d4e:	f004 f933 	bl	8004fb8 <memset>
		sprintf((char*) p.uart_TX, " U_filt: %d \n V_filt: %d \n W_filt: %d \n \t",
 8000d52:	4642      	mov	r2, r8
 8000d54:	0424      	lsls	r4, r4, #16
 8000d56:	042b      	lsls	r3, r5, #16
 8000d58:	0c24      	lsrs	r4, r4, #16
 8000d5a:	0412      	lsls	r2, r2, #16
 8000d5c:	0c1b      	lsrs	r3, r3, #16
 8000d5e:	4953      	ldr	r1, [pc, #332]	; (8000eac <sixstep_loop+0x3cc>)
 8000d60:	0c12      	lsrs	r2, r2, #16
 8000d62:	9400      	str	r4, [sp, #0]
 8000d64:	0038      	movs	r0, r7
 8000d66:	f004 f9ab 	bl	80050c0 <siprintf>
		HAL_UART_Transmit_DMA(&huart1, p.uart_TX, UARTSIZE);
 8000d6a:	2264      	movs	r2, #100	; 0x64
 8000d6c:	0039      	movs	r1, r7
 8000d6e:	4850      	ldr	r0, [pc, #320]	; (8000eb0 <sixstep_loop+0x3d0>)
 8000d70:	f003 fbec 	bl	800454c <HAL_UART_Transmit_DMA>
		p.print_flag = 0;
 8000d74:	2500      	movs	r5, #0
 8000d76:	464b      	mov	r3, r9
		if (p.i2c_complete_flag == 1) {
 8000d78:	24df      	movs	r4, #223	; 0xdf
		p.print_flag = 0;
 8000d7a:	54f5      	strb	r5, [r6, r3]
		if (p.i2c_complete_flag == 1) {
 8000d7c:	5d33      	ldrb	r3, [r6, r4]
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d000      	beq.n	8000d84 <sixstep_loop+0x2a4>
 8000d82:	e77b      	b.n	8000c7c <sixstep_loop+0x19c>
			HAL_I2C_EnableListen_IT(&hi2c1);
 8000d84:	484b      	ldr	r0, [pc, #300]	; (8000eb4 <sixstep_loop+0x3d4>)
 8000d86:	f001 fa99 	bl	80022bc <HAL_I2C_EnableListen_IT>
			p.i2c_complete_flag = 0;
 8000d8a:	5535      	strb	r5, [r6, r4]
}
 8000d8c:	e776      	b.n	8000c7c <sixstep_loop+0x19c>
		HAL_GPIO_WritePin(GPIOF, OC_TH_STBY1_Pin, GPIO_PIN_SET);
 8000d8e:	2201      	movs	r2, #1
 8000d90:	2180      	movs	r1, #128	; 0x80
 8000d92:	4826      	ldr	r0, [pc, #152]	; (8000e2c <sixstep_loop+0x34c>)
 8000d94:	f001 f93c 	bl	8002010 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, OC_TH_STBY2_Pin, GPIO_PIN_SET);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	2140      	movs	r1, #64	; 0x40
 8000d9c:	4823      	ldr	r0, [pc, #140]	; (8000e2c <sixstep_loop+0x34c>)
 8000d9e:	f001 f937 	bl	8002010 <HAL_GPIO_WritePin>
		if (cont_angle > 36500) {
 8000da2:	683c      	ldr	r4, [r7, #0]
 8000da4:	4b44      	ldr	r3, [pc, #272]	; (8000eb8 <sixstep_loop+0x3d8>)
 8000da6:	429c      	cmp	r4, r3
 8000da8:	dc00      	bgt.n	8000dac <sixstep_loop+0x2cc>
 8000daa:	e089      	b.n	8000ec0 <sixstep_loop+0x3e0>
			step = ((e_angle + 300) % 360) / 60;
 8000dac:	4643      	mov	r3, r8
 8000dae:	21b4      	movs	r1, #180	; 0xb4
 8000db0:	8818      	ldrh	r0, [r3, #0]
 8000db2:	0049      	lsls	r1, r1, #1
 8000db4:	302d      	adds	r0, #45	; 0x2d
 8000db6:	30ff      	adds	r0, #255	; 0xff
 8000db8:	f7ff fb20 	bl	80003fc <__aeabi_idivmod>
 8000dbc:	0008      	movs	r0, r1
 8000dbe:	213c      	movs	r1, #60	; 0x3c
 8000dc0:	f7ff fa36 	bl	8000230 <__divsi3>
 8000dc4:	b2c3      	uxtb	r3, r0
 8000dc6:	4698      	mov	r8, r3
 8000dc8:	4642      	mov	r2, r8
 8000dca:	4b26      	ldr	r3, [pc, #152]	; (8000e64 <sixstep_loop+0x384>)
 8000dcc:	701a      	strb	r2, [r3, #0]
			mag = (cont_angle - 36500) / 100;
 8000dce:	4b3b      	ldr	r3, [pc, #236]	; (8000ebc <sixstep_loop+0x3dc>)
 8000dd0:	18e0      	adds	r0, r4, r3
			mag = (35500 - cont_angle) / 100;
 8000dd2:	2164      	movs	r1, #100	; 0x64
 8000dd4:	f7ff fa2c 	bl	8000230 <__divsi3>
		if (mag > cmd * 10) {
 8000dd8:	4653      	mov	r3, sl
			mag = (35500 - cont_angle) / 100;
 8000dda:	4a21      	ldr	r2, [pc, #132]	; (8000e60 <sixstep_loop+0x380>)
		if (mag > cmd * 10) {
 8000ddc:	009b      	lsls	r3, r3, #2
			mag = (35500 - cont_angle) / 100;
 8000dde:	b280      	uxth	r0, r0
		if (mag > cmd * 10) {
 8000de0:	4453      	add	r3, sl
			mag = (35500 - cont_angle) / 100;
 8000de2:	8010      	strh	r0, [r2, #0]
		if (mag > cmd * 10) {
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	4298      	cmp	r0, r3
 8000de8:	dd1d      	ble.n	8000e26 <sixstep_loop+0x346>
			mag = cmd * 10;
 8000dea:	8013      	strh	r3, [r2, #0]
	m_angle_prev = m_angle;
 8000dec:	464b      	mov	r3, r9
 8000dee:	681c      	ldr	r4, [r3, #0]
 8000df0:	e6d8      	b.n	8000ba4 <sixstep_loop+0xc4>
		HAL_GPIO_WritePin(GPIOF, OC_TH_STBY1_Pin, GPIO_PIN_SET);
 8000df2:	2201      	movs	r2, #1
 8000df4:	2180      	movs	r1, #128	; 0x80
 8000df6:	480d      	ldr	r0, [pc, #52]	; (8000e2c <sixstep_loop+0x34c>)
 8000df8:	f001 f90a 	bl	8002010 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, OC_TH_STBY2_Pin, GPIO_PIN_SET);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	2140      	movs	r1, #64	; 0x40
 8000e00:	480a      	ldr	r0, [pc, #40]	; (8000e2c <sixstep_loop+0x34c>)
 8000e02:	f001 f905 	bl	8002010 <HAL_GPIO_WritePin>
		step = ((e_angle + 120) % 360) / 60;
 8000e06:	4643      	mov	r3, r8
 8000e08:	21b4      	movs	r1, #180	; 0xb4
 8000e0a:	8818      	ldrh	r0, [r3, #0]
 8000e0c:	0049      	lsls	r1, r1, #1
 8000e0e:	3078      	adds	r0, #120	; 0x78
 8000e10:	f7ff faf4 	bl	80003fc <__aeabi_idivmod>
 8000e14:	0008      	movs	r0, r1
 8000e16:	213c      	movs	r1, #60	; 0x3c
 8000e18:	f7ff fa0a 	bl	8000230 <__divsi3>
 8000e1c:	b2c3      	uxtb	r3, r0
 8000e1e:	4698      	mov	r8, r3
 8000e20:	4642      	mov	r2, r8
 8000e22:	4b10      	ldr	r3, [pc, #64]	; (8000e64 <sixstep_loop+0x384>)
 8000e24:	701a      	strb	r2, [r3, #0]
	m_angle_prev = m_angle;
 8000e26:	464b      	mov	r3, r9
 8000e28:	681c      	ldr	r4, [r3, #0]
 8000e2a:	e6bb      	b.n	8000ba4 <sixstep_loop+0xc4>
 8000e2c:	48001400 	.word	0x48001400
 8000e30:	20000408 	.word	0x20000408
 8000e34:	200001b0 	.word	0x200001b0
 8000e38:	00008ca0 	.word	0x00008ca0
 8000e3c:	200008d4 	.word	0x200008d4
 8000e40:	200008d6 	.word	0x200008d6
 8000e44:	200008d8 	.word	0x200008d8
 8000e48:	200008dc 	.word	0x200008dc
 8000e4c:	00002327 	.word	0x00002327
 8000e50:	00006978 	.word	0x00006978
 8000e54:	200008e4 	.word	0x200008e4
 8000e58:	200008cc 	.word	0x200008cc
 8000e5c:	2000032c 	.word	0x2000032c
 8000e60:	200008e0 	.word	0x200008e0
 8000e64:	200008ec 	.word	0x200008ec
 8000e68:	40012c00 	.word	0x40012c00
 8000e6c:	200003fa 	.word	0x200003fa
 8000e70:	20000094 	.word	0x20000094
 8000e74:	200008c8 	.word	0x200008c8
 8000e78:	20000410 	.word	0x20000410
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	20000002 	.word	0x20000002
 8000e84:	200005a4 	.word	0x200005a4
 8000e88:	20000738 	.word	0x20000738
 8000e8c:	20000004 	.word	0x20000004
 8000e90:	2000040c 	.word	0x2000040c
 8000e94:	200005a0 	.word	0x200005a0
 8000e98:	200008f0 	.word	0x200008f0
 8000e9c:	20000734 	.word	0x20000734
 8000ea0:	ffff7360 	.word	0xffff7360
 8000ea4:	200008d0 	.word	0x200008d0
 8000ea8:	200008e8 	.word	0x200008e8
 8000eac:	0800614c 	.word	0x0800614c
 8000eb0:	200002a4 	.word	0x200002a4
 8000eb4:	2000015c 	.word	0x2000015c
 8000eb8:	00008e94 	.word	0x00008e94
 8000ebc:	ffff716c 	.word	0xffff716c
		} else if (cont_angle < 35500) {
 8000ec0:	4b0f      	ldr	r3, [pc, #60]	; (8000f00 <sixstep_loop+0x420>)
 8000ec2:	429c      	cmp	r4, r3
 8000ec4:	dc12      	bgt.n	8000eec <sixstep_loop+0x40c>
			step = ((e_angle + 120) % 360) / 60;
 8000ec6:	4643      	mov	r3, r8
 8000ec8:	21b4      	movs	r1, #180	; 0xb4
 8000eca:	8818      	ldrh	r0, [r3, #0]
 8000ecc:	0049      	lsls	r1, r1, #1
 8000ece:	3078      	adds	r0, #120	; 0x78
 8000ed0:	f7ff fa94 	bl	80003fc <__aeabi_idivmod>
 8000ed4:	0008      	movs	r0, r1
 8000ed6:	213c      	movs	r1, #60	; 0x3c
 8000ed8:	f7ff f9aa 	bl	8000230 <__divsi3>
 8000edc:	b2c3      	uxtb	r3, r0
 8000ede:	4698      	mov	r8, r3
 8000ee0:	4642      	mov	r2, r8
 8000ee2:	4b08      	ldr	r3, [pc, #32]	; (8000f04 <sixstep_loop+0x424>)
			mag = (35500 - cont_angle) / 100;
 8000ee4:	4808      	ldr	r0, [pc, #32]	; (8000f08 <sixstep_loop+0x428>)
			step = ((e_angle + 120) % 360) / 60;
 8000ee6:	701a      	strb	r2, [r3, #0]
			mag = (35500 - cont_angle) / 100;
 8000ee8:	1b00      	subs	r0, r0, r4
 8000eea:	e772      	b.n	8000dd2 <sixstep_loop+0x2f2>
			mag = 0;
 8000eec:	2200      	movs	r2, #0
 8000eee:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <sixstep_loop+0x42c>)
 8000ef0:	801a      	strh	r2, [r3, #0]
	m_angle_prev = m_angle;
 8000ef2:	464b      	mov	r3, r9
 8000ef4:	681c      	ldr	r4, [r3, #0]
	if (step == 0) {
 8000ef6:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <sixstep_loop+0x424>)
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	4698      	mov	r8, r3
 8000efc:	e652      	b.n	8000ba4 <sixstep_loop+0xc4>
 8000efe:	46c0      	nop			; (mov r8, r8)
 8000f00:	00008aab 	.word	0x00008aab
 8000f04:	200008ec 	.word	0x200008ec
 8000f08:	00008aac 	.word	0x00008aac
 8000f0c:	200008e0 	.word	0x200008e0

08000f10 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f10:	2201      	movs	r2, #1
 8000f12:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <HAL_MspInit+0x2c>)
{
 8000f14:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f16:	6999      	ldr	r1, [r3, #24]
 8000f18:	4311      	orrs	r1, r2
 8000f1a:	6199      	str	r1, [r3, #24]
 8000f1c:	6999      	ldr	r1, [r3, #24]
 8000f1e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f20:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f22:	9200      	str	r2, [sp, #0]
 8000f24:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f26:	69da      	ldr	r2, [r3, #28]
 8000f28:	0549      	lsls	r1, r1, #21
 8000f2a:	430a      	orrs	r2, r1
 8000f2c:	61da      	str	r2, [r3, #28]
 8000f2e:	69db      	ldr	r3, [r3, #28]
 8000f30:	400b      	ands	r3, r1
 8000f32:	9301      	str	r3, [sp, #4]
 8000f34:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f36:	b002      	add	sp, #8
 8000f38:	4770      	bx	lr
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	40021000 	.word	0x40021000

08000f40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f40:	b570      	push	{r4, r5, r6, lr}
 8000f42:	0004      	movs	r4, r0
 8000f44:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f46:	2214      	movs	r2, #20
 8000f48:	2100      	movs	r1, #0
 8000f4a:	a804      	add	r0, sp, #16
 8000f4c:	f004 f834 	bl	8004fb8 <memset>
  if(hadc->Instance==ADC1)
 8000f50:	4b27      	ldr	r3, [pc, #156]	; (8000ff0 <HAL_ADC_MspInit+0xb0>)
 8000f52:	6822      	ldr	r2, [r4, #0]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d001      	beq.n	8000f5c <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f58:	b00a      	add	sp, #40	; 0x28
 8000f5a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f5c:	2080      	movs	r0, #128	; 0x80
 8000f5e:	4b25      	ldr	r3, [pc, #148]	; (8000ff4 <HAL_ADC_MspInit+0xb4>)
 8000f60:	0080      	lsls	r0, r0, #2
 8000f62:	6999      	ldr	r1, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2600      	movs	r6, #0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f66:	4301      	orrs	r1, r0
 8000f68:	6199      	str	r1, [r3, #24]
 8000f6a:	699a      	ldr	r2, [r3, #24]
 8000f6c:	4002      	ands	r2, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6e:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f70:	9201      	str	r2, [sp, #4]
 8000f72:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f74:	6959      	ldr	r1, [r3, #20]
 8000f76:	0280      	lsls	r0, r0, #10
 8000f78:	4301      	orrs	r1, r0
 8000f7a:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7e:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f80:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f82:	4002      	ands	r2, r0
 8000f84:	9202      	str	r2, [sp, #8]
 8000f86:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f88:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8a:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	615a      	str	r2, [r3, #20]
 8000f90:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = OP_V_O_Pin|OP_W_O_Pin|GPIO_PIN_4;
 8000f92:	2219      	movs	r2, #25
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f94:	400b      	ands	r3, r1
 8000f96:	9303      	str	r3, [sp, #12]
 8000f98:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = OP_V_O_Pin|OP_W_O_Pin|GPIO_PIN_4;
 8000f9a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9c:	a904      	add	r1, sp, #16
 8000f9e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = OP_V_O_Pin|OP_W_O_Pin|GPIO_PIN_4;
 8000fa0:	9204      	str	r2, [sp, #16]
 8000fa2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa4:	f000 ff28 	bl	8001df8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OP_U_O_Pin;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	2202      	movs	r2, #2
    HAL_GPIO_Init(OP_U_O_GPIO_Port, &GPIO_InitStruct);
 8000fac:	4812      	ldr	r0, [pc, #72]	; (8000ff8 <HAL_ADC_MspInit+0xb8>)
 8000fae:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = OP_U_O_Pin;
 8000fb0:	9204      	str	r2, [sp, #16]
 8000fb2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(OP_U_O_GPIO_Port, &GPIO_InitStruct);
 8000fb6:	f000 ff1f 	bl	8001df8 <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 8000fba:	4d10      	ldr	r5, [pc, #64]	; (8000ffc <HAL_ADC_MspInit+0xbc>)
 8000fbc:	4b10      	ldr	r3, [pc, #64]	; (8001000 <HAL_ADC_MspInit+0xc0>)
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000fbe:	0028      	movs	r0, r5
    hdma_adc.Instance = DMA1_Channel1;
 8000fc0:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000fc2:	2380      	movs	r3, #128	; 0x80
 8000fc4:	60eb      	str	r3, [r5, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fc6:	3380      	adds	r3, #128	; 0x80
 8000fc8:	612b      	str	r3, [r5, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fca:	2380      	movs	r3, #128	; 0x80
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	616b      	str	r3, [r5, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000fd0:	2320      	movs	r3, #32
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fd2:	606e      	str	r6, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fd4:	60ae      	str	r6, [r5, #8]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000fd6:	61ab      	str	r3, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000fd8:	61ee      	str	r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000fda:	f000 fe03 	bl	8001be4 <HAL_DMA_Init>
 8000fde:	2800      	cmp	r0, #0
 8000fe0:	d102      	bne.n	8000fe8 <HAL_ADC_MspInit+0xa8>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000fe2:	6325      	str	r5, [r4, #48]	; 0x30
 8000fe4:	626c      	str	r4, [r5, #36]	; 0x24
}
 8000fe6:	e7b7      	b.n	8000f58 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8000fe8:	f7ff fa34 	bl	8000454 <Error_Handler>
 8000fec:	e7f9      	b.n	8000fe2 <HAL_ADC_MspInit+0xa2>
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	40012400 	.word	0x40012400
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	48000400 	.word	0x48000400
 8000ffc:	200000d4 	.word	0x200000d4
 8001000:	40020008 	.word	0x40020008

08001004 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001004:	b510      	push	{r4, lr}
 8001006:	0004      	movs	r4, r0
 8001008:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	2214      	movs	r2, #20
 800100c:	2100      	movs	r1, #0
 800100e:	a802      	add	r0, sp, #8
 8001010:	f003 ffd2 	bl	8004fb8 <memset>
  if(hi2c->Instance==I2C1)
 8001014:	4b16      	ldr	r3, [pc, #88]	; (8001070 <HAL_I2C_MspInit+0x6c>)
 8001016:	6822      	ldr	r2, [r4, #0]
 8001018:	429a      	cmp	r2, r3
 800101a:	d001      	beq.n	8001020 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800101c:	b008      	add	sp, #32
 800101e:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001020:	2180      	movs	r1, #128	; 0x80
 8001022:	4c14      	ldr	r4, [pc, #80]	; (8001074 <HAL_I2C_MspInit+0x70>)
 8001024:	02c9      	lsls	r1, r1, #11
 8001026:	6962      	ldr	r2, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001028:	4813      	ldr	r0, [pc, #76]	; (8001078 <HAL_I2C_MspInit+0x74>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800102a:	430a      	orrs	r2, r1
 800102c:	6162      	str	r2, [r4, #20]
 800102e:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001030:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001032:	400b      	ands	r3, r1
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001038:	2312      	movs	r3, #18
 800103a:	9202      	str	r2, [sp, #8]
 800103c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800103e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001040:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001042:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001044:	3b02      	subs	r3, #2
 8001046:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001048:	f000 fed6 	bl	8001df8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800104c:	2180      	movs	r1, #128	; 0x80
 800104e:	69e2      	ldr	r2, [r4, #28]
 8001050:	0389      	lsls	r1, r1, #14
 8001052:	430a      	orrs	r2, r1
 8001054:	61e2      	str	r2, [r4, #28]
 8001056:	69e3      	ldr	r3, [r4, #28]
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8001058:	2200      	movs	r2, #0
    __HAL_RCC_I2C1_CLK_ENABLE();
 800105a:	400b      	ands	r3, r1
 800105c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800105e:	2100      	movs	r1, #0
 8001060:	2017      	movs	r0, #23
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001062:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8001064:	f000 fd66 	bl	8001b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8001068:	2017      	movs	r0, #23
 800106a:	f000 fd95 	bl	8001b98 <HAL_NVIC_EnableIRQ>
}
 800106e:	e7d5      	b.n	800101c <HAL_I2C_MspInit+0x18>
 8001070:	40005400 	.word	0x40005400
 8001074:	40021000 	.word	0x40021000
 8001078:	48000400 	.word	0x48000400

0800107c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800107c:	b510      	push	{r4, lr}
 800107e:	0004      	movs	r4, r0
 8001080:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001082:	2214      	movs	r2, #20
 8001084:	2100      	movs	r1, #0
 8001086:	a802      	add	r0, sp, #8
 8001088:	f003 ff96 	bl	8004fb8 <memset>
  if(hspi->Instance==SPI1)
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_SPI_MspInit+0x5c>)
 800108e:	6822      	ldr	r2, [r4, #0]
 8001090:	429a      	cmp	r2, r3
 8001092:	d001      	beq.n	8001098 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001094:	b008      	add	sp, #32
 8001096:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001098:	2080      	movs	r0, #128	; 0x80
 800109a:	4b10      	ldr	r3, [pc, #64]	; (80010dc <HAL_SPI_MspInit+0x60>)
 800109c:	0140      	lsls	r0, r0, #5
 800109e:	6999      	ldr	r1, [r3, #24]
 80010a0:	4301      	orrs	r1, r0
 80010a2:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a4:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010a6:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a8:	0289      	lsls	r1, r1, #10
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010aa:	4002      	ands	r2, r0
 80010ac:	9200      	str	r2, [sp, #0]
 80010ae:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b0:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b2:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b4:	430a      	orrs	r2, r1
 80010b6:	615a      	str	r2, [r3, #20]
 80010b8:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80010ba:	22e0      	movs	r2, #224	; 0xe0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010bc:	400b      	ands	r3, r1
 80010be:	9301      	str	r3, [sp, #4]
 80010c0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80010c2:	2302      	movs	r3, #2
 80010c4:	9202      	str	r2, [sp, #8]
 80010c6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010c8:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ca:	a902      	add	r1, sp, #8
 80010cc:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ce:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d0:	f000 fe92 	bl	8001df8 <HAL_GPIO_Init>
}
 80010d4:	e7de      	b.n	8001094 <HAL_SPI_MspInit+0x18>
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	40013000 	.word	0x40013000
 80010dc:	40021000 	.word	0x40021000

080010e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010e0:	b5d0      	push	{r4, r6, r7, lr}
 80010e2:	0004      	movs	r4, r0
 80010e4:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e6:	2214      	movs	r2, #20
 80010e8:	2100      	movs	r1, #0
 80010ea:	a804      	add	r0, sp, #16
 80010ec:	f003 ff64 	bl	8004fb8 <memset>
  if(htim_base->Instance==TIM1)
 80010f0:	6823      	ldr	r3, [r4, #0]
 80010f2:	4a27      	ldr	r2, [pc, #156]	; (8001190 <HAL_TIM_Base_MspInit+0xb0>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d005      	beq.n	8001104 <HAL_TIM_Base_MspInit+0x24>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 80010f8:	2280      	movs	r2, #128	; 0x80
 80010fa:	05d2      	lsls	r2, r2, #23
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d035      	beq.n	800116c <HAL_TIM_Base_MspInit+0x8c>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001100:	b00a      	add	sp, #40	; 0x28
 8001102:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001104:	2080      	movs	r0, #128	; 0x80
 8001106:	4b23      	ldr	r3, [pc, #140]	; (8001194 <HAL_TIM_Base_MspInit+0xb4>)
 8001108:	0100      	lsls	r0, r0, #4
 800110a:	6999      	ldr	r1, [r3, #24]
    GPIO_InitStruct.Pin = OC_COMP_INT_Pin;
 800110c:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 800110e:	4301      	orrs	r1, r0
 8001110:	6199      	str	r1, [r3, #24]
 8001112:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = OC_COMP_INT_Pin;
 8001114:	2702      	movs	r7, #2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001116:	4002      	ands	r2, r0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001118:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 800111a:	9200      	str	r2, [sp, #0]
 800111c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800111e:	6959      	ldr	r1, [r3, #20]
 8001120:	02c0      	lsls	r0, r0, #11
 8001122:	4301      	orrs	r1, r0
 8001124:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	2180      	movs	r1, #128	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001128:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800112c:	0289      	lsls	r1, r1, #10
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	4002      	ands	r2, r0
 8001130:	9201      	str	r2, [sp, #4]
 8001132:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001134:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = OC_COMP_INT_Pin;
 8001136:	0176      	lsls	r6, r6, #5
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001138:	430a      	orrs	r2, r1
 800113a:	615a      	str	r2, [r3, #20]
 800113c:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(OC_COMP_INT_GPIO_Port, &GPIO_InitStruct);
 800113e:	4816      	ldr	r0, [pc, #88]	; (8001198 <HAL_TIM_Base_MspInit+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001140:	400b      	ands	r3, r1
 8001142:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(OC_COMP_INT_GPIO_Port, &GPIO_InitStruct);
 8001144:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = OC_COMP_INT_Pin;
 8001148:	9604      	str	r6, [sp, #16]
 800114a:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800114c:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(OC_COMP_INT_GPIO_Port, &GPIO_InitStruct);
 800114e:	f000 fe53 	bl	8001df8 <HAL_GPIO_Init>
    HAL_GPIO_Init(OC_COMP_INT2_GPIO_Port, &GPIO_InitStruct);
 8001152:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = OC_COMP_INT2_Pin;
 8001154:	2200      	movs	r2, #0
 8001156:	2300      	movs	r3, #0
    HAL_GPIO_Init(OC_COMP_INT2_GPIO_Port, &GPIO_InitStruct);
 8001158:	a904      	add	r1, sp, #16
 800115a:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = OC_COMP_INT2_Pin;
 800115c:	9604      	str	r6, [sp, #16]
 800115e:	9705      	str	r7, [sp, #20]
 8001160:	9206      	str	r2, [sp, #24]
 8001162:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001164:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(OC_COMP_INT2_GPIO_Port, &GPIO_InitStruct);
 8001166:	f000 fe47 	bl	8001df8 <HAL_GPIO_Init>
 800116a:	e7c9      	b.n	8001100 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800116c:	2301      	movs	r3, #1
 800116e:	4a09      	ldr	r2, [pc, #36]	; (8001194 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001170:	200f      	movs	r0, #15
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001172:	69d1      	ldr	r1, [r2, #28]
 8001174:	4319      	orrs	r1, r3
 8001176:	61d1      	str	r1, [r2, #28]
 8001178:	69d2      	ldr	r2, [r2, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800117a:	2100      	movs	r1, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 800117c:	4013      	ands	r3, r2
 800117e:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001180:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001182:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001184:	f000 fcd6 	bl	8001b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001188:	200f      	movs	r0, #15
 800118a:	f000 fd05 	bl	8001b98 <HAL_NVIC_EnableIRQ>
}
 800118e:	e7b7      	b.n	8001100 <HAL_TIM_Base_MspInit+0x20>
 8001190:	40012c00 	.word	0x40012c00
 8001194:	40021000 	.word	0x40021000
 8001198:	48000400 	.word	0x48000400

0800119c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800119c:	b510      	push	{r4, lr}
 800119e:	0004      	movs	r4, r0
 80011a0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	2214      	movs	r2, #20
 80011a4:	2100      	movs	r1, #0
 80011a6:	a802      	add	r0, sp, #8
 80011a8:	f003 ff06 	bl	8004fb8 <memset>
  if(htim->Instance==TIM1)
 80011ac:	4b19      	ldr	r3, [pc, #100]	; (8001214 <HAL_TIM_MspPostInit+0x78>)
 80011ae:	6822      	ldr	r2, [r4, #0]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d001      	beq.n	80011b8 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80011b4:	b008      	add	sp, #32
 80011b6:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b8:	2080      	movs	r0, #128	; 0x80
 80011ba:	4b17      	ldr	r3, [pc, #92]	; (8001218 <HAL_TIM_MspPostInit+0x7c>)
 80011bc:	02c0      	lsls	r0, r0, #11
 80011be:	6959      	ldr	r1, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80011c0:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	4301      	orrs	r1, r0
 80011c4:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c6:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c8:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ca:	0289      	lsls	r1, r1, #10
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011cc:	4002      	ands	r2, r0
 80011ce:	9200      	str	r2, [sp, #0]
 80011d0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d2:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d4:	4811      	ldr	r0, [pc, #68]	; (800121c <HAL_TIM_MspPostInit+0x80>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d6:	430a      	orrs	r2, r1
 80011d8:	615a      	str	r2, [r3, #20]
 80011da:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|GPIO_PIN_15;
 80011dc:	22e0      	movs	r2, #224	; 0xe0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011de:	400b      	ands	r3, r1
 80011e0:	9301      	str	r3, [sp, #4]
 80011e2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|GPIO_PIN_15;
 80011e4:	2302      	movs	r3, #2
 80011e6:	0212      	lsls	r2, r2, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|GPIO_PIN_15;
 80011ea:	9202      	str	r2, [sp, #8]
 80011ec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80011ee:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f0:	f000 fe02 	bl	8001df8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|GPIO_PIN_10;
 80011f4:	22e0      	movs	r2, #224	; 0xe0
 80011f6:	2302      	movs	r3, #2
 80011f8:	00d2      	lsls	r2, r2, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fa:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|GPIO_PIN_10;
 80011fc:	9202      	str	r2, [sp, #8]
 80011fe:	9303      	str	r3, [sp, #12]
 8001200:	2200      	movs	r2, #0
 8001202:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001204:	a902      	add	r1, sp, #8
 8001206:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|GPIO_PIN_10;
 8001208:	9204      	str	r2, [sp, #16]
 800120a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800120c:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120e:	f000 fdf3 	bl	8001df8 <HAL_GPIO_Init>
}
 8001212:	e7cf      	b.n	80011b4 <HAL_TIM_MspPostInit+0x18>
 8001214:	40012c00 	.word	0x40012c00
 8001218:	40021000 	.word	0x40021000
 800121c:	48000400 	.word	0x48000400

08001220 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001220:	b530      	push	{r4, r5, lr}
 8001222:	0004      	movs	r4, r0
 8001224:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001226:	2214      	movs	r2, #20
 8001228:	2100      	movs	r1, #0
 800122a:	a802      	add	r0, sp, #8
 800122c:	f003 fec4 	bl	8004fb8 <memset>
  if(huart->Instance==USART1)
 8001230:	4b22      	ldr	r3, [pc, #136]	; (80012bc <HAL_UART_MspInit+0x9c>)
 8001232:	6822      	ldr	r2, [r4, #0]
 8001234:	429a      	cmp	r2, r3
 8001236:	d001      	beq.n	800123c <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001238:	b009      	add	sp, #36	; 0x24
 800123a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800123c:	2080      	movs	r0, #128	; 0x80
 800123e:	4b20      	ldr	r3, [pc, #128]	; (80012c0 <HAL_UART_MspInit+0xa0>)
 8001240:	01c0      	lsls	r0, r0, #7
 8001242:	6999      	ldr	r1, [r3, #24]
 8001244:	4301      	orrs	r1, r0
 8001246:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001248:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 800124a:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124c:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 800124e:	4002      	ands	r2, r0
 8001250:	9200      	str	r2, [sp, #0]
 8001252:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001256:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001258:	430a      	orrs	r2, r1
 800125a:	615a      	str	r2, [r3, #20]
 800125c:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 800125e:	4a19      	ldr	r2, [pc, #100]	; (80012c4 <HAL_UART_MspInit+0xa4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001260:	400b      	ands	r3, r1
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001266:	2302      	movs	r3, #2
 8001268:	9202      	str	r2, [sp, #8]
 800126a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800126c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001270:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001274:	3b02      	subs	r3, #2
 8001276:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001278:	f000 fdbe 	bl	8001df8 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800127c:	4d12      	ldr	r5, [pc, #72]	; (80012c8 <HAL_UART_MspInit+0xa8>)
 800127e:	4b13      	ldr	r3, [pc, #76]	; (80012cc <HAL_UART_MspInit+0xac>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001280:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8001282:	602b      	str	r3, [r5, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001284:	2310      	movs	r3, #16
 8001286:	606b      	str	r3, [r5, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001288:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800128a:	0028      	movs	r0, r5
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800128c:	60ab      	str	r3, [r5, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800128e:	60ea      	str	r2, [r5, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001290:	612b      	str	r3, [r5, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001292:	616b      	str	r3, [r5, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001294:	61ab      	str	r3, [r5, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001296:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001298:	f000 fca4 	bl	8001be4 <HAL_DMA_Init>
 800129c:	2800      	cmp	r0, #0
 800129e:	d10a      	bne.n	80012b6 <HAL_UART_MspInit+0x96>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012a0:	2200      	movs	r2, #0
 80012a2:	2100      	movs	r1, #0
 80012a4:	201b      	movs	r0, #27
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80012a6:	6725      	str	r5, [r4, #112]	; 0x70
 80012a8:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012aa:	f000 fc43 	bl	8001b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012ae:	201b      	movs	r0, #27
 80012b0:	f000 fc72 	bl	8001b98 <HAL_NVIC_EnableIRQ>
}
 80012b4:	e7c0      	b.n	8001238 <HAL_UART_MspInit+0x18>
      Error_Handler();
 80012b6:	f7ff f8cd 	bl	8000454 <Error_Handler>
 80012ba:	e7f1      	b.n	80012a0 <HAL_UART_MspInit+0x80>
 80012bc:	40013800 	.word	0x40013800
 80012c0:	40021000 	.word	0x40021000
 80012c4:	00008004 	.word	0x00008004
 80012c8:	20000118 	.word	0x20000118
 80012cc:	4002001c 	.word	0x4002001c

080012d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012d0:	e7fe      	b.n	80012d0 <NMI_Handler>
 80012d2:	46c0      	nop			; (mov r8, r8)

080012d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d4:	e7fe      	b.n	80012d4 <HardFault_Handler>
 80012d6:	46c0      	nop			; (mov r8, r8)

080012d8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012d8:	4770      	bx	lr
 80012da:	46c0      	nop			; (mov r8, r8)

080012dc <PendSV_Handler>:
 80012dc:	4770      	bx	lr
 80012de:	46c0      	nop			; (mov r8, r8)

080012e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012e0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012e2:	f000 f8df 	bl	80014a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012e6:	bd10      	pop	{r4, pc}

080012e8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80012ea:	4802      	ldr	r0, [pc, #8]	; (80012f4 <DMA1_Channel1_IRQHandler+0xc>)
 80012ec:	f000 fd32 	bl	8001d54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012f0:	bd10      	pop	{r4, pc}
 80012f2:	46c0      	nop			; (mov r8, r8)
 80012f4:	200000d4 	.word	0x200000d4

080012f8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80012f8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80012fa:	4802      	ldr	r0, [pc, #8]	; (8001304 <DMA1_Channel2_3_IRQHandler+0xc>)
 80012fc:	f000 fd2a 	bl	8001d54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001300:	bd10      	pop	{r4, pc}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	20000118 	.word	0x20000118

08001308 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001308:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800130a:	4802      	ldr	r0, [pc, #8]	; (8001314 <TIM2_IRQHandler+0xc>)
 800130c:	f002 feb4 	bl	8004078 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001310:	bd10      	pop	{r4, pc}
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	2000025c 	.word	0x2000025c

08001318 <I2C1_IRQHandler>:
void I2C1_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8001318:	4806      	ldr	r0, [pc, #24]	; (8001334 <I2C1_IRQHandler+0x1c>)
{
 800131a:	b510      	push	{r4, lr}
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 800131c:	6803      	ldr	r3, [r0, #0]
 800131e:	699a      	ldr	r2, [r3, #24]
 8001320:	23e0      	movs	r3, #224	; 0xe0
 8001322:	00db      	lsls	r3, r3, #3
 8001324:	421a      	tst	r2, r3
 8001326:	d002      	beq.n	800132e <I2C1_IRQHandler+0x16>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8001328:	f001 fb1c 	bl	8002964 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800132c:	bd10      	pop	{r4, pc}
    HAL_I2C_EV_IRQHandler(&hi2c1);
 800132e:	f000 ffd9 	bl	80022e4 <HAL_I2C_EV_IRQHandler>
}
 8001332:	e7fb      	b.n	800132c <I2C1_IRQHandler+0x14>
 8001334:	2000015c 	.word	0x2000015c

08001338 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001338:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800133a:	4802      	ldr	r0, [pc, #8]	; (8001344 <USART1_IRQHandler+0xc>)
 800133c:	f003 f9ee 	bl	800471c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001340:	bd10      	pop	{r4, pc}
 8001342:	46c0      	nop			; (mov r8, r8)
 8001344:	200002a4 	.word	0x200002a4

08001348 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001348:	b570      	push	{r4, r5, r6, lr}
 800134a:	1e16      	subs	r6, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134c:	dd07      	ble.n	800135e <_read+0x16>
 800134e:	000c      	movs	r4, r1
 8001350:	188d      	adds	r5, r1, r2
  {
    *ptr++ = __io_getchar();
 8001352:	e000      	b.n	8001356 <_read+0xe>
 8001354:	bf00      	nop
 8001356:	7020      	strb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001358:	3401      	adds	r4, #1
 800135a:	42ac      	cmp	r4, r5
 800135c:	d1f9      	bne.n	8001352 <_read+0xa>
  }

  return len;
}
 800135e:	0030      	movs	r0, r6
 8001360:	bd70      	pop	{r4, r5, r6, pc}
 8001362:	46c0      	nop			; (mov r8, r8)

08001364 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001364:	b570      	push	{r4, r5, r6, lr}
 8001366:	1e16      	subs	r6, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001368:	dd07      	ble.n	800137a <_write+0x16>
 800136a:	000c      	movs	r4, r1
 800136c:	188d      	adds	r5, r1, r2
  {
    __io_putchar(*ptr++);
 800136e:	7820      	ldrb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001370:	3401      	adds	r4, #1
    __io_putchar(*ptr++);
 8001372:	f7ff f849 	bl	8000408 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001376:	42ac      	cmp	r4, r5
 8001378:	d1f9      	bne.n	800136e <_write+0xa>
  }
  return len;
}
 800137a:	0030      	movs	r0, r6
 800137c:	bd70      	pop	{r4, r5, r6, pc}
 800137e:	46c0      	nop			; (mov r8, r8)

08001380 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8001380:	2001      	movs	r0, #1
}
 8001382:	4240      	negs	r0, r0
 8001384:	4770      	bx	lr
 8001386:	46c0      	nop			; (mov r8, r8)

08001388 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001388:	2380      	movs	r3, #128	; 0x80
 800138a:	019b      	lsls	r3, r3, #6
  return 0;
}
 800138c:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 800138e:	604b      	str	r3, [r1, #4]
}
 8001390:	4770      	bx	lr
 8001392:	46c0      	nop			; (mov r8, r8)

08001394 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001394:	2001      	movs	r0, #1
 8001396:	4770      	bx	lr

08001398 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001398:	2000      	movs	r0, #0
 800139a:	4770      	bx	lr

0800139c <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800139c:	490c      	ldr	r1, [pc, #48]	; (80013d0 <_sbrk+0x34>)
 800139e:	4a0d      	ldr	r2, [pc, #52]	; (80013d4 <_sbrk+0x38>)
{
 80013a0:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013a2:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013a4:	490c      	ldr	r1, [pc, #48]	; (80013d8 <_sbrk+0x3c>)
{
 80013a6:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80013a8:	6808      	ldr	r0, [r1, #0]
 80013aa:	2800      	cmp	r0, #0
 80013ac:	d004      	beq.n	80013b8 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ae:	18c3      	adds	r3, r0, r3
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d806      	bhi.n	80013c2 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80013b4:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 80013b6:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80013b8:	4808      	ldr	r0, [pc, #32]	; (80013dc <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 80013ba:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 80013bc:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d9f8      	bls.n	80013b4 <_sbrk+0x18>
    errno = ENOMEM;
 80013c2:	f003 fdcf 	bl	8004f64 <__errno>
 80013c6:	230c      	movs	r3, #12
 80013c8:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80013ca:	2001      	movs	r0, #1
 80013cc:	4240      	negs	r0, r0
 80013ce:	e7f2      	b.n	80013b6 <_sbrk+0x1a>
 80013d0:	00000400 	.word	0x00000400
 80013d4:	20001000 	.word	0x20001000
 80013d8:	200008f4 	.word	0x200008f4
 80013dc:	20000910 	.word	0x20000910

080013e0 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80013e0:	4770      	bx	lr
 80013e2:	46c0      	nop			; (mov r8, r8)

080013e4 <Reset_Handler>:
 80013e4:	480d      	ldr	r0, [pc, #52]	; (800141c <LoopForever+0x2>)
 80013e6:	4685      	mov	sp, r0
 80013e8:	f7ff fffa 	bl	80013e0 <SystemInit>
 80013ec:	480c      	ldr	r0, [pc, #48]	; (8001420 <LoopForever+0x6>)
 80013ee:	490d      	ldr	r1, [pc, #52]	; (8001424 <LoopForever+0xa>)
 80013f0:	4a0d      	ldr	r2, [pc, #52]	; (8001428 <LoopForever+0xe>)
 80013f2:	2300      	movs	r3, #0
 80013f4:	e002      	b.n	80013fc <LoopCopyDataInit>

080013f6 <CopyDataInit>:
 80013f6:	58d4      	ldr	r4, [r2, r3]
 80013f8:	50c4      	str	r4, [r0, r3]
 80013fa:	3304      	adds	r3, #4

080013fc <LoopCopyDataInit>:
 80013fc:	18c4      	adds	r4, r0, r3
 80013fe:	428c      	cmp	r4, r1
 8001400:	d3f9      	bcc.n	80013f6 <CopyDataInit>
 8001402:	4a0a      	ldr	r2, [pc, #40]	; (800142c <LoopForever+0x12>)
 8001404:	4c0a      	ldr	r4, [pc, #40]	; (8001430 <LoopForever+0x16>)
 8001406:	2300      	movs	r3, #0
 8001408:	e001      	b.n	800140e <LoopFillZerobss>

0800140a <FillZerobss>:
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	3204      	adds	r2, #4

0800140e <LoopFillZerobss>:
 800140e:	42a2      	cmp	r2, r4
 8001410:	d3fb      	bcc.n	800140a <FillZerobss>
 8001412:	f003 fdad 	bl	8004f70 <__libc_init_array>
 8001416:	f7ff f877 	bl	8000508 <main>

0800141a <LoopForever>:
 800141a:	e7fe      	b.n	800141a <LoopForever>
 800141c:	20001000 	.word	0x20001000
 8001420:	20000000 	.word	0x20000000
 8001424:	20000078 	.word	0x20000078
 8001428:	08006254 	.word	0x08006254
 800142c:	20000078 	.word	0x20000078
 8001430:	2000090c 	.word	0x2000090c

08001434 <ADC1_IRQHandler>:
 8001434:	e7fe      	b.n	8001434 <ADC1_IRQHandler>
	...

08001438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001438:	b510      	push	{r4, lr}
 800143a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800143c:	20fa      	movs	r0, #250	; 0xfa
 800143e:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <HAL_InitTick+0x40>)
 8001440:	0080      	lsls	r0, r0, #2
 8001442:	7819      	ldrb	r1, [r3, #0]
 8001444:	f7fe fe6a 	bl	800011c <__udivsi3>
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <HAL_InitTick+0x44>)
 800144a:	0001      	movs	r1, r0
 800144c:	6818      	ldr	r0, [r3, #0]
 800144e:	f7fe fe65 	bl	800011c <__udivsi3>
 8001452:	f000 fbad 	bl	8001bb0 <HAL_SYSTICK_Config>
 8001456:	2800      	cmp	r0, #0
 8001458:	d10c      	bne.n	8001474 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 800145a:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800145c:	2c03      	cmp	r4, #3
 800145e:	d900      	bls.n	8001462 <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8001460:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001462:	3802      	subs	r0, #2
 8001464:	2200      	movs	r2, #0
 8001466:	0021      	movs	r1, r4
 8001468:	f000 fb64 	bl	8001b34 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800146c:	4b04      	ldr	r3, [pc, #16]	; (8001480 <HAL_InitTick+0x48>)
 800146e:	2000      	movs	r0, #0
 8001470:	601c      	str	r4, [r3, #0]
 8001472:	e7f5      	b.n	8001460 <HAL_InitTick+0x28>
    return HAL_ERROR;
 8001474:	2001      	movs	r0, #1
 8001476:	e7f3      	b.n	8001460 <HAL_InitTick+0x28>
 8001478:	2000000c 	.word	0x2000000c
 800147c:	20000008 	.word	0x20000008
 8001480:	20000010 	.word	0x20000010

08001484 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001484:	2110      	movs	r1, #16
 8001486:	4a06      	ldr	r2, [pc, #24]	; (80014a0 <HAL_Init+0x1c>)
{
 8001488:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148a:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800148c:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148e:	430b      	orrs	r3, r1
 8001490:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8001492:	f7ff ffd1 	bl	8001438 <HAL_InitTick>
  HAL_MspInit();
 8001496:	f7ff fd3b 	bl	8000f10 <HAL_MspInit>
}
 800149a:	2000      	movs	r0, #0
 800149c:	bd10      	pop	{r4, pc}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	40022000 	.word	0x40022000

080014a4 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80014a4:	4a03      	ldr	r2, [pc, #12]	; (80014b4 <HAL_IncTick+0x10>)
 80014a6:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <HAL_IncTick+0x14>)
 80014a8:	6811      	ldr	r1, [r2, #0]
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	185b      	adds	r3, r3, r1
 80014ae:	6013      	str	r3, [r2, #0]
}
 80014b0:	4770      	bx	lr
 80014b2:	46c0      	nop			; (mov r8, r8)
 80014b4:	200008f8 	.word	0x200008f8
 80014b8:	2000000c 	.word	0x2000000c

080014bc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80014bc:	4b01      	ldr	r3, [pc, #4]	; (80014c4 <HAL_GetTick+0x8>)
 80014be:	6818      	ldr	r0, [r3, #0]
}
 80014c0:	4770      	bx	lr
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	200008f8 	.word	0x200008f8

080014c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014c8:	b570      	push	{r4, r5, r6, lr}
 80014ca:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80014cc:	f7ff fff6 	bl	80014bc <HAL_GetTick>
 80014d0:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014d2:	1c63      	adds	r3, r4, #1
 80014d4:	d002      	beq.n	80014dc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80014d6:	4b04      	ldr	r3, [pc, #16]	; (80014e8 <HAL_Delay+0x20>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80014dc:	f7ff ffee 	bl	80014bc <HAL_GetTick>
 80014e0:	1b40      	subs	r0, r0, r5
 80014e2:	42a0      	cmp	r0, r4
 80014e4:	d3fa      	bcc.n	80014dc <HAL_Delay+0x14>
  {
  }
}
 80014e6:	bd70      	pop	{r4, r5, r6, pc}
 80014e8:	2000000c 	.word	0x2000000c

080014ec <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80014ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014ee:	2303      	movs	r3, #3
 80014f0:	6802      	ldr	r2, [r0, #0]
{
 80014f2:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014f4:	6891      	ldr	r1, [r2, #8]
 80014f6:	400b      	ands	r3, r1
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d001      	beq.n	8001500 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80014fc:	2000      	movs	r0, #0
}
 80014fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001500:	6811      	ldr	r1, [r2, #0]
 8001502:	420b      	tst	r3, r1
 8001504:	d00e      	beq.n	8001524 <ADC_Disable+0x38>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001506:	2705      	movs	r7, #5
 8001508:	6893      	ldr	r3, [r2, #8]
 800150a:	401f      	ands	r7, r3
 800150c:	2f01      	cmp	r7, #1
 800150e:	d00d      	beq.n	800152c <ADC_Disable+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001510:	2210      	movs	r2, #16
 8001512:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8001514:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001516:	4313      	orrs	r3, r2
 8001518:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800151a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800151c:	3a0f      	subs	r2, #15
 800151e:	4313      	orrs	r3, r2
 8001520:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8001522:	e7ec      	b.n	80014fe <ADC_Disable+0x12>
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001524:	68d3      	ldr	r3, [r2, #12]
 8001526:	041b      	lsls	r3, r3, #16
 8001528:	d5e8      	bpl.n	80014fc <ADC_Disable+0x10>
 800152a:	e7ec      	b.n	8001506 <ADC_Disable+0x1a>
      __HAL_ADC_DISABLE(hadc);
 800152c:	2102      	movs	r1, #2
 800152e:	6893      	ldr	r3, [r2, #8]
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001530:	2501      	movs	r5, #1
      __HAL_ADC_DISABLE(hadc);
 8001532:	430b      	orrs	r3, r1
 8001534:	6093      	str	r3, [r2, #8]
 8001536:	2303      	movs	r3, #3
 8001538:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800153a:	f7ff ffbf 	bl	80014bc <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800153e:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001540:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	421f      	tst	r7, r3
 8001546:	d0d9      	beq.n	80014fc <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001548:	f7ff ffb8 	bl	80014bc <HAL_GetTick>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800154c:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800154e:	1b80      	subs	r0, r0, r6
 8001550:	2802      	cmp	r0, #2
 8001552:	d902      	bls.n	800155a <ADC_Disable+0x6e>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001554:	689a      	ldr	r2, [r3, #8]
 8001556:	4215      	tst	r5, r2
 8001558:	d103      	bne.n	8001562 <ADC_Disable+0x76>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	421d      	tst	r5, r3
 800155e:	d1f3      	bne.n	8001548 <ADC_Disable+0x5c>
 8001560:	e7cc      	b.n	80014fc <ADC_Disable+0x10>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001562:	2210      	movs	r2, #16
 8001564:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          return HAL_ERROR;
 8001566:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001568:	4313      	orrs	r3, r2
 800156a:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800156c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800156e:	431d      	orrs	r5, r3
 8001570:	63e5      	str	r5, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8001572:	e7c4      	b.n	80014fe <ADC_Disable+0x12>

08001574 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8001574:	2300      	movs	r3, #0
{
 8001576:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001578:	6802      	ldr	r2, [r0, #0]
{
 800157a:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 800157c:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800157e:	6891      	ldr	r1, [r2, #8]
 8001580:	3303      	adds	r3, #3
{
 8001582:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001584:	400b      	ands	r3, r1
 8001586:	2b01      	cmp	r3, #1
 8001588:	d037      	beq.n	80015fa <ADC_Enable+0x86>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800158a:	6891      	ldr	r1, [r2, #8]
 800158c:	4b23      	ldr	r3, [pc, #140]	; (800161c <ADC_Enable+0xa8>)
 800158e:	4219      	tst	r1, r3
 8001590:	d129      	bne.n	80015e6 <ADC_Enable+0x72>
    __HAL_ADC_ENABLE(hadc);
 8001592:	2101      	movs	r1, #1
 8001594:	6893      	ldr	r3, [r2, #8]
 8001596:	430b      	orrs	r3, r1
 8001598:	6093      	str	r3, [r2, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800159a:	4b21      	ldr	r3, [pc, #132]	; (8001620 <ADC_Enable+0xac>)
 800159c:	4921      	ldr	r1, [pc, #132]	; (8001624 <ADC_Enable+0xb0>)
 800159e:	6818      	ldr	r0, [r3, #0]
 80015a0:	f7fe fdbc 	bl	800011c <__udivsi3>
 80015a4:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 80015a6:	9b01      	ldr	r3, [sp, #4]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d005      	beq.n	80015b8 <ADC_Enable+0x44>
      wait_loop_index--;
 80015ac:	9b01      	ldr	r3, [sp, #4]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80015b2:	9b01      	ldr	r3, [sp, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1f9      	bne.n	80015ac <ADC_Enable+0x38>
    tickstart = HAL_GetTick();
 80015b8:	f7ff ff80 	bl	80014bc <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015bc:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80015be:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015c0:	681b      	ldr	r3, [r3, #0]
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015c2:	2501      	movs	r5, #1
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015c4:	07db      	lsls	r3, r3, #31
 80015c6:	d40b      	bmi.n	80015e0 <ADC_Enable+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80015c8:	f7ff ff78 	bl	80014bc <HAL_GetTick>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015cc:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80015ce:	1b80      	subs	r0, r0, r6
 80015d0:	2802      	cmp	r0, #2
 80015d2:	d902      	bls.n	80015da <ADC_Enable+0x66>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	4215      	tst	r5, r2
 80015d8:	d016      	beq.n	8001608 <ADC_Enable+0x94>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	421d      	tst	r5, r3
 80015de:	d0f3      	beq.n	80015c8 <ADC_Enable+0x54>
  return HAL_OK;
 80015e0:	2000      	movs	r0, #0
}
 80015e2:	b002      	add	sp, #8
 80015e4:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015e6:	2210      	movs	r2, #16
 80015e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 80015ea:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015ec:	4313      	orrs	r3, r2
 80015ee:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015f2:	3a0f      	subs	r2, #15
 80015f4:	4313      	orrs	r3, r2
 80015f6:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 80015f8:	e7f3      	b.n	80015e2 <ADC_Enable+0x6e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015fa:	6811      	ldr	r1, [r2, #0]
 80015fc:	420b      	tst	r3, r1
 80015fe:	d1ef      	bne.n	80015e0 <ADC_Enable+0x6c>
 8001600:	68d3      	ldr	r3, [r2, #12]
 8001602:	041b      	lsls	r3, r3, #16
 8001604:	d4ec      	bmi.n	80015e0 <ADC_Enable+0x6c>
 8001606:	e7c0      	b.n	800158a <ADC_Enable+0x16>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001608:	2210      	movs	r2, #16
 800160a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          return HAL_ERROR;
 800160c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800160e:	4313      	orrs	r3, r2
 8001610:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001612:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001614:	431d      	orrs	r5, r3
 8001616:	63e5      	str	r5, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8001618:	e7e3      	b.n	80015e2 <ADC_Enable+0x6e>
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	80000017 	.word	0x80000017
 8001620:	20000008 	.word	0x20000008
 8001624:	000f4240 	.word	0x000f4240

08001628 <ADC_ConversionStop>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001628:	2204      	movs	r2, #4
 800162a:	6803      	ldr	r3, [r0, #0]
{
 800162c:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800162e:	6899      	ldr	r1, [r3, #8]
{
 8001630:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001632:	420a      	tst	r2, r1
 8001634:	d01d      	beq.n	8001672 <ADC_ConversionStop+0x4a>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001636:	6899      	ldr	r1, [r3, #8]
 8001638:	420a      	tst	r2, r1
 800163a:	d006      	beq.n	800164a <ADC_ConversionStop+0x22>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 800163c:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800163e:	0792      	lsls	r2, r2, #30
 8001640:	d403      	bmi.n	800164a <ADC_ConversionStop+0x22>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001642:	2110      	movs	r1, #16
 8001644:	689a      	ldr	r2, [r3, #8]
 8001646:	430a      	orrs	r2, r1
 8001648:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800164a:	f7ff ff37 	bl	80014bc <HAL_GetTick>
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800164e:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001650:	0006      	movs	r6, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	075b      	lsls	r3, r3, #29
 8001656:	d50c      	bpl.n	8001672 <ADC_ConversionStop+0x4a>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001658:	2504      	movs	r5, #4
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800165a:	f7ff ff2f 	bl	80014bc <HAL_GetTick>
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800165e:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001660:	1b80      	subs	r0, r0, r6
 8001662:	2802      	cmp	r0, #2
 8001664:	d902      	bls.n	800166c <ADC_ConversionStop+0x44>
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001666:	689a      	ldr	r2, [r3, #8]
 8001668:	4215      	tst	r5, r2
 800166a:	d104      	bne.n	8001676 <ADC_ConversionStop+0x4e>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	421d      	tst	r5, r3
 8001670:	d1f3      	bne.n	800165a <ADC_ConversionStop+0x32>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001672:	2000      	movs	r0, #0
}
 8001674:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001676:	2210      	movs	r2, #16
 8001678:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800167a:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800167c:	4313      	orrs	r3, r2
 800167e:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001680:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001682:	3a0f      	subs	r2, #15
 8001684:	4313      	orrs	r3, r2
 8001686:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001688:	e7f4      	b.n	8001674 <ADC_ConversionStop+0x4c>
 800168a:	46c0      	nop			; (mov r8, r8)

0800168c <HAL_ADC_Init>:
{
 800168c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800168e:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8001690:	d100      	bne.n	8001694 <HAL_ADC_Init+0x8>
 8001692:	e085      	b.n	80017a0 <HAL_ADC_Init+0x114>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001694:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001696:	2b00      	cmp	r3, #0
 8001698:	d100      	bne.n	800169c <HAL_ADC_Init+0x10>
 800169a:	e06b      	b.n	8001774 <HAL_ADC_Init+0xe8>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800169c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800169e:	06db      	lsls	r3, r3, #27
 80016a0:	d462      	bmi.n	8001768 <HAL_ADC_Init+0xdc>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80016a2:	2104      	movs	r1, #4
 80016a4:	000e      	movs	r6, r1
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	689a      	ldr	r2, [r3, #8]
 80016aa:	4016      	ands	r6, r2
      (tmp_hal_status == HAL_OK)                                &&
 80016ac:	4211      	tst	r1, r2
 80016ae:	d15b      	bne.n	8001768 <HAL_ADC_Init+0xdc>
    ADC_STATE_CLR_SET(hadc->State,
 80016b0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80016b2:	4948      	ldr	r1, [pc, #288]	; (80017d4 <HAL_ADC_Init+0x148>)
 80016b4:	400a      	ands	r2, r1
 80016b6:	3106      	adds	r1, #6
 80016b8:	31ff      	adds	r1, #255	; 0xff
 80016ba:	430a      	orrs	r2, r1
 80016bc:	63a2      	str	r2, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 80016be:	2203      	movs	r2, #3
 80016c0:	6899      	ldr	r1, [r3, #8]
 80016c2:	400a      	ands	r2, r1
 80016c4:	2a01      	cmp	r2, #1
 80016c6:	d05b      	beq.n	8001780 <HAL_ADC_Init+0xf4>
      MODIFY_REG(hadc->Instance->CFGR1,
 80016c8:	2118      	movs	r1, #24
 80016ca:	68da      	ldr	r2, [r3, #12]
 80016cc:	438a      	bics	r2, r1
 80016ce:	68a1      	ldr	r1, [r4, #8]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80016d4:	691a      	ldr	r2, [r3, #16]
 80016d6:	6861      	ldr	r1, [r4, #4]
 80016d8:	0092      	lsls	r2, r2, #2
 80016da:	0892      	lsrs	r2, r2, #2
 80016dc:	430a      	orrs	r2, r1
 80016de:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80016e0:	68da      	ldr	r2, [r3, #12]
 80016e2:	493d      	ldr	r1, [pc, #244]	; (80017d8 <HAL_ADC_Init+0x14c>)
 80016e4:	400a      	ands	r2, r1
 80016e6:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016e8:	7e21      	ldrb	r1, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80016ea:	7e62      	ldrb	r2, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016ec:	0389      	lsls	r1, r1, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80016ee:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016f0:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80016f2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80016f4:	7ea7      	ldrb	r7, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80016f6:	3a01      	subs	r2, #1
 80016f8:	1e55      	subs	r5, r2, #1
 80016fa:	41aa      	sbcs	r2, r5
 80016fc:	0315      	lsls	r5, r2, #12
 80016fe:	68e2      	ldr	r2, [r4, #12]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001700:	0378      	lsls	r0, r7, #13
 8001702:	4311      	orrs	r1, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001704:	6922      	ldr	r2, [r4, #16]
 8001706:	4301      	orrs	r1, r0
 8001708:	2a02      	cmp	r2, #2
 800170a:	d100      	bne.n	800170e <HAL_ADC_Init+0x82>
 800170c:	2604      	movs	r6, #4
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800170e:	2224      	movs	r2, #36	; 0x24
 8001710:	5ca2      	ldrb	r2, [r4, r2]
 8001712:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001714:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001716:	7ee1      	ldrb	r1, [r4, #27]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001718:	432a      	orrs	r2, r5
 800171a:	4332      	orrs	r2, r6
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800171c:	2901      	cmp	r1, #1
 800171e:	d04b      	beq.n	80017b8 <HAL_ADC_Init+0x12c>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001720:	20c2      	movs	r0, #194	; 0xc2
 8001722:	69e1      	ldr	r1, [r4, #28]
 8001724:	30ff      	adds	r0, #255	; 0xff
 8001726:	4281      	cmp	r1, r0
 8001728:	d002      	beq.n	8001730 <HAL_ADC_Init+0xa4>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800172a:	6a20      	ldr	r0, [r4, #32]
 800172c:	4301      	orrs	r1, r0
 800172e:	430a      	orrs	r2, r1
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001730:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001732:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001734:	4311      	orrs	r1, r2
 8001736:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001738:	2180      	movs	r1, #128	; 0x80
 800173a:	0549      	lsls	r1, r1, #21
 800173c:	428d      	cmp	r5, r1
 800173e:	d026      	beq.n	800178e <HAL_ADC_Init+0x102>
 8001740:	1e69      	subs	r1, r5, #1
 8001742:	2906      	cmp	r1, #6
 8001744:	d923      	bls.n	800178e <HAL_ADC_Init+0x102>
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	4924      	ldr	r1, [pc, #144]	; (80017dc <HAL_ADC_Init+0x150>)
 800174a:	400b      	ands	r3, r1
 800174c:	4293      	cmp	r3, r2
 800174e:	d029      	beq.n	80017a4 <HAL_ADC_Init+0x118>
      ADC_STATE_CLR_SET(hadc->State,
 8001750:	2212      	movs	r2, #18
 8001752:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      tmp_hal_status = HAL_ERROR;
 8001754:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8001756:	4393      	bics	r3, r2
 8001758:	3a02      	subs	r2, #2
 800175a:	4313      	orrs	r3, r2
 800175c:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800175e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001760:	3a0f      	subs	r2, #15
 8001762:	4313      	orrs	r3, r2
 8001764:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001766:	e004      	b.n	8001772 <HAL_ADC_Init+0xe6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001768:	2210      	movs	r2, #16
    tmp_hal_status = HAL_ERROR;
 800176a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800176c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800176e:	4313      	orrs	r3, r2
 8001770:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8001772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Lock = HAL_UNLOCKED;
 8001774:	2234      	movs	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8001776:	63c3      	str	r3, [r0, #60]	; 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8001778:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 800177a:	f7ff fbe1 	bl	8000f40 <HAL_ADC_MspInit>
 800177e:	e78d      	b.n	800169c <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001780:	6819      	ldr	r1, [r3, #0]
 8001782:	420a      	tst	r2, r1
 8001784:	d1ac      	bne.n	80016e0 <HAL_ADC_Init+0x54>
 8001786:	68da      	ldr	r2, [r3, #12]
 8001788:	0412      	lsls	r2, r2, #16
 800178a:	d4a9      	bmi.n	80016e0 <HAL_ADC_Init+0x54>
 800178c:	e79c      	b.n	80016c8 <HAL_ADC_Init+0x3c>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800178e:	2107      	movs	r1, #7
 8001790:	6958      	ldr	r0, [r3, #20]
 8001792:	4388      	bics	r0, r1
 8001794:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001796:	6958      	ldr	r0, [r3, #20]
 8001798:	4029      	ands	r1, r5
 800179a:	4301      	orrs	r1, r0
 800179c:	6159      	str	r1, [r3, #20]
 800179e:	e7d2      	b.n	8001746 <HAL_ADC_Init+0xba>
    return HAL_ERROR;
 80017a0:	2001      	movs	r0, #1
 80017a2:	e7e6      	b.n	8001772 <HAL_ADC_Init+0xe6>
      ADC_CLEAR_ERRORCODE(hadc);
 80017a4:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 80017a6:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 80017a8:	63e3      	str	r3, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 80017aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017ac:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 80017ae:	4393      	bics	r3, r2
 80017b0:	3a02      	subs	r2, #2
 80017b2:	4313      	orrs	r3, r2
 80017b4:	63a3      	str	r3, [r4, #56]	; 0x38
 80017b6:	e7dc      	b.n	8001772 <HAL_ADC_Init+0xe6>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017b8:	2f00      	cmp	r7, #0
 80017ba:	d103      	bne.n	80017c4 <HAL_ADC_Init+0x138>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80017bc:	2180      	movs	r1, #128	; 0x80
 80017be:	0249      	lsls	r1, r1, #9
 80017c0:	430a      	orrs	r2, r1
 80017c2:	e7ad      	b.n	8001720 <HAL_ADC_Init+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017c4:	2520      	movs	r5, #32
 80017c6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80017c8:	4328      	orrs	r0, r5
 80017ca:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017cc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80017ce:	4301      	orrs	r1, r0
 80017d0:	63e1      	str	r1, [r4, #60]	; 0x3c
 80017d2:	e7a5      	b.n	8001720 <HAL_ADC_Init+0x94>
 80017d4:	fffffefd 	.word	0xfffffefd
 80017d8:	fffe0219 	.word	0xfffe0219
 80017dc:	833fffe7 	.word	0x833fffe7

080017e0 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80017e0:	2334      	movs	r3, #52	; 0x34
{ 
 80017e2:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 80017e4:	5cc2      	ldrb	r2, [r0, r3]
{ 
 80017e6:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80017e8:	2a01      	cmp	r2, #1
 80017ea:	d014      	beq.n	8001816 <HAL_ADC_Stop+0x36>
 80017ec:	2501      	movs	r5, #1
 80017ee:	54c5      	strb	r5, [r0, r3]
  tmp_hal_status = ADC_ConversionStop(hadc);
 80017f0:	f7ff ff1a 	bl	8001628 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80017f4:	2800      	cmp	r0, #0
 80017f6:	d003      	beq.n	8001800 <HAL_ADC_Stop+0x20>
  __HAL_UNLOCK(hadc);
 80017f8:	2334      	movs	r3, #52	; 0x34
 80017fa:	2200      	movs	r2, #0
 80017fc:	54e2      	strb	r2, [r4, r3]
}
 80017fe:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8001800:	0020      	movs	r0, r4
 8001802:	f7ff fe73 	bl	80014ec <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001806:	2800      	cmp	r0, #0
 8001808:	d1f6      	bne.n	80017f8 <HAL_ADC_Stop+0x18>
      ADC_STATE_CLR_SET(hadc->State,
 800180a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800180c:	4a03      	ldr	r2, [pc, #12]	; (800181c <HAL_ADC_Stop+0x3c>)
 800180e:	4013      	ands	r3, r2
 8001810:	431d      	orrs	r5, r3
 8001812:	63a5      	str	r5, [r4, #56]	; 0x38
 8001814:	e7f0      	b.n	80017f8 <HAL_ADC_Stop+0x18>
  __HAL_LOCK(hadc);
 8001816:	2002      	movs	r0, #2
 8001818:	e7f1      	b.n	80017fe <HAL_ADC_Stop+0x1e>
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	fffffefe 	.word	0xfffffefe

08001820 <HAL_ADC_Start_DMA>:
{
 8001820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001822:	6805      	ldr	r5, [r0, #0]
{
 8001824:	000e      	movs	r6, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001826:	68a9      	ldr	r1, [r5, #8]
{
 8001828:	0004      	movs	r4, r0
 800182a:	0017      	movs	r7, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800182c:	074b      	lsls	r3, r1, #29
 800182e:	d436      	bmi.n	800189e <HAL_ADC_Start_DMA+0x7e>
    __HAL_LOCK(hadc);
 8001830:	2334      	movs	r3, #52	; 0x34
 8001832:	5cc2      	ldrb	r2, [r0, r3]
 8001834:	2a01      	cmp	r2, #1
 8001836:	d032      	beq.n	800189e <HAL_ADC_Start_DMA+0x7e>
 8001838:	2201      	movs	r2, #1
 800183a:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800183c:	7e43      	ldrb	r3, [r0, #25]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d004      	beq.n	800184c <HAL_ADC_Start_DMA+0x2c>
      tmp_hal_status = ADC_Enable(hadc);
 8001842:	f7ff fe97 	bl	8001574 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001846:	2800      	cmp	r0, #0
 8001848:	d128      	bne.n	800189c <HAL_ADC_Start_DMA+0x7c>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800184a:	6825      	ldr	r5, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800184c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800184e:	4a15      	ldr	r2, [pc, #84]	; (80018a4 <HAL_ADC_Start_DMA+0x84>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001850:	0029      	movs	r1, r5
      ADC_STATE_CLR_SET(hadc->State,
 8001852:	401a      	ands	r2, r3
 8001854:	2380      	movs	r3, #128	; 0x80
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	4313      	orrs	r3, r2
 800185a:	63a3      	str	r3, [r4, #56]	; 0x38
      __HAL_UNLOCK(hadc);
 800185c:	2234      	movs	r2, #52	; 0x34
      ADC_CLEAR_ERRORCODE(hadc);
 800185e:	2300      	movs	r3, #0
 8001860:	63e3      	str	r3, [r4, #60]	; 0x3c
      __HAL_UNLOCK(hadc);
 8001862:	54a3      	strb	r3, [r4, r2]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001864:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001866:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <HAL_ADC_Start_DMA+0x88>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001868:	3a24      	subs	r2, #36	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800186a:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800186c:	4b0f      	ldr	r3, [pc, #60]	; (80018ac <HAL_ADC_Start_DMA+0x8c>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800186e:	3140      	adds	r1, #64	; 0x40
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001870:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001872:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <HAL_ADC_Start_DMA+0x90>)
 8001874:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001876:	231c      	movs	r3, #28
 8001878:	602b      	str	r3, [r5, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800187a:	686b      	ldr	r3, [r5, #4]
 800187c:	4313      	orrs	r3, r2
 800187e:	606b      	str	r3, [r5, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001880:	68eb      	ldr	r3, [r5, #12]
 8001882:	3a0f      	subs	r2, #15
 8001884:	4313      	orrs	r3, r2
 8001886:	60eb      	str	r3, [r5, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001888:	0032      	movs	r2, r6
 800188a:	003b      	movs	r3, r7
 800188c:	f000 f9de 	bl	8001c4c <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001890:	2104      	movs	r1, #4
 8001892:	2000      	movs	r0, #0
 8001894:	6822      	ldr	r2, [r4, #0]
 8001896:	6893      	ldr	r3, [r2, #8]
 8001898:	430b      	orrs	r3, r1
 800189a:	6093      	str	r3, [r2, #8]
}
 800189c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_hal_status = HAL_BUSY;
 800189e:	2002      	movs	r0, #2
 80018a0:	e7fc      	b.n	800189c <HAL_ADC_Start_DMA+0x7c>
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	fffff0fe 	.word	0xfffff0fe
 80018a8:	080018b9 	.word	0x080018b9
 80018ac:	08001931 	.word	0x08001931
 80018b0:	08001941 	.word	0x08001941

080018b4 <HAL_ADC_ConvCpltCallback>:
 80018b4:	4770      	bx	lr
 80018b6:	46c0      	nop			; (mov r8, r8)

080018b8 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018b8:	2150      	movs	r1, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80018bc:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018c0:	4211      	tst	r1, r2
 80018c2:	d10e      	bne.n	80018e2 <ADC_DMAConvCplt+0x2a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80018c8:	0092      	lsls	r2, r2, #2
 80018ca:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018cc:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80018ce:	639a      	str	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	0109      	lsls	r1, r1, #4
 80018d4:	68d0      	ldr	r0, [r2, #12]
 80018d6:	4208      	tst	r0, r1
 80018d8:	d007      	beq.n	80018ea <ADC_DMAConvCplt+0x32>

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80018da:	0018      	movs	r0, r3
 80018dc:	f7ff ffea 	bl	80018b4 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80018e0:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80018e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	4798      	blx	r3
}
 80018e8:	e7fa      	b.n	80018e0 <ADC_DMAConvCplt+0x28>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018ea:	7e99      	ldrb	r1, [r3, #26]
 80018ec:	2900      	cmp	r1, #0
 80018ee:	d1f4      	bne.n	80018da <ADC_DMAConvCplt+0x22>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80018f0:	6811      	ldr	r1, [r2, #0]
 80018f2:	0709      	lsls	r1, r1, #28
 80018f4:	d5f1      	bpl.n	80018da <ADC_DMAConvCplt+0x22>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80018f6:	6891      	ldr	r1, [r2, #8]
 80018f8:	0749      	lsls	r1, r1, #29
 80018fa:	d40b      	bmi.n	8001914 <ADC_DMAConvCplt+0x5c>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80018fc:	200c      	movs	r0, #12
 80018fe:	6851      	ldr	r1, [r2, #4]
 8001900:	4381      	bics	r1, r0
 8001902:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8001904:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001906:	4908      	ldr	r1, [pc, #32]	; (8001928 <ADC_DMAConvCplt+0x70>)
 8001908:	400a      	ands	r2, r1
 800190a:	3104      	adds	r1, #4
 800190c:	31ff      	adds	r1, #255	; 0xff
 800190e:	430a      	orrs	r2, r1
 8001910:	639a      	str	r2, [r3, #56]	; 0x38
 8001912:	e7e2      	b.n	80018da <ADC_DMAConvCplt+0x22>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001914:	2120      	movs	r1, #32
 8001916:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001918:	430a      	orrs	r2, r1
 800191a:	639a      	str	r2, [r3, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800191c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800191e:	391f      	subs	r1, #31
 8001920:	430a      	orrs	r2, r1
 8001922:	63da      	str	r2, [r3, #60]	; 0x3c
 8001924:	e7d9      	b.n	80018da <ADC_DMAConvCplt+0x22>
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	fffffefe 	.word	0xfffffefe

0800192c <HAL_ADC_ConvHalfCpltCallback>:
 800192c:	4770      	bx	lr
 800192e:	46c0      	nop			; (mov r8, r8)

08001930 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001930:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001932:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001934:	f7ff fffa 	bl	800192c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001938:	bd10      	pop	{r4, pc}
 800193a:	46c0      	nop			; (mov r8, r8)

0800193c <HAL_ADC_ErrorCallback>:
 800193c:	4770      	bx	lr
 800193e:	46c0      	nop			; (mov r8, r8)

08001940 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001940:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001942:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8001944:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001946:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001948:	4313      	orrs	r3, r2
 800194a:	6383      	str	r3, [r0, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800194c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800194e:	3a3c      	subs	r2, #60	; 0x3c
 8001950:	4313      	orrs	r3, r2
 8001952:	63c3      	str	r3, [r0, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001954:	f7ff fff2 	bl	800193c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001958:	bd10      	pop	{r4, pc}
 800195a:	46c0      	nop			; (mov r8, r8)

0800195c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 800195c:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 800195e:	2234      	movs	r2, #52	; 0x34
{
 8001960:	b570      	push	{r4, r5, r6, lr}
 8001962:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001964:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001966:	5c83      	ldrb	r3, [r0, r2]
{
 8001968:	0004      	movs	r4, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800196a:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 800196c:	2b01      	cmp	r3, #1
 800196e:	d05f      	beq.n	8001a30 <HAL_ADC_ConfigChannel+0xd4>
 8001970:	2301      	movs	r3, #1
 8001972:	5483      	strb	r3, [r0, r2]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001974:	6802      	ldr	r2, [r0, #0]
 8001976:	6890      	ldr	r0, [r2, #8]
 8001978:	0740      	lsls	r0, r0, #29
 800197a:	d509      	bpl.n	8001990 <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800197c:	2220      	movs	r2, #32
    tmp_hal_status = HAL_ERROR;
 800197e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001980:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001982:	4313      	orrs	r3, r2
 8001984:	63a3      	str	r3, [r4, #56]	; 0x38
  __HAL_UNLOCK(hadc);
 8001986:	2334      	movs	r3, #52	; 0x34
 8001988:	2200      	movs	r2, #0
 800198a:	54e2      	strb	r2, [r4, r3]
}
 800198c:	b002      	add	sp, #8
 800198e:	bd70      	pop	{r4, r5, r6, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 8001990:	4835      	ldr	r0, [pc, #212]	; (8001a68 <HAL_ADC_ConfigChannel+0x10c>)
 8001992:	684e      	ldr	r6, [r1, #4]
 8001994:	4286      	cmp	r6, r0
 8001996:	d02f      	beq.n	80019f8 <HAL_ADC_ConfigChannel+0x9c>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001998:	6808      	ldr	r0, [r1, #0]
 800199a:	6a96      	ldr	r6, [r2, #40]	; 0x28
 800199c:	4083      	lsls	r3, r0
 800199e:	4333      	orrs	r3, r6
 80019a0:	6293      	str	r3, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80019a2:	2380      	movs	r3, #128	; 0x80
 80019a4:	055b      	lsls	r3, r3, #21
 80019a6:	429d      	cmp	r5, r3
 80019a8:	d00f      	beq.n	80019ca <HAL_ADC_ConfigChannel+0x6e>
 80019aa:	3d01      	subs	r5, #1
 80019ac:	2d06      	cmp	r5, #6
 80019ae:	d90c      	bls.n	80019ca <HAL_ADC_ConfigChannel+0x6e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80019b0:	2307      	movs	r3, #7
 80019b2:	688d      	ldr	r5, [r1, #8]
 80019b4:	6951      	ldr	r1, [r2, #20]
 80019b6:	4019      	ands	r1, r3
 80019b8:	428d      	cmp	r5, r1
 80019ba:	d006      	beq.n	80019ca <HAL_ADC_ConfigChannel+0x6e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80019bc:	6951      	ldr	r1, [r2, #20]
 80019be:	4399      	bics	r1, r3
 80019c0:	6151      	str	r1, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80019c2:	6951      	ldr	r1, [r2, #20]
 80019c4:	402b      	ands	r3, r5
 80019c6:	430b      	orrs	r3, r1
 80019c8:	6153      	str	r3, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019ca:	0003      	movs	r3, r0
 80019cc:	3b10      	subs	r3, #16
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d810      	bhi.n	80019f4 <HAL_ADC_ConfigChannel+0x98>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019d2:	4a26      	ldr	r2, [pc, #152]	; (8001a6c <HAL_ADC_ConfigChannel+0x110>)
 80019d4:	6813      	ldr	r3, [r2, #0]
 80019d6:	2810      	cmp	r0, #16
 80019d8:	d02e      	beq.n	8001a38 <HAL_ADC_ConfigChannel+0xdc>
 80019da:	3811      	subs	r0, #17
 80019dc:	1e41      	subs	r1, r0, #1
 80019de:	4188      	sbcs	r0, r1
 80019e0:	21c0      	movs	r1, #192	; 0xc0
 80019e2:	4240      	negs	r0, r0
 80019e4:	0409      	lsls	r1, r1, #16
 80019e6:	4008      	ands	r0, r1
 80019e8:	2180      	movs	r1, #128	; 0x80
 80019ea:	03c9      	lsls	r1, r1, #15
 80019ec:	468c      	mov	ip, r1
 80019ee:	4460      	add	r0, ip
 80019f0:	4318      	orrs	r0, r3
 80019f2:	6010      	str	r0, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019f4:	2000      	movs	r0, #0
 80019f6:	e7c6      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80019f8:	6809      	ldr	r1, [r1, #0]
 80019fa:	6a90      	ldr	r0, [r2, #40]	; 0x28
 80019fc:	408b      	lsls	r3, r1
 80019fe:	4398      	bics	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001a00:	000b      	movs	r3, r1
 8001a02:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001a04:	6290      	str	r0, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d8f4      	bhi.n	80019f4 <HAL_ADC_ConfigChannel+0x98>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a0a:	4b18      	ldr	r3, [pc, #96]	; (8001a6c <HAL_ADC_ConfigChannel+0x110>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	2910      	cmp	r1, #16
 8001a10:	d010      	beq.n	8001a34 <HAL_ADC_ConfigChannel+0xd8>
 8001a12:	3911      	subs	r1, #17
 8001a14:	424b      	negs	r3, r1
 8001a16:	414b      	adcs	r3, r1
 8001a18:	4259      	negs	r1, r3
 8001a1a:	23c0      	movs	r3, #192	; 0xc0
 8001a1c:	041b      	lsls	r3, r3, #16
 8001a1e:	4019      	ands	r1, r3
 8001a20:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <HAL_ADC_ConfigChannel+0x114>)
 8001a22:	469c      	mov	ip, r3
 8001a24:	4461      	add	r1, ip
 8001a26:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <HAL_ADC_ConfigChannel+0x110>)
 8001a28:	4011      	ands	r1, r2
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a2a:	2000      	movs	r0, #0
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a2c:	6019      	str	r1, [r3, #0]
 8001a2e:	e7aa      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 8001a30:	2002      	movs	r0, #2
 8001a32:	e7ab      	b.n	800198c <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a34:	490f      	ldr	r1, [pc, #60]	; (8001a74 <HAL_ADC_ConfigChannel+0x118>)
 8001a36:	e7f6      	b.n	8001a26 <HAL_ADC_ConfigChannel+0xca>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a38:	2180      	movs	r1, #128	; 0x80
 8001a3a:	0409      	lsls	r1, r1, #16
 8001a3c:	430b      	orrs	r3, r1
 8001a3e:	6013      	str	r3, [r2, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a40:	4b0d      	ldr	r3, [pc, #52]	; (8001a78 <HAL_ADC_ConfigChannel+0x11c>)
 8001a42:	490e      	ldr	r1, [pc, #56]	; (8001a7c <HAL_ADC_ConfigChannel+0x120>)
 8001a44:	6818      	ldr	r0, [r3, #0]
 8001a46:	f7fe fb69 	bl	800011c <__udivsi3>
 8001a4a:	0083      	lsls	r3, r0, #2
 8001a4c:	181b      	adds	r3, r3, r0
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001a52:	9b01      	ldr	r3, [sp, #4]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d0cd      	beq.n	80019f4 <HAL_ADC_ConfigChannel+0x98>
            wait_loop_index--;
 8001a58:	9b01      	ldr	r3, [sp, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001a5e:	9b01      	ldr	r3, [sp, #4]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d1f9      	bne.n	8001a58 <HAL_ADC_ConfigChannel+0xfc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a64:	2000      	movs	r0, #0
 8001a66:	e78e      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2a>
 8001a68:	00001001 	.word	0x00001001
 8001a6c:	40012708 	.word	0x40012708
 8001a70:	feffffff 	.word	0xfeffffff
 8001a74:	ff7fffff 	.word	0xff7fffff
 8001a78:	20000008 	.word	0x20000008
 8001a7c:	000f4240 	.word	0x000f4240

08001a80 <HAL_ADCEx_Calibration_Start>:
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a80:	2334      	movs	r3, #52	; 0x34
{
 8001a82:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8001a84:	5cc2      	ldrb	r2, [r0, r3]
{
 8001a86:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001a88:	2a01      	cmp	r2, #1
 8001a8a:	d04e      	beq.n	8001b2a <HAL_ADCEx_Calibration_Start+0xaa>
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	54c2      	strb	r2, [r0, r3]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a90:	6803      	ldr	r3, [r0, #0]
 8001a92:	3202      	adds	r2, #2
 8001a94:	6899      	ldr	r1, [r3, #8]
 8001a96:	400a      	ands	r2, r1
 8001a98:	2a01      	cmp	r2, #1
 8001a9a:	d105      	bne.n	8001aa8 <HAL_ADCEx_Calibration_Start+0x28>
 8001a9c:	6819      	ldr	r1, [r3, #0]
 8001a9e:	420a      	tst	r2, r1
 8001aa0:	d12e      	bne.n	8001b00 <HAL_ADCEx_Calibration_Start+0x80>
 8001aa2:	68da      	ldr	r2, [r3, #12]
 8001aa4:	0412      	lsls	r2, r2, #16
 8001aa6:	d42b      	bmi.n	8001b00 <HAL_ADCEx_Calibration_Start+0x80>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001aa8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001aaa:	4921      	ldr	r1, [pc, #132]	; (8001b30 <HAL_ADCEx_Calibration_Start+0xb0>)
 8001aac:	400a      	ands	r2, r1
 8001aae:	3106      	adds	r1, #6
 8001ab0:	31ff      	adds	r1, #255	; 0xff
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	63a2      	str	r2, [r4, #56]	; 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001ab6:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001ab8:	68da      	ldr	r2, [r3, #12]
 8001aba:	3101      	adds	r1, #1
 8001abc:	438a      	bics	r2, r1
 8001abe:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001ac0:	2280      	movs	r2, #128	; 0x80
 8001ac2:	6899      	ldr	r1, [r3, #8]
 8001ac4:	0612      	lsls	r2, r2, #24
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001aca:	f7ff fcf7 	bl	80014bc <HAL_GetTick>
 8001ace:	0005      	movs	r5, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001ad0:	6823      	ldr	r3, [r4, #0]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	2a00      	cmp	r2, #0
 8001ad6:	da1c      	bge.n	8001b12 <HAL_ADCEx_Calibration_Start+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001ad8:	f7ff fcf0 	bl	80014bc <HAL_GetTick>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001adc:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001ade:	1b40      	subs	r0, r0, r5
 8001ae0:	2802      	cmp	r0, #2
 8001ae2:	d9f6      	bls.n	8001ad2 <HAL_ADCEx_Calibration_Start+0x52>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001ae4:	689a      	ldr	r2, [r3, #8]
 8001ae6:	2a00      	cmp	r2, #0
 8001ae8:	daf3      	bge.n	8001ad2 <HAL_ADCEx_Calibration_Start+0x52>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001aea:	2212      	movs	r2, #18
 8001aec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);

          return HAL_ERROR;
 8001aee:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 8001af0:	4393      	bics	r3, r2
 8001af2:	3a02      	subs	r2, #2
 8001af4:	4313      	orrs	r3, r2
 8001af6:	63a3      	str	r3, [r4, #56]	; 0x38
          __HAL_UNLOCK(hadc);
 8001af8:	2200      	movs	r2, #0
 8001afa:	2334      	movs	r3, #52	; 0x34
 8001afc:	54e2      	strb	r2, [r4, r3]
          return HAL_ERROR;
 8001afe:	e007      	b.n	8001b10 <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b00:	2220      	movs	r2, #32
    
    tmp_hal_status = HAL_ERROR;
 8001b02:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b06:	4313      	orrs	r3, r2
 8001b08:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b0a:	2334      	movs	r3, #52	; 0x34
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8001b10:	bd70      	pop	{r4, r5, r6, pc}
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001b12:	2203      	movs	r2, #3
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001b14:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001b16:	4016      	ands	r6, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001b18:	430e      	orrs	r6, r1
 8001b1a:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8001b1c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b1e:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8001b20:	4393      	bics	r3, r2
 8001b22:	3a02      	subs	r2, #2
 8001b24:	4313      	orrs	r3, r2
 8001b26:	63a3      	str	r3, [r4, #56]	; 0x38
 8001b28:	e7ef      	b.n	8001b0a <HAL_ADCEx_Calibration_Start+0x8a>
  __HAL_LOCK(hadc);
 8001b2a:	2002      	movs	r0, #2
 8001b2c:	e7f0      	b.n	8001b10 <HAL_ADCEx_Calibration_Start+0x90>
 8001b2e:	46c0      	nop			; (mov r8, r8)
 8001b30:	fffffefd 	.word	0xfffffefd

08001b34 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b34:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8001b36:	2800      	cmp	r0, #0
 8001b38:	db14      	blt.n	8001b64 <HAL_NVIC_SetPriority+0x30>
 8001b3a:	4b15      	ldr	r3, [pc, #84]	; (8001b90 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	469c      	mov	ip, r3
 8001b40:	23ff      	movs	r3, #255	; 0xff
 8001b42:	0884      	lsrs	r4, r0, #2
 8001b44:	4010      	ands	r0, r2
 8001b46:	001a      	movs	r2, r3
 8001b48:	26c0      	movs	r6, #192	; 0xc0
 8001b4a:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b4c:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b4e:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b50:	400b      	ands	r3, r1
 8001b52:	4083      	lsls	r3, r0
 8001b54:	00a4      	lsls	r4, r4, #2
 8001b56:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b58:	00b6      	lsls	r6, r6, #2
 8001b5a:	59a5      	ldr	r5, [r4, r6]
 8001b5c:	4395      	bics	r5, r2
 8001b5e:	432b      	orrs	r3, r5
 8001b60:	51a3      	str	r3, [r4, r6]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8001b62:	bd70      	pop	{r4, r5, r6, pc}
 8001b64:	4a0b      	ldr	r2, [pc, #44]	; (8001b94 <HAL_NVIC_SetPriority+0x60>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b66:	230f      	movs	r3, #15
 8001b68:	4694      	mov	ip, r2
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	4003      	ands	r3, r0
 8001b6e:	4010      	ands	r0, r2
 8001b70:	32fc      	adds	r2, #252	; 0xfc
 8001b72:	0015      	movs	r5, r2
 8001b74:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b76:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b78:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b7a:	400a      	ands	r2, r1
 8001b7c:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b7e:	3b08      	subs	r3, #8
 8001b80:	089b      	lsrs	r3, r3, #2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4463      	add	r3, ip
 8001b86:	69dc      	ldr	r4, [r3, #28]
 8001b88:	43ac      	bics	r4, r5
 8001b8a:	4322      	orrs	r2, r4
 8001b8c:	61da      	str	r2, [r3, #28]
 8001b8e:	e7e8      	b.n	8001b62 <HAL_NVIC_SetPriority+0x2e>
 8001b90:	e000e100 	.word	0xe000e100
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001b98:	2800      	cmp	r0, #0
 8001b9a:	db05      	blt.n	8001ba8 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b9c:	231f      	movs	r3, #31
 8001b9e:	4018      	ands	r0, r3
 8001ba0:	3b1e      	subs	r3, #30
 8001ba2:	4083      	lsls	r3, r0
 8001ba4:	4a01      	ldr	r2, [pc, #4]	; (8001bac <HAL_NVIC_EnableIRQ+0x14>)
 8001ba6:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001ba8:	4770      	bx	lr
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	e000e100 	.word	0xe000e100

08001bb0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bb0:	2280      	movs	r2, #128	; 0x80
 8001bb2:	1e43      	subs	r3, r0, #1
 8001bb4:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bb6:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d20e      	bcs.n	8001bda <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bbc:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bbe:	4a07      	ldr	r2, [pc, #28]	; (8001bdc <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bc0:	4807      	ldr	r0, [pc, #28]	; (8001be0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bc2:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bc4:	6a03      	ldr	r3, [r0, #32]
 8001bc6:	0609      	lsls	r1, r1, #24
 8001bc8:	021b      	lsls	r3, r3, #8
 8001bca:	0a1b      	lsrs	r3, r3, #8
 8001bcc:	430b      	orrs	r3, r1
 8001bce:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bd0:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bd2:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bd4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bd6:	3307      	adds	r3, #7
 8001bd8:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001bda:	4770      	bx	lr
 8001bdc:	e000e010 	.word	0xe000e010
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001be4:	b570      	push	{r4, r5, r6, lr}
 8001be6:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001be8:	d027      	beq.n	8001c3a <HAL_DMA_Init+0x56>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bea:	2521      	movs	r5, #33	; 0x21
 8001bec:	2302      	movs	r3, #2
 8001bee:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bf0:	6800      	ldr	r0, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bf2:	4a13      	ldr	r2, [pc, #76]	; (8001c40 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8001bf4:	6803      	ldr	r3, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bf6:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bf8:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8001bfa:	6863      	ldr	r3, [r4, #4]
 8001bfc:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bfe:	68e1      	ldr	r1, [r4, #12]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	6921      	ldr	r1, [r4, #16]
 8001c04:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c06:	6961      	ldr	r1, [r4, #20]
 8001c08:	430b      	orrs	r3, r1
 8001c0a:	69a1      	ldr	r1, [r4, #24]
 8001c0c:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c0e:	69e1      	ldr	r1, [r4, #28]
 8001c10:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8001c12:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c14:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <HAL_DMA_Init+0x60>)
 8001c18:	2114      	movs	r1, #20
 8001c1a:	469c      	mov	ip, r3
 8001c1c:	4460      	add	r0, ip
 8001c1e:	f7fe fa7d 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8001c22:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <HAL_DMA_Init+0x64>)
  hdma->State = HAL_DMA_STATE_READY;
 8001c24:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 8001c26:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c28:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c2a:	0080      	lsls	r0, r0, #2
 8001c2c:	6420      	str	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8001c2e:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c30:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001c32:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8001c34:	321f      	adds	r2, #31
 8001c36:	54a3      	strb	r3, [r4, r2]
}
 8001c38:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	e7fc      	b.n	8001c38 <HAL_DMA_Init+0x54>
 8001c3e:	46c0      	nop			; (mov r8, r8)
 8001c40:	ffffc00f 	.word	0xffffc00f
 8001c44:	bffdfff8 	.word	0xbffdfff8
 8001c48:	40020000 	.word	0x40020000

08001c4c <HAL_DMA_Start_IT>:
{
 8001c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001c4e:	2420      	movs	r4, #32
 8001c50:	5d05      	ldrb	r5, [r0, r4]
 8001c52:	2d01      	cmp	r5, #1
 8001c54:	d037      	beq.n	8001cc6 <HAL_DMA_Start_IT+0x7a>
 8001c56:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8001c58:	2721      	movs	r7, #33	; 0x21
  __HAL_LOCK(hdma);
 8001c5a:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8001c5c:	5dc5      	ldrb	r5, [r0, r7]
 8001c5e:	b2ee      	uxtb	r6, r5
 8001c60:	2d01      	cmp	r5, #1
 8001c62:	d003      	beq.n	8001c6c <HAL_DMA_Start_IT+0x20>
    __HAL_UNLOCK(hdma);
 8001c64:	2300      	movs	r3, #0
 8001c66:	5503      	strb	r3, [r0, r4]
    status = HAL_BUSY;
 8001c68:	2002      	movs	r0, #2
}
 8001c6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c6c:	3c1e      	subs	r4, #30
 8001c6e:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c70:	2400      	movs	r4, #0
 8001c72:	6384      	str	r4, [r0, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c74:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c76:	6c07      	ldr	r7, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c78:	6825      	ldr	r5, [r4, #0]
 8001c7a:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c7c:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c7e:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c80:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8001c82:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8001c84:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c86:	6843      	ldr	r3, [r0, #4]
 8001c88:	2b10      	cmp	r3, #16
 8001c8a:	d00e      	beq.n	8001caa <HAL_DMA_Start_IT+0x5e>
    if (NULL != hdma->XferHalfCpltCallback)
 8001c8c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = SrcAddress;
 8001c8e:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c90:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00e      	beq.n	8001cb4 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c96:	220e      	movs	r2, #14
 8001c98:	6823      	ldr	r3, [r4, #0]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ca2:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	6023      	str	r3, [r4, #0]
 8001ca8:	e7df      	b.n	8001c6a <HAL_DMA_Start_IT+0x1e>
    if (NULL != hdma->XferHalfCpltCallback)
 8001caa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 8001cac:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001cae:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1f0      	bne.n	8001c96 <HAL_DMA_Start_IT+0x4a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001cb4:	220a      	movs	r2, #10
 8001cb6:	6823      	ldr	r3, [r4, #0]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001cbc:	6823      	ldr	r3, [r4, #0]
 8001cbe:	3a06      	subs	r2, #6
 8001cc0:	4393      	bics	r3, r2
 8001cc2:	6023      	str	r3, [r4, #0]
 8001cc4:	e7eb      	b.n	8001c9e <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	e7cf      	b.n	8001c6a <HAL_DMA_Start_IT+0x1e>
 8001cca:	46c0      	nop			; (mov r8, r8)

08001ccc <HAL_DMA_Abort>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ccc:	2321      	movs	r3, #33	; 0x21
{
 8001cce:	b530      	push	{r4, r5, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001cd0:	5cc2      	ldrb	r2, [r0, r3]
 8001cd2:	2a02      	cmp	r2, #2
 8001cd4:	d006      	beq.n	8001ce4 <HAL_DMA_Abort+0x18>
    __HAL_UNLOCK(hdma);
 8001cd6:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cd8:	3b1d      	subs	r3, #29
 8001cda:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001cdc:	331c      	adds	r3, #28
 8001cde:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 8001ce0:	2001      	movs	r0, #1
}
 8001ce2:	bd30      	pop	{r4, r5, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ce4:	240e      	movs	r4, #14
 8001ce6:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001ce8:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001cea:	6811      	ldr	r1, [r2, #0]
 8001cec:	43a1      	bics	r1, r4
 8001cee:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	6814      	ldr	r4, [r2, #0]
 8001cf4:	438c      	bics	r4, r1
 8001cf6:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001cf8:	000c      	movs	r4, r1
 8001cfa:	40ac      	lsls	r4, r5
 8001cfc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001cfe:	6054      	str	r4, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8001d00:	54c1      	strb	r1, [r0, r3]
  __HAL_UNLOCK(hdma);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2320      	movs	r3, #32
 8001d06:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8001d08:	2000      	movs	r0, #0
 8001d0a:	e7ea      	b.n	8001ce2 <HAL_DMA_Abort+0x16>

08001d0c <HAL_DMA_Abort_IT>:
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001d0c:	2321      	movs	r3, #33	; 0x21
{
 8001d0e:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001d10:	5cc2      	ldrb	r2, [r0, r3]
 8001d12:	2a02      	cmp	r2, #2
 8001d14:	d003      	beq.n	8001d1e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d16:	3b1d      	subs	r3, #29
 8001d18:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001d1a:	2001      	movs	r0, #1
}
 8001d1c:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d1e:	240e      	movs	r4, #14
 8001d20:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d22:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d24:	6811      	ldr	r1, [r2, #0]
 8001d26:	43a1      	bics	r1, r4
 8001d28:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	6814      	ldr	r4, [r2, #0]
 8001d2e:	438c      	bics	r4, r1
 8001d30:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d32:	000c      	movs	r4, r1
 8001d34:	40ac      	lsls	r4, r5
 8001d36:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001d38:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001d3a:	54c1      	strb	r1, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	2320      	movs	r3, #32
 8001d40:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 8001d42:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d002      	beq.n	8001d4e <HAL_DMA_Abort_IT+0x42>
      hdma->XferAbortCallback(hdma);
 8001d48:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	e7e6      	b.n	8001d1c <HAL_DMA_Abort_IT+0x10>
 8001d4e:	2000      	movs	r0, #0
 8001d50:	e7e4      	b.n	8001d1c <HAL_DMA_Abort_IT+0x10>
 8001d52:	46c0      	nop			; (mov r8, r8)

08001d54 <HAL_DMA_IRQHandler>:
{
 8001d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d56:	2404      	movs	r4, #4
 8001d58:	0026      	movs	r6, r4
 8001d5a:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d5c:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d5e:	409e      	lsls	r6, r3
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d60:	682a      	ldr	r2, [r5, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001d62:	6801      	ldr	r1, [r0, #0]
 8001d64:	680f      	ldr	r7, [r1, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d66:	4232      	tst	r2, r6
 8001d68:	d00d      	beq.n	8001d86 <HAL_DMA_IRQHandler+0x32>
 8001d6a:	423c      	tst	r4, r7
 8001d6c:	d00b      	beq.n	8001d86 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d6e:	680b      	ldr	r3, [r1, #0]
 8001d70:	069b      	lsls	r3, r3, #26
 8001d72:	d402      	bmi.n	8001d7a <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d74:	680b      	ldr	r3, [r1, #0]
 8001d76:	43a3      	bics	r3, r4
 8001d78:	600b      	str	r3, [r1, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8001d7a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001d7c:	606e      	str	r6, [r5, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d000      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8001d82:	4798      	blx	r3
}
 8001d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001d86:	2402      	movs	r4, #2
 8001d88:	0026      	movs	r6, r4
 8001d8a:	409e      	lsls	r6, r3
 8001d8c:	4232      	tst	r2, r6
 8001d8e:	d014      	beq.n	8001dba <HAL_DMA_IRQHandler+0x66>
 8001d90:	423c      	tst	r4, r7
 8001d92:	d012      	beq.n	8001dba <HAL_DMA_IRQHandler+0x66>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d94:	680b      	ldr	r3, [r1, #0]
 8001d96:	069b      	lsls	r3, r3, #26
 8001d98:	d406      	bmi.n	8001da8 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001d9a:	220a      	movs	r2, #10
 8001d9c:	680b      	ldr	r3, [r1, #0]
 8001d9e:	4393      	bics	r3, r2
 8001da0:	600b      	str	r3, [r1, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001da2:	2321      	movs	r3, #33	; 0x21
 8001da4:	3a09      	subs	r2, #9
 8001da6:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001da8:	2320      	movs	r3, #32
 8001daa:	2200      	movs	r2, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001dac:	606e      	str	r6, [r5, #4]
    __HAL_UNLOCK(hdma);
 8001dae:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferCpltCallback != NULL)
 8001db0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d0e6      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8001db6:	4798      	blx	r3
 8001db8:	e7e4      	b.n	8001d84 <HAL_DMA_IRQHandler+0x30>
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001dba:	2408      	movs	r4, #8
 8001dbc:	0026      	movs	r6, r4
 8001dbe:	409e      	lsls	r6, r3
 8001dc0:	4232      	tst	r2, r6
 8001dc2:	d0df      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x30>
 8001dc4:	423c      	tst	r4, r7
 8001dc6:	d0dd      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x30>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001dc8:	680a      	ldr	r2, [r1, #0]
 8001dca:	3406      	adds	r4, #6
 8001dcc:	43a2      	bics	r2, r4
 8001dce:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	0011      	movs	r1, r2
 8001dd4:	4099      	lsls	r1, r3
    hdma->State = HAL_DMA_STATE_READY;
 8001dd6:	2321      	movs	r3, #33	; 0x21
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001dd8:	6069      	str	r1, [r5, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dda:	6382      	str	r2, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001ddc:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001dde:	2200      	movs	r2, #0
 8001de0:	3b01      	subs	r3, #1
 8001de2:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8001de4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d0cc      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8001dea:	4798      	blx	r3
 8001dec:	e7ca      	b.n	8001d84 <HAL_DMA_IRQHandler+0x30>
 8001dee:	46c0      	nop			; (mov r8, r8)

08001df0 <HAL_DMA_GetState>:
  return hdma->State;
 8001df0:	2321      	movs	r3, #33	; 0x21
 8001df2:	5cc0      	ldrb	r0, [r0, r3]
 8001df4:	b2c0      	uxtb	r0, r0
}
 8001df6:	4770      	bx	lr

08001df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001df8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dfa:	46de      	mov	lr, fp
 8001dfc:	4657      	mov	r7, sl
 8001dfe:	464e      	mov	r6, r9
 8001e00:	4645      	mov	r5, r8
 8001e02:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e04:	680c      	ldr	r4, [r1, #0]
{
 8001e06:	468c      	mov	ip, r1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e08:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8001e0a:	2300      	movs	r3, #0
{
 8001e0c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e0e:	2c00      	cmp	r4, #0
 8001e10:	d100      	bne.n	8001e14 <HAL_GPIO_Init+0x1c>
 8001e12:	e082      	b.n	8001f1a <HAL_GPIO_Init+0x122>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e14:	4979      	ldr	r1, [pc, #484]	; (8001ffc <HAL_GPIO_Init+0x204>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e16:	4f7a      	ldr	r7, [pc, #488]	; (8002000 <HAL_GPIO_Init+0x208>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e18:	468b      	mov	fp, r1
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e1a:	4661      	mov	r1, ip
 8001e1c:	9103      	str	r1, [sp, #12]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e1e:	2501      	movs	r5, #1
 8001e20:	0021      	movs	r1, r4
 8001e22:	409d      	lsls	r5, r3
 8001e24:	4029      	ands	r1, r5
 8001e26:	9101      	str	r1, [sp, #4]
    if (iocurrent != 0x00u)
 8001e28:	422c      	tst	r4, r5
 8001e2a:	d070      	beq.n	8001f0e <HAL_GPIO_Init+0x116>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e2c:	9903      	ldr	r1, [sp, #12]
 8001e2e:	6849      	ldr	r1, [r1, #4]
 8001e30:	468a      	mov	sl, r1
 8001e32:	2103      	movs	r1, #3
 8001e34:	4656      	mov	r6, sl
 8001e36:	4031      	ands	r1, r6
 8001e38:	468c      	mov	ip, r1
 8001e3a:	3901      	subs	r1, #1
 8001e3c:	2901      	cmp	r1, #1
 8001e3e:	d800      	bhi.n	8001e42 <HAL_GPIO_Init+0x4a>
 8001e40:	e072      	b.n	8001f28 <HAL_GPIO_Init+0x130>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e42:	4661      	mov	r1, ip
 8001e44:	2903      	cmp	r1, #3
 8001e46:	d000      	beq.n	8001e4a <HAL_GPIO_Init+0x52>
 8001e48:	e0b7      	b.n	8001fba <HAL_GPIO_Init+0x1c2>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e4a:	4665      	mov	r5, ip
 8001e4c:	4095      	lsls	r5, r2
 8001e4e:	43e9      	mvns	r1, r5
 8001e50:	9102      	str	r1, [sp, #8]
      temp = GPIOx->MODER;
 8001e52:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e54:	9902      	ldr	r1, [sp, #8]
 8001e56:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e58:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e5a:	25c0      	movs	r5, #192	; 0xc0
      GPIOx->MODER = temp;
 8001e5c:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e5e:	4651      	mov	r1, sl
 8001e60:	02ad      	lsls	r5, r5, #10
 8001e62:	4229      	tst	r1, r5
 8001e64:	d053      	beq.n	8001f0e <HAL_GPIO_Init+0x116>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e66:	4659      	mov	r1, fp
 8001e68:	2501      	movs	r5, #1
 8001e6a:	465e      	mov	r6, fp
 8001e6c:	6989      	ldr	r1, [r1, #24]
 8001e6e:	4329      	orrs	r1, r5
 8001e70:	61b1      	str	r1, [r6, #24]
 8001e72:	69b1      	ldr	r1, [r6, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e74:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e76:	4029      	ands	r1, r5
 8001e78:	4d62      	ldr	r5, [pc, #392]	; (8002004 <HAL_GPIO_Init+0x20c>)
 8001e7a:	9105      	str	r1, [sp, #20]
 8001e7c:	46ac      	mov	ip, r5
 8001e7e:	9905      	ldr	r1, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e80:	401e      	ands	r6, r3
        temp = SYSCFG->EXTICR[position >> 2u];
 8001e82:	0899      	lsrs	r1, r3, #2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e84:	00b6      	lsls	r6, r6, #2
 8001e86:	0089      	lsls	r1, r1, #2
 8001e88:	4461      	add	r1, ip
 8001e8a:	46b4      	mov	ip, r6
        temp = SYSCFG->EXTICR[position >> 2u];
 8001e8c:	688d      	ldr	r5, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e8e:	260f      	movs	r6, #15
        temp = SYSCFG->EXTICR[position >> 2u];
 8001e90:	46a9      	mov	r9, r5
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e92:	4665      	mov	r5, ip
 8001e94:	40ae      	lsls	r6, r5
 8001e96:	0035      	movs	r5, r6
 8001e98:	464e      	mov	r6, r9
 8001e9a:	43ae      	bics	r6, r5
 8001e9c:	46b1      	mov	r9, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e9e:	2690      	movs	r6, #144	; 0x90
 8001ea0:	05f6      	lsls	r6, r6, #23
 8001ea2:	42b0      	cmp	r0, r6
 8001ea4:	d00e      	beq.n	8001ec4 <HAL_GPIO_Init+0xcc>
 8001ea6:	4e58      	ldr	r6, [pc, #352]	; (8002008 <HAL_GPIO_Init+0x210>)
 8001ea8:	42b0      	cmp	r0, r6
 8001eaa:	d100      	bne.n	8001eae <HAL_GPIO_Init+0xb6>
 8001eac:	e097      	b.n	8001fde <HAL_GPIO_Init+0x1e6>
 8001eae:	4e57      	ldr	r6, [pc, #348]	; (800200c <HAL_GPIO_Init+0x214>)
 8001eb0:	42b0      	cmp	r0, r6
 8001eb2:	d100      	bne.n	8001eb6 <HAL_GPIO_Init+0xbe>
 8001eb4:	e09a      	b.n	8001fec <HAL_GPIO_Init+0x1f4>
 8001eb6:	4665      	mov	r5, ip
 8001eb8:	2605      	movs	r6, #5
 8001eba:	40ae      	lsls	r6, r5
 8001ebc:	0035      	movs	r5, r6
 8001ebe:	464e      	mov	r6, r9
 8001ec0:	432e      	orrs	r6, r5
 8001ec2:	46b1      	mov	r9, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ec4:	464d      	mov	r5, r9
 8001ec6:	608d      	str	r5, [r1, #8]
        temp &= ~(iocurrent);
 8001ec8:	9d01      	ldr	r5, [sp, #4]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001eca:	2680      	movs	r6, #128	; 0x80
        temp &= ~(iocurrent);
 8001ecc:	43ed      	mvns	r5, r5
 8001ece:	46ac      	mov	ip, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ed0:	4655      	mov	r5, sl
 8001ed2:	0376      	lsls	r6, r6, #13
        temp = EXTI->RTSR;
 8001ed4:	68b9      	ldr	r1, [r7, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ed6:	4235      	tst	r5, r6
 8001ed8:	d000      	beq.n	8001edc <HAL_GPIO_Init+0xe4>
 8001eda:	e07d      	b.n	8001fd8 <HAL_GPIO_Init+0x1e0>
        temp &= ~(iocurrent);
 8001edc:	4665      	mov	r5, ip
 8001ede:	4029      	ands	r1, r5
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ee0:	4655      	mov	r5, sl
        EXTI->RTSR = temp;
 8001ee2:	60b9      	str	r1, [r7, #8]
        temp = EXTI->FTSR;
 8001ee4:	68f9      	ldr	r1, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ee6:	02ad      	lsls	r5, r5, #10
 8001ee8:	d500      	bpl.n	8001eec <HAL_GPIO_Init+0xf4>
 8001eea:	e072      	b.n	8001fd2 <HAL_GPIO_Init+0x1da>
        temp &= ~(iocurrent);
 8001eec:	4665      	mov	r5, ip
 8001eee:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8001ef0:	60f9      	str	r1, [r7, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ef2:	4651      	mov	r1, sl
        temp = EXTI->EMR;
 8001ef4:	687d      	ldr	r5, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ef6:	0389      	lsls	r1, r1, #14
 8001ef8:	d468      	bmi.n	8001fcc <HAL_GPIO_Init+0x1d4>
        temp &= ~(iocurrent);
 8001efa:	4661      	mov	r1, ip
 8001efc:	400d      	ands	r5, r1
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8001efe:	607d      	str	r5, [r7, #4]

        temp = EXTI->IMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f00:	4655      	mov	r5, sl
        temp = EXTI->IMR;
 8001f02:	6839      	ldr	r1, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f04:	03ed      	lsls	r5, r5, #15
 8001f06:	d45d      	bmi.n	8001fc4 <HAL_GPIO_Init+0x1cc>
        temp &= ~(iocurrent);
 8001f08:	4665      	mov	r5, ip
 8001f0a:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8001f0c:	6039      	str	r1, [r7, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f0e:	0021      	movs	r1, r4
      }
    }

    position++;
 8001f10:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f12:	40d9      	lsrs	r1, r3
 8001f14:	3202      	adds	r2, #2
 8001f16:	2900      	cmp	r1, #0
 8001f18:	d181      	bne.n	8001e1e <HAL_GPIO_Init+0x26>
  } 
}
 8001f1a:	b007      	add	sp, #28
 8001f1c:	bcf0      	pop	{r4, r5, r6, r7}
 8001f1e:	46bb      	mov	fp, r7
 8001f20:	46b2      	mov	sl, r6
 8001f22:	46a9      	mov	r9, r5
 8001f24:	46a0      	mov	r8, r4
 8001f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8001f28:	6881      	ldr	r1, [r0, #8]
 8001f2a:	4689      	mov	r9, r1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f2c:	2103      	movs	r1, #3
 8001f2e:	4091      	lsls	r1, r2
 8001f30:	43ce      	mvns	r6, r1
 8001f32:	9602      	str	r6, [sp, #8]
 8001f34:	464e      	mov	r6, r9
 8001f36:	438e      	bics	r6, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f38:	9903      	ldr	r1, [sp, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f3a:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f3c:	68ce      	ldr	r6, [r1, #12]
 8001f3e:	4096      	lsls	r6, r2
 8001f40:	46b0      	mov	r8, r6
 8001f42:	464e      	mov	r6, r9
 8001f44:	4641      	mov	r1, r8
 8001f46:	430e      	orrs	r6, r1
        GPIOx->OSPEEDR = temp;
 8001f48:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001f4a:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f4c:	000e      	movs	r6, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f4e:	4651      	mov	r1, sl
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f50:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f52:	090d      	lsrs	r5, r1, #4
 8001f54:	2101      	movs	r1, #1
 8001f56:	400d      	ands	r5, r1
 8001f58:	409d      	lsls	r5, r3
 8001f5a:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8001f5c:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 8001f5e:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f60:	9902      	ldr	r1, [sp, #8]
 8001f62:	400d      	ands	r5, r1
 8001f64:	46a8      	mov	r8, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f66:	9903      	ldr	r1, [sp, #12]
 8001f68:	4646      	mov	r6, r8
 8001f6a:	688d      	ldr	r5, [r1, #8]
 8001f6c:	4095      	lsls	r5, r2
 8001f6e:	4335      	orrs	r5, r6
        GPIOx->PUPDR = temp;
 8001f70:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f72:	4666      	mov	r6, ip
 8001f74:	4665      	mov	r5, ip
 8001f76:	4095      	lsls	r5, r2
 8001f78:	2e02      	cmp	r6, #2
 8001f7a:	d000      	beq.n	8001f7e <HAL_GPIO_Init+0x186>
 8001f7c:	e769      	b.n	8001e52 <HAL_GPIO_Init+0x5a>
        temp = GPIOx->AFR[position >> 3u];
 8001f7e:	08d9      	lsrs	r1, r3, #3
 8001f80:	0089      	lsls	r1, r1, #2
 8001f82:	468c      	mov	ip, r1
 8001f84:	4484      	add	ip, r0
 8001f86:	4661      	mov	r1, ip
 8001f88:	6a09      	ldr	r1, [r1, #32]
 8001f8a:	4689      	mov	r9, r1
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f8c:	2107      	movs	r1, #7
 8001f8e:	000e      	movs	r6, r1
 8001f90:	401e      	ands	r6, r3
 8001f92:	00b1      	lsls	r1, r6, #2
 8001f94:	260f      	movs	r6, #15
 8001f96:	4688      	mov	r8, r1
 8001f98:	408e      	lsls	r6, r1
 8001f9a:	4649      	mov	r1, r9
 8001f9c:	43b1      	bics	r1, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f9e:	4646      	mov	r6, r8
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fa0:	4689      	mov	r9, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fa2:	9903      	ldr	r1, [sp, #12]
 8001fa4:	6909      	ldr	r1, [r1, #16]
 8001fa6:	40b1      	lsls	r1, r6
 8001fa8:	4688      	mov	r8, r1
 8001faa:	4649      	mov	r1, r9
 8001fac:	4646      	mov	r6, r8
 8001fae:	4331      	orrs	r1, r6
 8001fb0:	4689      	mov	r9, r1
        GPIOx->AFR[position >> 3u] = temp;
 8001fb2:	4661      	mov	r1, ip
 8001fb4:	464e      	mov	r6, r9
 8001fb6:	620e      	str	r6, [r1, #32]
 8001fb8:	e74b      	b.n	8001e52 <HAL_GPIO_Init+0x5a>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001fba:	2103      	movs	r1, #3
 8001fbc:	4091      	lsls	r1, r2
 8001fbe:	43c9      	mvns	r1, r1
 8001fc0:	9102      	str	r1, [sp, #8]
 8001fc2:	e7cc      	b.n	8001f5e <HAL_GPIO_Init+0x166>
          temp |= iocurrent;
 8001fc4:	9d01      	ldr	r5, [sp, #4]
 8001fc6:	430d      	orrs	r5, r1
 8001fc8:	0029      	movs	r1, r5
 8001fca:	e79f      	b.n	8001f0c <HAL_GPIO_Init+0x114>
          temp |= iocurrent;
 8001fcc:	9901      	ldr	r1, [sp, #4]
 8001fce:	430d      	orrs	r5, r1
 8001fd0:	e795      	b.n	8001efe <HAL_GPIO_Init+0x106>
          temp |= iocurrent;
 8001fd2:	9d01      	ldr	r5, [sp, #4]
 8001fd4:	4329      	orrs	r1, r5
 8001fd6:	e78b      	b.n	8001ef0 <HAL_GPIO_Init+0xf8>
          temp |= iocurrent;
 8001fd8:	9d01      	ldr	r5, [sp, #4]
 8001fda:	4329      	orrs	r1, r5
 8001fdc:	e780      	b.n	8001ee0 <HAL_GPIO_Init+0xe8>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fde:	4666      	mov	r6, ip
 8001fe0:	2501      	movs	r5, #1
 8001fe2:	40b5      	lsls	r5, r6
 8001fe4:	464e      	mov	r6, r9
 8001fe6:	432e      	orrs	r6, r5
 8001fe8:	46b1      	mov	r9, r6
 8001fea:	e76b      	b.n	8001ec4 <HAL_GPIO_Init+0xcc>
 8001fec:	4666      	mov	r6, ip
 8001fee:	2502      	movs	r5, #2
 8001ff0:	40b5      	lsls	r5, r6
 8001ff2:	464e      	mov	r6, r9
 8001ff4:	432e      	orrs	r6, r5
 8001ff6:	46b1      	mov	r9, r6
 8001ff8:	e764      	b.n	8001ec4 <HAL_GPIO_Init+0xcc>
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40010400 	.word	0x40010400
 8002004:	40010000 	.word	0x40010000
 8002008:	48000400 	.word	0x48000400
 800200c:	48000800 	.word	0x48000800

08002010 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002010:	2a00      	cmp	r2, #0
 8002012:	d001      	beq.n	8002018 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002014:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002016:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002018:	6281      	str	r1, [r0, #40]	; 0x28
}
 800201a:	e7fc      	b.n	8002016 <HAL_GPIO_WritePin+0x6>

0800201c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800201c:	b510      	push	{r4, lr}
 800201e:	1e04      	subs	r4, r0, #0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002020:	d04d      	beq.n	80020be <HAL_I2C_Init+0xa2>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002022:	2341      	movs	r3, #65	; 0x41
 8002024:	5cc3      	ldrb	r3, [r0, r3]
 8002026:	b2da      	uxtb	r2, r3
 8002028:	2b00      	cmp	r3, #0
 800202a:	d043      	beq.n	80020b4 <HAL_I2C_Init+0x98>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800202c:	2341      	movs	r3, #65	; 0x41
 800202e:	2224      	movs	r2, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002030:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002032:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8002034:	6823      	ldr	r3, [r4, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	438a      	bics	r2, r1
 800203a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800203c:	6861      	ldr	r1, [r4, #4]
 800203e:	4a21      	ldr	r2, [pc, #132]	; (80020c4 <HAL_I2C_Init+0xa8>)
 8002040:	400a      	ands	r2, r1
 8002042:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	4920      	ldr	r1, [pc, #128]	; (80020c8 <HAL_I2C_Init+0xac>)
 8002048:	400a      	ands	r2, r1
 800204a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800204c:	68e2      	ldr	r2, [r4, #12]
 800204e:	2a01      	cmp	r2, #1
 8002050:	d02a      	beq.n	80020a8 <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002052:	2184      	movs	r1, #132	; 0x84
 8002054:	68a0      	ldr	r0, [r4, #8]
 8002056:	0209      	lsls	r1, r1, #8
 8002058:	4301      	orrs	r1, r0
 800205a:	6099      	str	r1, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800205c:	2a02      	cmp	r2, #2
 800205e:	d102      	bne.n	8002066 <HAL_I2C_Init+0x4a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002060:	2280      	movs	r2, #128	; 0x80
 8002062:	0112      	lsls	r2, r2, #4
 8002064:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002066:	6859      	ldr	r1, [r3, #4]
 8002068:	4a18      	ldr	r2, [pc, #96]	; (80020cc <HAL_I2C_Init+0xb0>)
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 800206a:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800206c:	430a      	orrs	r2, r1
 800206e:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002070:	68da      	ldr	r2, [r3, #12]
 8002072:	4915      	ldr	r1, [pc, #84]	; (80020c8 <HAL_I2C_Init+0xac>)
 8002074:	400a      	ands	r2, r1
 8002076:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002078:	6961      	ldr	r1, [r4, #20]
 800207a:	6922      	ldr	r2, [r4, #16]
 800207c:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 800207e:	69a1      	ldr	r1, [r4, #24]
 8002080:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002082:	430a      	orrs	r2, r1
 8002084:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002086:	6a21      	ldr	r1, [r4, #32]
 8002088:	69e2      	ldr	r2, [r4, #28]
 800208a:	430a      	orrs	r2, r1
  __HAL_I2C_ENABLE(hi2c);
 800208c:	2101      	movs	r1, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800208e:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	430a      	orrs	r2, r1
 8002094:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002096:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002098:	2241      	movs	r2, #65	; 0x41
 800209a:	311f      	adds	r1, #31
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800209c:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800209e:	54a1      	strb	r1, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020a0:	3201      	adds	r2, #1
  hi2c->PreviousState = I2C_STATE_NONE;
 80020a2:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020a4:	54a3      	strb	r3, [r4, r2]
}
 80020a6:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020a8:	2280      	movs	r2, #128	; 0x80
 80020aa:	68a1      	ldr	r1, [r4, #8]
 80020ac:	0212      	lsls	r2, r2, #8
 80020ae:	430a      	orrs	r2, r1
 80020b0:	609a      	str	r2, [r3, #8]
 80020b2:	e7d8      	b.n	8002066 <HAL_I2C_Init+0x4a>
    hi2c->Lock = HAL_UNLOCKED;
 80020b4:	3340      	adds	r3, #64	; 0x40
 80020b6:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 80020b8:	f7fe ffa4 	bl	8001004 <HAL_I2C_MspInit>
 80020bc:	e7b6      	b.n	800202c <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 80020be:	2001      	movs	r0, #1
 80020c0:	e7f1      	b.n	80020a6 <HAL_I2C_Init+0x8a>
 80020c2:	46c0      	nop			; (mov r8, r8)
 80020c4:	f0ffffff 	.word	0xf0ffffff
 80020c8:	ffff7fff 	.word	0xffff7fff
 80020cc:	02008000 	.word	0x02008000

080020d0 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 80020d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020d2:	4647      	mov	r7, r8
 80020d4:	46ce      	mov	lr, r9
 80020d6:	4698      	mov	r8, r3
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80020d8:	2341      	movs	r3, #65	; 0x41
 80020da:	2528      	movs	r5, #40	; 0x28
{
 80020dc:	b580      	push	{r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80020de:	4699      	mov	r9, r3
 80020e0:	5cc3      	ldrb	r3, [r0, r3]
{
 80020e2:	0004      	movs	r4, r0
 80020e4:	000e      	movs	r6, r1
 80020e6:	0017      	movs	r7, r2

    return HAL_OK;
  }
  else
  {
    return HAL_ERROR;
 80020e8:	2001      	movs	r0, #1
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80020ea:	401d      	ands	r5, r3
 80020ec:	2d28      	cmp	r5, #40	; 0x28
 80020ee:	d137      	bne.n	8002160 <HAL_I2C_Slave_Seq_Transmit_IT+0x90>
    if ((pData == NULL) || (Size == 0U))
 80020f0:	2900      	cmp	r1, #0
 80020f2:	d039      	beq.n	8002168 <HAL_I2C_Slave_Seq_Transmit_IT+0x98>
 80020f4:	2a00      	cmp	r2, #0
 80020f6:	d037      	beq.n	8002168 <HAL_I2C_Slave_Seq_Transmit_IT+0x98>
  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80020f8:	464b      	mov	r3, r9
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80020fa:	22fa      	movs	r2, #250	; 0xfa
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80020fc:	5ce3      	ldrb	r3, [r4, r3]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80020fe:	6823      	ldr	r3, [r4, #0]
 8002100:	6819      	ldr	r1, [r3, #0]
 8002102:	4391      	bics	r1, r2
 8002104:	6019      	str	r1, [r3, #0]
    __HAL_LOCK(hi2c);
 8002106:	2140      	movs	r1, #64	; 0x40
 8002108:	5c62      	ldrb	r2, [r4, r1]
 800210a:	2a01      	cmp	r2, #1
 800210c:	d052      	beq.n	80021b4 <HAL_I2C_Slave_Seq_Transmit_IT+0xe4>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800210e:	464a      	mov	r2, r9
    __HAL_LOCK(hi2c);
 8002110:	5460      	strb	r0, [r4, r1]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002112:	5ca1      	ldrb	r1, [r4, r2]
 8002114:	292a      	cmp	r1, #42	; 0x2a
 8002116:	d02c      	beq.n	8002172 <HAL_I2C_Slave_Seq_Transmit_IT+0xa2>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8002118:	2241      	movs	r2, #65	; 0x41
 800211a:	2129      	movs	r1, #41	; 0x29
 800211c:	54a1      	strb	r1, [r4, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800211e:	3201      	adds	r2, #1
 8002120:	3909      	subs	r1, #9
 8002122:	54a1      	strb	r1, [r4, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002124:	2200      	movs	r2, #0
 8002126:	6462      	str	r2, [r4, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8002128:	685a      	ldr	r2, [r3, #4]
 800212a:	4923      	ldr	r1, [pc, #140]	; (80021b8 <HAL_I2C_Slave_Seq_Transmit_IT+0xe8>)
 800212c:	400a      	ands	r2, r1
 800212e:	605a      	str	r2, [r3, #4]
    hi2c->XferCount   = Size;
 8002130:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002132:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8002134:	6266      	str	r6, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8002136:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8002138:	4642      	mov	r2, r8
 800213a:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800213c:	4a1f      	ldr	r2, [pc, #124]	; (80021bc <HAL_I2C_Slave_Seq_Transmit_IT+0xec>)
    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800213e:	6999      	ldr	r1, [r3, #24]
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8002140:	6362      	str	r2, [r4, #52]	; 0x34
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 8002142:	699a      	ldr	r2, [r3, #24]
 8002144:	03d2      	lsls	r2, r2, #15
 8002146:	d503      	bpl.n	8002150 <HAL_I2C_Slave_Seq_Transmit_IT+0x80>
    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002148:	2208      	movs	r2, #8
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 800214a:	420a      	tst	r2, r1
 800214c:	d000      	beq.n	8002150 <HAL_I2C_Slave_Seq_Transmit_IT+0x80>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800214e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002150:	2240      	movs	r2, #64	; 0x40
 8002152:	2100      	movs	r1, #0
    return HAL_OK;
 8002154:	2000      	movs	r0, #0
    __HAL_UNLOCK(hi2c);
 8002156:	54a1      	strb	r1, [r4, r2]
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	31fa      	adds	r1, #250	; 0xfa
 800215c:	430a      	orrs	r2, r1
 800215e:	601a      	str	r2, [r3, #0]
}
 8002160:	bcc0      	pop	{r6, r7}
 8002162:	46b9      	mov	r9, r7
 8002164:	46b0      	mov	r8, r6
 8002166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002168:	2380      	movs	r3, #128	; 0x80
 800216a:	009b      	lsls	r3, r3, #2
      return  HAL_ERROR;
 800216c:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800216e:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 8002170:	e7f6      	b.n	8002160 <HAL_I2C_Slave_Seq_Transmit_IT+0x90>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002172:	5ca0      	ldrb	r0, [r4, r2]
 8002174:	4028      	ands	r0, r5
 8002176:	3828      	subs	r0, #40	; 0x28
 8002178:	4242      	negs	r2, r0
 800217a:	4150      	adcs	r0, r2
 800217c:	22b0      	movs	r2, #176	; 0xb0
 800217e:	4240      	negs	r0, r0
 8002180:	4010      	ands	r0, r2
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002182:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002184:	38f5      	subs	r0, #245	; 0xf5
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002186:	4010      	ands	r0, r2
 8002188:	6018      	str	r0, [r3, #0]
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	0412      	lsls	r2, r2, #16
 800218e:	d5c3      	bpl.n	8002118 <HAL_I2C_Slave_Seq_Transmit_IT+0x48>
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	4909      	ldr	r1, [pc, #36]	; (80021b8 <HAL_I2C_Slave_Seq_Transmit_IT+0xe8>)
        if (hi2c->hdmarx != NULL)
 8002194:	6be0      	ldr	r0, [r4, #60]	; 0x3c
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002196:	400a      	ands	r2, r1
 8002198:	601a      	str	r2, [r3, #0]
        if (hi2c->hdmarx != NULL)
 800219a:	2800      	cmp	r0, #0
 800219c:	d0bc      	beq.n	8002118 <HAL_I2C_Slave_Seq_Transmit_IT+0x48>
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800219e:	4b08      	ldr	r3, [pc, #32]	; (80021c0 <HAL_I2C_Slave_Seq_Transmit_IT+0xf0>)
 80021a0:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80021a2:	f7ff fdb3 	bl	8001d0c <HAL_DMA_Abort_IT>
 80021a6:	2800      	cmp	r0, #0
 80021a8:	d002      	beq.n	80021b0 <HAL_I2C_Slave_Seq_Transmit_IT+0xe0>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80021aa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80021ac:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80021ae:	4798      	blx	r3
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80021b0:	6823      	ldr	r3, [r4, #0]
 80021b2:	e7b1      	b.n	8002118 <HAL_I2C_Slave_Seq_Transmit_IT+0x48>
    __HAL_LOCK(hi2c);
 80021b4:	2002      	movs	r0, #2
 80021b6:	e7d3      	b.n	8002160 <HAL_I2C_Slave_Seq_Transmit_IT+0x90>
 80021b8:	ffff7fff 	.word	0xffff7fff
 80021bc:	0800279d 	.word	0x0800279d
 80021c0:	08002431 	.word	0x08002431

080021c4 <HAL_I2C_Slave_Seq_Receive_IT>:
{
 80021c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021c6:	4647      	mov	r7, r8
 80021c8:	46ce      	mov	lr, r9
 80021ca:	4698      	mov	r8, r3
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80021cc:	2341      	movs	r3, #65	; 0x41
 80021ce:	2528      	movs	r5, #40	; 0x28
{
 80021d0:	b580      	push	{r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80021d2:	4699      	mov	r9, r3
 80021d4:	5cc3      	ldrb	r3, [r0, r3]
{
 80021d6:	0004      	movs	r4, r0
 80021d8:	000e      	movs	r6, r1
 80021da:	0017      	movs	r7, r2
    return HAL_ERROR;
 80021dc:	2001      	movs	r0, #1
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80021de:	401d      	ands	r5, r3
 80021e0:	2d28      	cmp	r5, #40	; 0x28
 80021e2:	d137      	bne.n	8002254 <HAL_I2C_Slave_Seq_Receive_IT+0x90>
    if ((pData == NULL) || (Size == 0U))
 80021e4:	2900      	cmp	r1, #0
 80021e6:	d039      	beq.n	800225c <HAL_I2C_Slave_Seq_Receive_IT+0x98>
 80021e8:	2a00      	cmp	r2, #0
 80021ea:	d037      	beq.n	800225c <HAL_I2C_Slave_Seq_Receive_IT+0x98>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80021ec:	464b      	mov	r3, r9
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80021ee:	22fc      	movs	r2, #252	; 0xfc
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80021f0:	5ce3      	ldrb	r3, [r4, r3]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80021f2:	6823      	ldr	r3, [r4, #0]
 80021f4:	6819      	ldr	r1, [r3, #0]
 80021f6:	4391      	bics	r1, r2
 80021f8:	6019      	str	r1, [r3, #0]
    __HAL_LOCK(hi2c);
 80021fa:	2140      	movs	r1, #64	; 0x40
 80021fc:	5c62      	ldrb	r2, [r4, r1]
 80021fe:	2a01      	cmp	r2, #1
 8002200:	d052      	beq.n	80022a8 <HAL_I2C_Slave_Seq_Receive_IT+0xe4>
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002202:	464a      	mov	r2, r9
    __HAL_LOCK(hi2c);
 8002204:	5460      	strb	r0, [r4, r1]
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002206:	5ca1      	ldrb	r1, [r4, r2]
 8002208:	2929      	cmp	r1, #41	; 0x29
 800220a:	d02c      	beq.n	8002266 <HAL_I2C_Slave_Seq_Receive_IT+0xa2>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800220c:	2241      	movs	r2, #65	; 0x41
 800220e:	212a      	movs	r1, #42	; 0x2a
 8002210:	54a1      	strb	r1, [r4, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8002212:	3201      	adds	r2, #1
 8002214:	390a      	subs	r1, #10
 8002216:	54a1      	strb	r1, [r4, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002218:	2200      	movs	r2, #0
 800221a:	6462      	str	r2, [r4, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	4923      	ldr	r1, [pc, #140]	; (80022ac <HAL_I2C_Slave_Seq_Receive_IT+0xe8>)
 8002220:	400a      	ands	r2, r1
 8002222:	605a      	str	r2, [r3, #4]
    hi2c->XferCount   = Size;
 8002224:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002226:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8002228:	6266      	str	r6, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 800222a:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800222c:	4642      	mov	r2, r8
 800222e:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8002230:	4a1f      	ldr	r2, [pc, #124]	; (80022b0 <HAL_I2C_Slave_Seq_Receive_IT+0xec>)
    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002232:	6999      	ldr	r1, [r3, #24]
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8002234:	6362      	str	r2, [r4, #52]	; 0x34
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 8002236:	699a      	ldr	r2, [r3, #24]
 8002238:	03d2      	lsls	r2, r2, #15
 800223a:	d403      	bmi.n	8002244 <HAL_I2C_Slave_Seq_Receive_IT+0x80>
    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800223c:	2208      	movs	r2, #8
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 800223e:	420a      	tst	r2, r1
 8002240:	d000      	beq.n	8002244 <HAL_I2C_Slave_Seq_Receive_IT+0x80>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002242:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002244:	2240      	movs	r2, #64	; 0x40
 8002246:	2100      	movs	r1, #0
    return HAL_OK;
 8002248:	2000      	movs	r0, #0
    __HAL_UNLOCK(hi2c);
 800224a:	54a1      	strb	r1, [r4, r2]
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	31fc      	adds	r1, #252	; 0xfc
 8002250:	430a      	orrs	r2, r1
 8002252:	601a      	str	r2, [r3, #0]
}
 8002254:	bcc0      	pop	{r6, r7}
 8002256:	46b9      	mov	r9, r7
 8002258:	46b0      	mov	r8, r6
 800225a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800225c:	2380      	movs	r3, #128	; 0x80
 800225e:	009b      	lsls	r3, r3, #2
      return  HAL_ERROR;
 8002260:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002262:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 8002264:	e7f6      	b.n	8002254 <HAL_I2C_Slave_Seq_Receive_IT+0x90>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002266:	5ca0      	ldrb	r0, [r4, r2]
 8002268:	4028      	ands	r0, r5
 800226a:	3828      	subs	r0, #40	; 0x28
 800226c:	4242      	negs	r2, r0
 800226e:	4150      	adcs	r0, r2
 8002270:	22b0      	movs	r2, #176	; 0xb0
 8002272:	4240      	negs	r0, r0
 8002274:	4010      	ands	r0, r2
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002276:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002278:	38f3      	subs	r0, #243	; 0xf3
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800227a:	4010      	ands	r0, r2
 800227c:	6018      	str	r0, [r3, #0]
      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	0452      	lsls	r2, r2, #17
 8002282:	d5c3      	bpl.n	800220c <HAL_I2C_Slave_Seq_Receive_IT+0x48>
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	490b      	ldr	r1, [pc, #44]	; (80022b4 <HAL_I2C_Slave_Seq_Receive_IT+0xf0>)
        if (hi2c->hdmatx != NULL)
 8002288:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800228a:	400a      	ands	r2, r1
 800228c:	601a      	str	r2, [r3, #0]
        if (hi2c->hdmatx != NULL)
 800228e:	2800      	cmp	r0, #0
 8002290:	d0bc      	beq.n	800220c <HAL_I2C_Slave_Seq_Receive_IT+0x48>
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002292:	4b09      	ldr	r3, [pc, #36]	; (80022b8 <HAL_I2C_Slave_Seq_Receive_IT+0xf4>)
 8002294:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002296:	f7ff fd39 	bl	8001d0c <HAL_DMA_Abort_IT>
 800229a:	2800      	cmp	r0, #0
 800229c:	d002      	beq.n	80022a4 <HAL_I2C_Slave_Seq_Receive_IT+0xe0>
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800229e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80022a0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80022a2:	4798      	blx	r3
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	e7b1      	b.n	800220c <HAL_I2C_Slave_Seq_Receive_IT+0x48>
    __HAL_LOCK(hi2c);
 80022a8:	2002      	movs	r0, #2
 80022aa:	e7d3      	b.n	8002254 <HAL_I2C_Slave_Seq_Receive_IT+0x90>
 80022ac:	ffff7fff 	.word	0xffff7fff
 80022b0:	0800279d 	.word	0x0800279d
 80022b4:	ffffbfff 	.word	0xffffbfff
 80022b8:	08002431 	.word	0x08002431

080022bc <HAL_I2C_EnableListen_IT>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 80022bc:	2241      	movs	r2, #65	; 0x41
 80022be:	5c81      	ldrb	r1, [r0, r2]
{
 80022c0:	0003      	movs	r3, r0
    return HAL_BUSY;
 80022c2:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80022c4:	2920      	cmp	r1, #32
 80022c6:	d109      	bne.n	80022dc <HAL_I2C_EnableListen_IT+0x20>
    return HAL_OK;
 80022c8:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80022ca:	3108      	adds	r1, #8
 80022cc:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR = I2C_Slave_ISR_IT;
 80022ce:	4a04      	ldr	r2, [pc, #16]	; (80022e0 <HAL_I2C_EnableListen_IT+0x24>)
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80022d0:	3190      	adds	r1, #144	; 0x90
    hi2c->XferISR = I2C_Slave_ISR_IT;
 80022d2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	6813      	ldr	r3, [r2, #0]
 80022d8:	430b      	orrs	r3, r1
 80022da:	6013      	str	r3, [r2, #0]
}
 80022dc:	4770      	bx	lr
 80022de:	46c0      	nop			; (mov r8, r8)
 80022e0:	0800279d 	.word	0x0800279d

080022e4 <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80022e4:	6803      	ldr	r3, [r0, #0]
{
 80022e6:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80022e8:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80022ea:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 80022ec:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d000      	beq.n	80022f4 <HAL_I2C_EV_IRQHandler+0x10>
    hi2c->XferISR(hi2c, itflags, itsources);
 80022f2:	4798      	blx	r3
}
 80022f4:	bd10      	pop	{r4, pc}
 80022f6:	46c0      	nop			; (mov r8, r8)

080022f8 <HAL_I2C_SlaveRxCpltCallback>:
 80022f8:	4770      	bx	lr
 80022fa:	46c0      	nop			; (mov r8, r8)

080022fc <I2C_ITSlaveSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022fc:	2142      	movs	r1, #66	; 0x42
{
 80022fe:	b510      	push	{r4, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002300:	2400      	movs	r4, #0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002302:	6803      	ldr	r3, [r0, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002306:	5444      	strb	r4, [r0, r1]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002308:	3941      	subs	r1, #65	; 0x41
 800230a:	0454      	lsls	r4, r2, #17
 800230c:	d521      	bpl.n	8002352 <I2C_ITSlaveSeqCplt+0x56>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	4920      	ldr	r1, [pc, #128]	; (8002394 <I2C_ITSlaveSeqCplt+0x98>)
 8002312:	400a      	ands	r2, r1
 8002314:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002316:	2241      	movs	r2, #65	; 0x41
 8002318:	5c81      	ldrb	r1, [r0, r2]
 800231a:	2929      	cmp	r1, #41	; 0x29
 800231c:	d024      	beq.n	8002368 <I2C_ITSlaveSeqCplt+0x6c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800231e:	5c81      	ldrb	r1, [r0, r2]
 8002320:	292a      	cmp	r1, #42	; 0x2a
 8002322:	d000      	beq.n	8002326 <I2C_ITSlaveSeqCplt+0x2a>
}
 8002324:	bd10      	pop	{r4, pc}
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002326:	2422      	movs	r4, #34	; 0x22
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002328:	3902      	subs	r1, #2
 800232a:	5481      	strb	r1, [r0, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800232c:	6304      	str	r4, [r0, #48]	; 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800232e:	5c82      	ldrb	r2, [r0, r2]
 8002330:	4011      	ands	r1, r2
 8002332:	3928      	subs	r1, #40	; 0x28
 8002334:	424a      	negs	r2, r1
 8002336:	4151      	adcs	r1, r2
 8002338:	22b0      	movs	r2, #176	; 0xb0
 800233a:	4249      	negs	r1, r1
 800233c:	4011      	ands	r1, r2
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800233e:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002340:	39f5      	subs	r1, #245	; 0xf5
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002342:	4011      	ands	r1, r2
 8002344:	6019      	str	r1, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8002346:	2200      	movs	r2, #0
 8002348:	2340      	movs	r3, #64	; 0x40
 800234a:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800234c:	f7ff ffd4 	bl	80022f8 <HAL_I2C_SlaveRxCpltCallback>
}
 8002350:	e7e8      	b.n	8002324 <I2C_ITSlaveSeqCplt+0x28>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002352:	0bd2      	lsrs	r2, r2, #15
 8002354:	4211      	tst	r1, r2
 8002356:	d0de      	beq.n	8002316 <I2C_ITSlaveSeqCplt+0x1a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	490f      	ldr	r1, [pc, #60]	; (8002398 <I2C_ITSlaveSeqCplt+0x9c>)
 800235c:	400a      	ands	r2, r1
 800235e:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002360:	2241      	movs	r2, #65	; 0x41
 8002362:	5c81      	ldrb	r1, [r0, r2]
 8002364:	2929      	cmp	r1, #41	; 0x29
 8002366:	d1da      	bne.n	800231e <I2C_ITSlaveSeqCplt+0x22>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002368:	2421      	movs	r4, #33	; 0x21
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800236a:	3901      	subs	r1, #1
 800236c:	5481      	strb	r1, [r0, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800236e:	6304      	str	r4, [r0, #48]	; 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002370:	5c82      	ldrb	r2, [r0, r2]
 8002372:	4011      	ands	r1, r2
 8002374:	3928      	subs	r1, #40	; 0x28
 8002376:	424a      	negs	r2, r1
 8002378:	4151      	adcs	r1, r2
 800237a:	22b0      	movs	r2, #176	; 0xb0
 800237c:	4249      	negs	r1, r1
 800237e:	4011      	ands	r1, r2
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002380:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002382:	39f3      	subs	r1, #243	; 0xf3
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002384:	4011      	ands	r1, r2
 8002386:	6019      	str	r1, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8002388:	2200      	movs	r2, #0
 800238a:	2340      	movs	r3, #64	; 0x40
 800238c:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800238e:	f7fe f859 	bl	8000444 <HAL_I2C_SlaveTxCpltCallback>
 8002392:	e7c7      	b.n	8002324 <I2C_ITSlaveSeqCplt+0x28>
 8002394:	ffffbfff 	.word	0xffffbfff
 8002398:	ffff7fff 	.word	0xffff7fff

0800239c <I2C_ITAddrCplt.part.0>:
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 800239c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800239e:	46c6      	mov	lr, r8
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80023a0:	26fe      	movs	r6, #254	; 0xfe
    transferdirection = I2C_GET_DIR(hi2c);
 80023a2:	6803      	ldr	r3, [r0, #0]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80023a4:	68c5      	ldr	r5, [r0, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 80023a6:	6999      	ldr	r1, [r3, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80023a8:	699a      	ldr	r2, [r3, #24]
    transferdirection = I2C_GET_DIR(hi2c);
 80023aa:	03c9      	lsls	r1, r1, #15
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80023ac:	0c12      	lsrs	r2, r2, #16
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80023ae:	689c      	ldr	r4, [r3, #8]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80023b0:	b500      	push	{lr}
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80023b2:	68df      	ldr	r7, [r3, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 80023b4:	0fc9      	lsrs	r1, r1, #31
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80023b6:	4032      	ands	r2, r6
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80023b8:	2d02      	cmp	r5, #2
 80023ba:	d113      	bne.n	80023e4 <I2C_ITAddrCplt.part.0+0x48>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80023bc:	05a4      	lsls	r4, r4, #22
 80023be:	0da5      	lsrs	r5, r4, #22
 80023c0:	46ac      	mov	ip, r5
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80023c2:	2506      	movs	r5, #6
 80023c4:	0f64      	lsrs	r4, r4, #29
 80023c6:	4054      	eors	r4, r2
 80023c8:	002a      	movs	r2, r5
 80023ca:	4022      	ands	r2, r4
 80023cc:	4690      	mov	r8, r2
 80023ce:	4225      	tst	r5, r4
 80023d0:	d112      	bne.n	80023f8 <I2C_ITAddrCplt.part.0+0x5c>
        hi2c->AddrEventCount++;
 80023d2:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80023d4:	3401      	adds	r4, #1
 80023d6:	6484      	str	r4, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80023d8:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80023da:	2a02      	cmp	r2, #2
 80023dc:	d018      	beq.n	8002410 <I2C_ITAddrCplt.part.0+0x74>
}
 80023de:	bc80      	pop	{r7}
 80023e0:	46b8      	mov	r8, r7
 80023e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80023e4:	25b8      	movs	r5, #184	; 0xb8
 80023e6:	681c      	ldr	r4, [r3, #0]
 80023e8:	43ac      	bics	r4, r5
 80023ea:	601c      	str	r4, [r3, #0]
      __HAL_UNLOCK(hi2c);
 80023ec:	2340      	movs	r3, #64	; 0x40
 80023ee:	2400      	movs	r4, #0
 80023f0:	54c4      	strb	r4, [r0, r3]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80023f2:	f7fe fa7b 	bl	80008ec <HAL_I2C_AddrCallback>
}
 80023f6:	e7f2      	b.n	80023de <I2C_ITAddrCplt.part.0+0x42>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80023f8:	24b8      	movs	r4, #184	; 0xb8
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	43a2      	bics	r2, r4
 80023fe:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hi2c);
 8002400:	2340      	movs	r3, #64	; 0x40
 8002402:	2200      	movs	r2, #0
 8002404:	54c2      	strb	r2, [r0, r3]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002406:	0032      	movs	r2, r6
 8002408:	403a      	ands	r2, r7
 800240a:	f7fe fa6f 	bl	80008ec <HAL_I2C_AddrCallback>
 800240e:	e7e6      	b.n	80023de <I2C_ITAddrCplt.part.0+0x42>
          hi2c->AddrEventCount = 0U;
 8002410:	4642      	mov	r2, r8
 8002412:	6482      	str	r2, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002414:	2208      	movs	r2, #8
 8002416:	61da      	str	r2, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8002418:	4642      	mov	r2, r8
 800241a:	2340      	movs	r3, #64	; 0x40
 800241c:	54c2      	strb	r2, [r0, r3]
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800241e:	4662      	mov	r2, ip
 8002420:	f7fe fa64 	bl	80008ec <HAL_I2C_AddrCallback>
 8002424:	e7db      	b.n	80023de <I2C_ITAddrCplt.part.0+0x42>
 8002426:	46c0      	nop			; (mov r8, r8)

08002428 <HAL_I2C_ListenCpltCallback>:
 8002428:	4770      	bx	lr
 800242a:	46c0      	nop			; (mov r8, r8)

0800242c <HAL_I2C_AbortCpltCallback>:
 800242c:	4770      	bx	lr
 800242e:	46c0      	nop			; (mov r8, r8)

08002430 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002430:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8002432:	b510      	push	{r4, lr}
  if (hi2c->hdmatx != NULL)
 8002434:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <I2C_DMAAbort+0xe>
    hi2c->hdmatx->XferAbortCallback = NULL;
 800243a:	2200      	movs	r2, #0
 800243c:	635a      	str	r2, [r3, #52]	; 0x34
  if (hi2c->hdmarx != NULL)
 800243e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <I2C_DMAAbort+0x18>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002444:	2200      	movs	r2, #0
 8002446:	635a      	str	r2, [r3, #52]	; 0x34
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002448:	2341      	movs	r3, #65	; 0x41
 800244a:	5cc2      	ldrb	r2, [r0, r3]
 800244c:	2a60      	cmp	r2, #96	; 0x60
 800244e:	d006      	beq.n	800245e <I2C_DMAAbort+0x2e>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002450:	2300      	movs	r3, #0
    __HAL_UNLOCK(hi2c);
 8002452:	2240      	movs	r2, #64	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8002454:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002456:	5483      	strb	r3, [r0, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8002458:	f7fe fa6e 	bl	8000938 <HAL_I2C_ErrorCallback>
}
 800245c:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 800245e:	3a40      	subs	r2, #64	; 0x40
 8002460:	54c2      	strb	r2, [r0, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002462:	2300      	movs	r3, #0
    __HAL_UNLOCK(hi2c);
 8002464:	3220      	adds	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002466:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002468:	5483      	strb	r3, [r0, r2]
    HAL_I2C_AbortCpltCallback(hi2c);
 800246a:	f7ff ffdf 	bl	800242c <HAL_I2C_AbortCpltCallback>
}
 800246e:	e7f5      	b.n	800245c <I2C_DMAAbort+0x2c>

08002470 <I2C_ITError>:
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002470:	2241      	movs	r2, #65	; 0x41
{
 8002472:	b570      	push	{r4, r5, r6, lr}
 8002474:	0004      	movs	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002476:	5c83      	ldrb	r3, [r0, r2]
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002478:	2500      	movs	r5, #0
 800247a:	2042      	movs	r0, #66	; 0x42
 800247c:	5425      	strb	r5, [r4, r0]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800247e:	4852      	ldr	r0, [pc, #328]	; (80025c8 <I2C_ITError+0x158>)
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002480:	3b28      	subs	r3, #40	; 0x28
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002482:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002484:	8565      	strh	r5, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8002486:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002488:	4308      	orrs	r0, r1
 800248a:	6460      	str	r0, [r4, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800248c:	2b02      	cmp	r3, #2
 800248e:	d834      	bhi.n	80024fa <I2C_ITError+0x8a>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002490:	2028      	movs	r0, #40	; 0x28
 8002492:	5ca3      	ldrb	r3, [r4, r2]
 8002494:	4003      	ands	r3, r0
 8002496:	3b28      	subs	r3, #40	; 0x28
 8002498:	4259      	negs	r1, r3
 800249a:	414b      	adcs	r3, r1
 800249c:	21b0      	movs	r1, #176	; 0xb0
 800249e:	425b      	negs	r3, r3
 80024a0:	4019      	ands	r1, r3
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024a2:	5ca3      	ldrb	r3, [r4, r2]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024a4:	39f7      	subs	r1, #247	; 0xf7
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024a6:	4018      	ands	r0, r3
 80024a8:	2828      	cmp	r0, #40	; 0x28
 80024aa:	d001      	beq.n	80024b0 <I2C_ITError+0x40>
 80024ac:	21f7      	movs	r1, #247	; 0xf7
 80024ae:	4249      	negs	r1, r1
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80024b0:	6823      	ldr	r3, [r4, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4011      	ands	r1, r2
 80024b6:	6019      	str	r1, [r3, #0]
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80024b8:	2241      	movs	r2, #65	; 0x41
 80024ba:	2128      	movs	r1, #40	; 0x28
 80024bc:	54a1      	strb	r1, [r4, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80024be:	4a43      	ldr	r2, [pc, #268]	; (80025cc <I2C_ITError+0x15c>)
 80024c0:	6362      	str	r2, [r4, #52]	; 0x34
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80024c2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
  tmppreviousstate = hi2c->PreviousState;
 80024c4:	6b22      	ldr	r2, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80024c6:	2800      	cmp	r0, #0
 80024c8:	d004      	beq.n	80024d4 <I2C_ITError+0x64>
 80024ca:	0011      	movs	r1, r2
 80024cc:	2510      	movs	r5, #16
 80024ce:	3911      	subs	r1, #17
 80024d0:	43a9      	bics	r1, r5
 80024d2:	d03b      	beq.n	800254c <I2C_ITError+0xdc>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80024d4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80024d6:	2800      	cmp	r0, #0
 80024d8:	d003      	beq.n	80024e2 <I2C_ITError+0x72>
 80024da:	2110      	movs	r1, #16
 80024dc:	3a12      	subs	r2, #18
 80024de:	438a      	bics	r2, r1
 80024e0:	d049      	beq.n	8002576 <I2C_ITError+0x106>
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80024e2:	2341      	movs	r3, #65	; 0x41
 80024e4:	5ce2      	ldrb	r2, [r4, r3]
 80024e6:	2a60      	cmp	r2, #96	; 0x60
 80024e8:	d063      	beq.n	80025b2 <I2C_ITError+0x142>
    hi2c->PreviousState = I2C_STATE_NONE;
 80024ea:	2300      	movs	r3, #0
    __HAL_UNLOCK(hi2c);
 80024ec:	2240      	movs	r2, #64	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80024ee:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ErrorCallback(hi2c);
 80024f0:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 80024f2:	54a3      	strb	r3, [r4, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80024f4:	f7fe fa20 	bl	8000938 <HAL_I2C_ErrorCallback>
}
 80024f8:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80024fa:	21fe      	movs	r1, #254	; 0xfe
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024fc:	5ca3      	ldrb	r3, [r4, r2]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024fe:	5ca3      	ldrb	r3, [r4, r2]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002500:	6823      	ldr	r3, [r4, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	438a      	bics	r2, r1
 8002506:	601a      	str	r2, [r3, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002508:	699a      	ldr	r2, [r3, #24]
 800250a:	0792      	lsls	r2, r2, #30
 800250c:	d500      	bpl.n	8002510 <I2C_ITError+0xa0>
    hi2c->Instance->TXDR = 0x00U;
 800250e:	629d      	str	r5, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002510:	2201      	movs	r2, #1
 8002512:	6999      	ldr	r1, [r3, #24]
 8002514:	420a      	tst	r2, r1
 8002516:	d102      	bne.n	800251e <I2C_ITError+0xae>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002518:	6999      	ldr	r1, [r3, #24]
 800251a:	430a      	orrs	r2, r1
 800251c:	619a      	str	r2, [r3, #24]
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800251e:	2241      	movs	r2, #65	; 0x41
 8002520:	5ca1      	ldrb	r1, [r4, r2]
 8002522:	2960      	cmp	r1, #96	; 0x60
 8002524:	d00f      	beq.n	8002546 <I2C_ITError+0xd6>
      hi2c->State         = HAL_I2C_STATE_READY;
 8002526:	2120      	movs	r1, #32
 8002528:	54a1      	strb	r1, [r4, r2]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800252a:	699a      	ldr	r2, [r3, #24]
 800252c:	4211      	tst	r1, r2
 800252e:	d00a      	beq.n	8002546 <I2C_ITError+0xd6>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002530:	2210      	movs	r2, #16
 8002532:	6999      	ldr	r1, [r3, #24]
 8002534:	420a      	tst	r2, r1
 8002536:	d004      	beq.n	8002542 <I2C_ITError+0xd2>
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002538:	2104      	movs	r1, #4
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800253a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800253c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800253e:	430a      	orrs	r2, r1
 8002540:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002542:	2220      	movs	r2, #32
 8002544:	61da      	str	r2, [r3, #28]
    hi2c->XferISR       = NULL;
 8002546:	2200      	movs	r2, #0
 8002548:	6362      	str	r2, [r4, #52]	; 0x34
 800254a:	e7ba      	b.n	80024c2 <I2C_ITError+0x52>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	0452      	lsls	r2, r2, #17
 8002550:	d42a      	bmi.n	80025a8 <I2C_ITError+0x138>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002552:	f7ff fc4d 	bl	8001df0 <HAL_DMA_GetState>
 8002556:	2801      	cmp	r0, #1
 8002558:	d0c3      	beq.n	80024e2 <I2C_ITError+0x72>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800255a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800255c:	4b1c      	ldr	r3, [pc, #112]	; (80025d0 <I2C_ITError+0x160>)
      __HAL_UNLOCK(hi2c);
 800255e:	2200      	movs	r2, #0
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002560:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 8002562:	2340      	movs	r3, #64	; 0x40
 8002564:	54e2      	strb	r2, [r4, r3]
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002566:	f7ff fbd1 	bl	8001d0c <HAL_DMA_Abort_IT>
 800256a:	2800      	cmp	r0, #0
 800256c:	d0c4      	beq.n	80024f8 <I2C_ITError+0x88>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800256e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002570:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002572:	4798      	blx	r3
 8002574:	e7c0      	b.n	80024f8 <I2C_ITError+0x88>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	0412      	lsls	r2, r2, #16
 800257a:	d503      	bpl.n	8002584 <I2C_ITError+0x114>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	4915      	ldr	r1, [pc, #84]	; (80025d4 <I2C_ITError+0x164>)
 8002580:	400a      	ands	r2, r1
 8002582:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002584:	f7ff fc34 	bl	8001df0 <HAL_DMA_GetState>
 8002588:	2801      	cmp	r0, #1
 800258a:	d0aa      	beq.n	80024e2 <I2C_ITError+0x72>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800258c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800258e:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <I2C_ITError+0x160>)
      __HAL_UNLOCK(hi2c);
 8002590:	2200      	movs	r2, #0
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002592:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 8002594:	2340      	movs	r3, #64	; 0x40
 8002596:	54e2      	strb	r2, [r4, r3]
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002598:	f7ff fbb8 	bl	8001d0c <HAL_DMA_Abort_IT>
 800259c:	2800      	cmp	r0, #0
 800259e:	d0ab      	beq.n	80024f8 <I2C_ITError+0x88>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80025a0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80025a2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80025a4:	4798      	blx	r3
 80025a6:	e7a7      	b.n	80024f8 <I2C_ITError+0x88>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	490b      	ldr	r1, [pc, #44]	; (80025d8 <I2C_ITError+0x168>)
 80025ac:	400a      	ands	r2, r1
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	e7cf      	b.n	8002552 <I2C_ITError+0xe2>
    hi2c->State = HAL_I2C_STATE_READY;
 80025b2:	3a40      	subs	r2, #64	; 0x40
 80025b4:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 80025b6:	2300      	movs	r3, #0
    __HAL_UNLOCK(hi2c);
 80025b8:	3220      	adds	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80025ba:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_AbortCpltCallback(hi2c);
 80025bc:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 80025be:	54a3      	strb	r3, [r4, r2]
    HAL_I2C_AbortCpltCallback(hi2c);
 80025c0:	f7ff ff34 	bl	800242c <HAL_I2C_AbortCpltCallback>
}
 80025c4:	e798      	b.n	80024f8 <I2C_ITError+0x88>
 80025c6:	46c0      	nop			; (mov r8, r8)
 80025c8:	ffff0000 	.word	0xffff0000
 80025cc:	0800279d 	.word	0x0800279d
 80025d0:	08002431 	.word	0x08002431
 80025d4:	ffff7fff 	.word	0xffff7fff
 80025d8:	ffffbfff 	.word	0xffffbfff

080025dc <I2C_ITSlaveCplt>:
{
 80025dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80025de:	6803      	ldr	r3, [r0, #0]
{
 80025e0:	0004      	movs	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80025e2:	2041      	movs	r0, #65	; 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025e4:	2620      	movs	r6, #32
{
 80025e6:	46c6      	mov	lr, r8
 80025e8:	000d      	movs	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80025ea:	6819      	ldr	r1, [r3, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80025ec:	5c22      	ldrb	r2, [r4, r0]
{
 80025ee:	b500      	push	{lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025f0:	61de      	str	r6, [r3, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80025f2:	3e18      	subs	r6, #24
 80025f4:	43b2      	bics	r2, r6
 80025f6:	2a21      	cmp	r2, #33	; 0x21
 80025f8:	d057      	beq.n	80026aa <I2C_ITSlaveCplt+0xce>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80025fa:	2a22      	cmp	r2, #34	; 0x22
 80025fc:	d100      	bne.n	8002600 <I2C_ITSlaveCplt+0x24>
 80025fe:	e07d      	b.n	80026fc <I2C_ITSlaveCplt+0x120>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002600:	2280      	movs	r2, #128	; 0x80
 8002602:	6858      	ldr	r0, [r3, #4]
 8002604:	0212      	lsls	r2, r2, #8
 8002606:	4302      	orrs	r2, r0
 8002608:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	485f      	ldr	r0, [pc, #380]	; (800278c <I2C_ITSlaveCplt+0x1b0>)
 800260e:	4002      	ands	r2, r0
 8002610:	605a      	str	r2, [r3, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002612:	699a      	ldr	r2, [r3, #24]
 8002614:	0792      	lsls	r2, r2, #30
 8002616:	d501      	bpl.n	800261c <I2C_ITSlaveCplt+0x40>
    hi2c->Instance->TXDR = 0x00U;
 8002618:	2200      	movs	r2, #0
 800261a:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800261c:	2201      	movs	r2, #1
 800261e:	6998      	ldr	r0, [r3, #24]
 8002620:	4202      	tst	r2, r0
 8002622:	d102      	bne.n	800262a <I2C_ITSlaveCplt+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002624:	6998      	ldr	r0, [r3, #24]
 8002626:	4302      	orrs	r2, r0
 8002628:	619a      	str	r2, [r3, #24]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800262a:	2201      	movs	r2, #1
 800262c:	0448      	lsls	r0, r1, #17
 800262e:	d543      	bpl.n	80026b8 <I2C_ITSlaveCplt+0xdc>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4957      	ldr	r1, [pc, #348]	; (8002790 <I2C_ITSlaveCplt+0x1b4>)
 8002634:	400a      	ands	r2, r1
 8002636:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8002638:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800263a:	2a00      	cmp	r2, #0
 800263c:	d003      	beq.n	8002646 <I2C_ITSlaveCplt+0x6a>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	6852      	ldr	r2, [r2, #4]
 8002642:	b292      	uxth	r2, r2
 8002644:	8562      	strh	r2, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002646:	076a      	lsls	r2, r5, #29
 8002648:	d50a      	bpl.n	8002660 <I2C_ITSlaveCplt+0x84>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800264a:	2204      	movs	r2, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800264c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800264e:	4395      	bics	r5, r2
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002650:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002652:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8002654:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002656:	3301      	adds	r3, #1
 8002658:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800265a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800265c:	2b00      	cmp	r3, #0
 800265e:	d146      	bne.n	80026ee <I2C_ITSlaveCplt+0x112>
  if (hi2c->XferCount != 0U)
 8002660:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <I2C_ITSlaveCplt+0x92>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002666:	2204      	movs	r2, #4
 8002668:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800266a:	4313      	orrs	r3, r2
 800266c:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800266e:	2600      	movs	r6, #0
 8002670:	2742      	movs	r7, #66	; 0x42
 8002672:	55e6      	strb	r6, [r4, r7]
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002674:	6c63      	ldr	r3, [r4, #68]	; 0x44
  hi2c->XferISR = NULL;
 8002676:	6366      	str	r6, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002678:	4698      	mov	r8, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d145      	bne.n	800270a <I2C_ITSlaveCplt+0x12e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800267e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002680:	4d44      	ldr	r5, [pc, #272]	; (8002794 <I2C_ITSlaveCplt+0x1b8>)
 8002682:	42ab      	cmp	r3, r5
 8002684:	d123      	bne.n	80026ce <I2C_ITSlaveCplt+0xf2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002686:	2341      	movs	r3, #65	; 0x41
 8002688:	5ce2      	ldrb	r2, [r4, r3]
 800268a:	2a22      	cmp	r2, #34	; 0x22
 800268c:	d100      	bne.n	8002690 <I2C_ITSlaveCplt+0xb4>
 800268e:	e072      	b.n	8002776 <I2C_ITSlaveCplt+0x19a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002690:	2220      	movs	r2, #32
 8002692:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002694:	4643      	mov	r3, r8
    __HAL_UNLOCK(hi2c);
 8002696:	4642      	mov	r2, r8
    hi2c->PreviousState = I2C_STATE_NONE;
 8002698:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800269a:	2340      	movs	r3, #64	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800269c:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 800269e:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80026a0:	f7fd fed0 	bl	8000444 <HAL_I2C_SlaveTxCpltCallback>
}
 80026a4:	bc80      	pop	{r7}
 80026a6:	46b8      	mov	r8, r7
 80026a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80026aa:	5c20      	ldrb	r0, [r4, r0]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80026ac:	6818      	ldr	r0, [r3, #0]
 80026ae:	36f2      	adds	r6, #242	; 0xf2
 80026b0:	43b0      	bics	r0, r6
 80026b2:	6018      	str	r0, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80026b4:	6322      	str	r2, [r4, #48]	; 0x30
 80026b6:	e7a3      	b.n	8002600 <I2C_ITSlaveCplt+0x24>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80026b8:	0bc9      	lsrs	r1, r1, #15
 80026ba:	420a      	tst	r2, r1
 80026bc:	d0c3      	beq.n	8002646 <I2C_ITSlaveCplt+0x6a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	4935      	ldr	r1, [pc, #212]	; (8002798 <I2C_ITSlaveCplt+0x1bc>)
 80026c2:	400a      	ands	r2, r1
 80026c4:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 80026c6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80026c8:	2a00      	cmp	r2, #0
 80026ca:	d1b8      	bne.n	800263e <I2C_ITSlaveCplt+0x62>
 80026cc:	e7bb      	b.n	8002646 <I2C_ITSlaveCplt+0x6a>
    I2C_ITSlaveSeqCplt(hi2c);
 80026ce:	0020      	movs	r0, r4
 80026d0:	f7ff fe14 	bl	80022fc <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 80026d4:	2341      	movs	r3, #65	; 0x41
 80026d6:	2220      	movs	r2, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026d8:	62e5      	str	r5, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80026da:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 80026dc:	4643      	mov	r3, r8
    __HAL_UNLOCK(hi2c);
 80026de:	4642      	mov	r2, r8
    hi2c->PreviousState = I2C_STATE_NONE;
 80026e0:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80026e2:	2340      	movs	r3, #64	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80026e4:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 80026e6:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_ListenCpltCallback(hi2c);
 80026e8:	f7ff fe9e 	bl	8002428 <HAL_I2C_ListenCpltCallback>
 80026ec:	e7da      	b.n	80026a4 <I2C_ITSlaveCplt+0xc8>
      hi2c->XferSize--;
 80026ee:	3b01      	subs	r3, #1
 80026f0:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80026f2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80026f4:	3b01      	subs	r3, #1
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	8563      	strh	r3, [r4, #42]	; 0x2a
 80026fa:	e7b1      	b.n	8002660 <I2C_ITSlaveCplt+0x84>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80026fc:	26fc      	movs	r6, #252	; 0xfc
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80026fe:	5c20      	ldrb	r0, [r4, r0]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002700:	6818      	ldr	r0, [r3, #0]
 8002702:	43b0      	bics	r0, r6
 8002704:	6018      	str	r0, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002706:	6322      	str	r2, [r4, #48]	; 0x30
 8002708:	e77a      	b.n	8002600 <I2C_ITSlaveCplt+0x24>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800270a:	0020      	movs	r0, r4
 800270c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800270e:	f7ff feaf 	bl	8002470 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002712:	2341      	movs	r3, #65	; 0x41
 8002714:	5ce2      	ldrb	r2, [r4, r3]
 8002716:	2a28      	cmp	r2, #40	; 0x28
 8002718:	d1c4      	bne.n	80026a4 <I2C_ITSlaveCplt+0xc8>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800271a:	4a1e      	ldr	r2, [pc, #120]	; (8002794 <I2C_ITSlaveCplt+0x1b8>)
 800271c:	62e2      	str	r2, [r4, #44]	; 0x2c
  hi2c->State = HAL_I2C_STATE_READY;
 800271e:	2220      	movs	r2, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 8002720:	6326      	str	r6, [r4, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002722:	54e2      	strb	r2, [r4, r3]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002724:	55e6      	strb	r6, [r4, r7]
  hi2c->XferISR = NULL;
 8002726:	6366      	str	r6, [r4, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002728:	076b      	lsls	r3, r5, #29
 800272a:	d513      	bpl.n	8002754 <I2C_ITSlaveCplt+0x178>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002732:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8002734:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002736:	3301      	adds	r3, #1
 8002738:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800273a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800273c:	2b00      	cmp	r3, #0
 800273e:	d009      	beq.n	8002754 <I2C_ITSlaveCplt+0x178>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002740:	2204      	movs	r2, #4
      hi2c->XferSize--;
 8002742:	3b01      	subs	r3, #1
 8002744:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002746:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002748:	3b01      	subs	r3, #1
 800274a:	b29b      	uxth	r3, r3
 800274c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800274e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002750:	4313      	orrs	r3, r2
 8002752:	6463      	str	r3, [r4, #68]	; 0x44
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002754:	2341      	movs	r3, #65	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002756:	21fe      	movs	r1, #254	; 0xfe
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002758:	5ce2      	ldrb	r2, [r4, r3]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800275a:	5ce3      	ldrb	r3, [r4, r3]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800275c:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 800275e:	0020      	movs	r0, r4
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	438a      	bics	r2, r1
 8002764:	601a      	str	r2, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002766:	2210      	movs	r2, #16
 8002768:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 800276a:	2340      	movs	r3, #64	; 0x40
 800276c:	2200      	movs	r2, #0
 800276e:	54e2      	strb	r2, [r4, r3]
  HAL_I2C_ListenCpltCallback(hi2c);
 8002770:	f7ff fe5a 	bl	8002428 <HAL_I2C_ListenCpltCallback>
}
 8002774:	e796      	b.n	80026a4 <I2C_ITSlaveCplt+0xc8>
    hi2c->State = HAL_I2C_STATE_READY;
 8002776:	3a02      	subs	r2, #2
 8002778:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 800277a:	4643      	mov	r3, r8
    __HAL_UNLOCK(hi2c);
 800277c:	4642      	mov	r2, r8
    hi2c->PreviousState = I2C_STATE_NONE;
 800277e:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002780:	2340      	movs	r3, #64	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002782:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8002784:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002786:	f7ff fdb7 	bl	80022f8 <HAL_I2C_SlaveRxCpltCallback>
 800278a:	e78b      	b.n	80026a4 <I2C_ITSlaveCplt+0xc8>
 800278c:	fe00e800 	.word	0xfe00e800
 8002790:	ffffbfff 	.word	0xffffbfff
 8002794:	ffff0000 	.word	0xffff0000
 8002798:	ffff7fff 	.word	0xffff7fff

0800279c <I2C_Slave_ISR_IT>:
{
 800279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279e:	0016      	movs	r6, r2
  __HAL_LOCK(hi2c);
 80027a0:	2240      	movs	r2, #64	; 0x40
 80027a2:	5c83      	ldrb	r3, [r0, r2]
{
 80027a4:	0004      	movs	r4, r0
 80027a6:	000d      	movs	r5, r1
  uint32_t tmpoptions = hi2c->XferOptions;
 80027a8:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d100      	bne.n	80027b0 <I2C_Slave_ISR_IT+0x14>
 80027ae:	e081      	b.n	80028b4 <I2C_Slave_ISR_IT+0x118>
 80027b0:	2301      	movs	r3, #1
 80027b2:	5483      	strb	r3, [r0, r2]
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80027b4:	094a      	lsrs	r2, r1, #5
 80027b6:	4213      	tst	r3, r2
 80027b8:	d003      	beq.n	80027c2 <I2C_Slave_ISR_IT+0x26>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80027ba:	0972      	lsrs	r2, r6, #5
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80027bc:	4213      	tst	r3, r2
 80027be:	d000      	beq.n	80027c2 <I2C_Slave_ISR_IT+0x26>
 80027c0:	e063      	b.n	800288a <I2C_Slave_ISR_IT+0xee>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80027c2:	2301      	movs	r3, #1
 80027c4:	06ea      	lsls	r2, r5, #27
 80027c6:	d518      	bpl.n	80027fa <I2C_Slave_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80027c8:	0932      	lsrs	r2, r6, #4
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80027ca:	4213      	tst	r3, r2
 80027cc:	d015      	beq.n	80027fa <I2C_Slave_ISR_IT+0x5e>
    if (hi2c->XferCount == 0U)
 80027ce:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80027d0:	b291      	uxth	r1, r2
 80027d2:	2a00      	cmp	r2, #0
 80027d4:	d15f      	bne.n	8002896 <I2C_Slave_ISR_IT+0xfa>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80027d6:	3241      	adds	r2, #65	; 0x41
 80027d8:	5ca0      	ldrb	r0, [r4, r2]
 80027da:	2828      	cmp	r0, #40	; 0x28
 80027dc:	d100      	bne.n	80027e0 <I2C_Slave_ISR_IT+0x44>
 80027de:	e073      	b.n	80028c8 <I2C_Slave_ISR_IT+0x12c>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80027e0:	2341      	movs	r3, #65	; 0x41
 80027e2:	5ce3      	ldrb	r3, [r4, r3]
 80027e4:	2b29      	cmp	r3, #41	; 0x29
 80027e6:	d100      	bne.n	80027ea <I2C_Slave_ISR_IT+0x4e>
 80027e8:	e0a3      	b.n	8002932 <I2C_Slave_ISR_IT+0x196>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027ea:	2210      	movs	r2, #16
 80027ec:	6823      	ldr	r3, [r4, #0]
 80027ee:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 80027f0:	2340      	movs	r3, #64	; 0x40
 80027f2:	2200      	movs	r2, #0
  return HAL_OK;
 80027f4:	2000      	movs	r0, #0
  __HAL_UNLOCK(hi2c);
 80027f6:	54e2      	strb	r2, [r4, r3]
}
 80027f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80027fa:	2301      	movs	r3, #1
 80027fc:	076a      	lsls	r2, r5, #29
 80027fe:	d40f      	bmi.n	8002820 <I2C_Slave_ISR_IT+0x84>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002800:	2301      	movs	r3, #1
 8002802:	072a      	lsls	r2, r5, #28
 8002804:	d52a      	bpl.n	800285c <I2C_Slave_ISR_IT+0xc0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002806:	08f2      	lsrs	r2, r6, #3
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002808:	4213      	tst	r3, r2
 800280a:	d027      	beq.n	800285c <I2C_Slave_ISR_IT+0xc0>
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800280c:	3340      	adds	r3, #64	; 0x40
 800280e:	5ce2      	ldrb	r2, [r4, r3]
 8002810:	3b19      	subs	r3, #25
 8002812:	4013      	ands	r3, r2
 8002814:	2b28      	cmp	r3, #40	; 0x28
 8002816:	d053      	beq.n	80028c0 <I2C_Slave_ISR_IT+0x124>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002818:	2208      	movs	r2, #8
 800281a:	6823      	ldr	r3, [r4, #0]
 800281c:	61da      	str	r2, [r3, #28]
 800281e:	e7e7      	b.n	80027f0 <I2C_Slave_ISR_IT+0x54>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002820:	08b2      	lsrs	r2, r6, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002822:	4213      	tst	r3, r2
 8002824:	d0ec      	beq.n	8002800 <I2C_Slave_ISR_IT+0x64>
    if (hi2c->XferCount > 0U)
 8002826:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00d      	beq.n	8002848 <I2C_Slave_ISR_IT+0xac>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800282c:	6823      	ldr	r3, [r4, #0]
 800282e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8002834:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002836:	3301      	adds	r3, #1
 8002838:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800283a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800283c:	3b01      	subs	r3, #1
 800283e:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002840:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002842:	3b01      	subs	r3, #1
 8002844:	b29b      	uxth	r3, r3
 8002846:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8002848:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1d0      	bne.n	80027f0 <I2C_Slave_ISR_IT+0x54>
 800284e:	4b43      	ldr	r3, [pc, #268]	; (800295c <I2C_Slave_ISR_IT+0x1c0>)
 8002850:	429f      	cmp	r7, r3
 8002852:	d0cd      	beq.n	80027f0 <I2C_Slave_ISR_IT+0x54>
        I2C_ITSlaveSeqCplt(hi2c);
 8002854:	0020      	movs	r0, r4
 8002856:	f7ff fd51 	bl	80022fc <I2C_ITSlaveSeqCplt>
 800285a:	e7c9      	b.n	80027f0 <I2C_Slave_ISR_IT+0x54>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800285c:	2301      	movs	r3, #1
 800285e:	07aa      	lsls	r2, r5, #30
 8002860:	d5c6      	bpl.n	80027f0 <I2C_Slave_ISR_IT+0x54>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002862:	0876      	lsrs	r6, r6, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002864:	4233      	tst	r3, r6
 8002866:	d0c3      	beq.n	80027f0 <I2C_Slave_ISR_IT+0x54>
    if (hi2c->XferCount > 0U)
 8002868:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800286a:	2b00      	cmp	r3, #0
 800286c:	d024      	beq.n	80028b8 <I2C_Slave_ISR_IT+0x11c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800286e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002870:	6822      	ldr	r2, [r4, #0]
 8002872:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8002874:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002876:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002878:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800287a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800287c:	3b01      	subs	r3, #1
 800287e:	b29b      	uxth	r3, r3
 8002880:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002882:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002884:	3b01      	subs	r3, #1
 8002886:	8523      	strh	r3, [r4, #40]	; 0x28
 8002888:	e7b2      	b.n	80027f0 <I2C_Slave_ISR_IT+0x54>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800288a:	f7ff fea7 	bl	80025dc <I2C_ITSlaveCplt>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800288e:	2301      	movs	r3, #1
 8002890:	06ea      	lsls	r2, r5, #27
 8002892:	d5b2      	bpl.n	80027fa <I2C_Slave_ISR_IT+0x5e>
 8002894:	e798      	b.n	80027c8 <I2C_Slave_ISR_IT+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002896:	2210      	movs	r2, #16
 8002898:	6823      	ldr	r3, [r4, #0]
 800289a:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800289c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800289e:	3a0c      	subs	r2, #12
 80028a0:	4313      	orrs	r3, r2
 80028a2:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80028a4:	4b2e      	ldr	r3, [pc, #184]	; (8002960 <I2C_Slave_ISR_IT+0x1c4>)
 80028a6:	421f      	tst	r7, r3
 80028a8:	d1a2      	bne.n	80027f0 <I2C_Slave_ISR_IT+0x54>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80028aa:	0020      	movs	r0, r4
 80028ac:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80028ae:	f7ff fddf 	bl	8002470 <I2C_ITError>
 80028b2:	e79d      	b.n	80027f0 <I2C_Slave_ISR_IT+0x54>
  __HAL_LOCK(hi2c);
 80028b4:	2002      	movs	r0, #2
 80028b6:	e79f      	b.n	80027f8 <I2C_Slave_ISR_IT+0x5c>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80028b8:	4b29      	ldr	r3, [pc, #164]	; (8002960 <I2C_Slave_ISR_IT+0x1c4>)
 80028ba:	421f      	tst	r7, r3
 80028bc:	d0ca      	beq.n	8002854 <I2C_Slave_ISR_IT+0xb8>
 80028be:	e797      	b.n	80027f0 <I2C_Slave_ISR_IT+0x54>
 80028c0:	0020      	movs	r0, r4
 80028c2:	f7ff fd6b 	bl	800239c <I2C_ITAddrCplt.part.0>
 80028c6:	e793      	b.n	80027f0 <I2C_Slave_ISR_IT+0x54>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80028c8:	2080      	movs	r0, #128	; 0x80
 80028ca:	0480      	lsls	r0, r0, #18
 80028cc:	4287      	cmp	r7, r0
 80028ce:	d000      	beq.n	80028d2 <I2C_Slave_ISR_IT+0x136>
 80028d0:	e786      	b.n	80027e0 <I2C_Slave_ISR_IT+0x44>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028d2:	4822      	ldr	r0, [pc, #136]	; (800295c <I2C_Slave_ISR_IT+0x1c0>)
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80028d4:	08ad      	lsrs	r5, r5, #2
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028d6:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->State = HAL_I2C_STATE_READY;
 80028d8:	2020      	movs	r0, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 80028da:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80028dc:	54a0      	strb	r0, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028de:	3201      	adds	r2, #1
 80028e0:	54a1      	strb	r1, [r4, r2]
  hi2c->XferISR = NULL;
 80028e2:	6361      	str	r1, [r4, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80028e4:	422b      	tst	r3, r5
 80028e6:	d013      	beq.n	8002910 <I2C_Slave_ISR_IT+0x174>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80028e8:	6823      	ldr	r3, [r4, #0]
 80028ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80028ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ee:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 80028f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028f2:	3301      	adds	r3, #1
 80028f4:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 80028f6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d009      	beq.n	8002910 <I2C_Slave_ISR_IT+0x174>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80028fc:	2204      	movs	r2, #4
      hi2c->XferSize--;
 80028fe:	3b01      	subs	r3, #1
 8002900:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002902:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002904:	3b01      	subs	r3, #1
 8002906:	b29b      	uxth	r3, r3
 8002908:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800290a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800290c:	4313      	orrs	r3, r2
 800290e:	6463      	str	r3, [r4, #68]	; 0x44
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002910:	2341      	movs	r3, #65	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002912:	21fe      	movs	r1, #254	; 0xfe
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002914:	5ce2      	ldrb	r2, [r4, r3]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002916:	5ce3      	ldrb	r3, [r4, r3]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002918:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 800291a:	0020      	movs	r0, r4
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	438a      	bics	r2, r1
 8002920:	601a      	str	r2, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002922:	2210      	movs	r2, #16
 8002924:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8002926:	2340      	movs	r3, #64	; 0x40
 8002928:	2200      	movs	r2, #0
 800292a:	54e2      	strb	r2, [r4, r3]
  HAL_I2C_ListenCpltCallback(hi2c);
 800292c:	f7ff fd7c 	bl	8002428 <HAL_I2C_ListenCpltCallback>
}
 8002930:	e75e      	b.n	80027f0 <I2C_Slave_ISR_IT+0x54>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002932:	4b0a      	ldr	r3, [pc, #40]	; (800295c <I2C_Slave_ISR_IT+0x1c0>)
 8002934:	429f      	cmp	r7, r3
 8002936:	d100      	bne.n	800293a <I2C_Slave_ISR_IT+0x19e>
 8002938:	e757      	b.n	80027ea <I2C_Slave_ISR_IT+0x4e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800293a:	2210      	movs	r2, #16
 800293c:	6823      	ldr	r3, [r4, #0]
 800293e:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002940:	699a      	ldr	r2, [r3, #24]
 8002942:	0792      	lsls	r2, r2, #30
 8002944:	d501      	bpl.n	800294a <I2C_Slave_ISR_IT+0x1ae>
    hi2c->Instance->TXDR = 0x00U;
 8002946:	2200      	movs	r2, #0
 8002948:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800294a:	2201      	movs	r2, #1
 800294c:	6999      	ldr	r1, [r3, #24]
 800294e:	420a      	tst	r2, r1
 8002950:	d000      	beq.n	8002954 <I2C_Slave_ISR_IT+0x1b8>
 8002952:	e77f      	b.n	8002854 <I2C_Slave_ISR_IT+0xb8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002954:	6999      	ldr	r1, [r3, #24]
 8002956:	430a      	orrs	r2, r1
 8002958:	619a      	str	r2, [r3, #24]
 800295a:	e77b      	b.n	8002854 <I2C_Slave_ISR_IT+0xb8>
 800295c:	ffff0000 	.word	0xffff0000
 8002960:	feffffff 	.word	0xfeffffff

08002964 <HAL_I2C_ER_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002964:	6802      	ldr	r2, [r0, #0]
{
 8002966:	b570      	push	{r4, r5, r6, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002968:	6993      	ldr	r3, [r2, #24]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800296a:	2101      	movs	r1, #1
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800296c:	6814      	ldr	r4, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800296e:	05dd      	lsls	r5, r3, #23
 8002970:	d530      	bpl.n	80029d4 <HAL_I2C_ER_IRQHandler+0x70>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002972:	09e5      	lsrs	r5, r4, #7
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002974:	4229      	tst	r1, r5
 8002976:	d01d      	beq.n	80029b4 <HAL_I2C_ER_IRQHandler+0x50>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002978:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800297a:	430c      	orrs	r4, r1
 800297c:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800297e:	2480      	movs	r4, #128	; 0x80
 8002980:	0064      	lsls	r4, r4, #1
 8002982:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002984:	0a9c      	lsrs	r4, r3, #10
 8002986:	4221      	tst	r1, r4
 8002988:	d02b      	beq.n	80029e2 <HAL_I2C_ER_IRQHandler+0x7e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800298a:	2408      	movs	r4, #8
 800298c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800298e:	4321      	orrs	r1, r4
 8002990:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002992:	2180      	movs	r1, #128	; 0x80
 8002994:	00c9      	lsls	r1, r1, #3
 8002996:	61d1      	str	r1, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002998:	059b      	lsls	r3, r3, #22
 800299a:	d506      	bpl.n	80029aa <HAL_I2C_ER_IRQHandler+0x46>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800299c:	2102      	movs	r1, #2
 800299e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80029a0:	430b      	orrs	r3, r1
 80029a2:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80029a4:	2380      	movs	r3, #128	; 0x80
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	61d3      	str	r3, [r2, #28]
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80029aa:	230b      	movs	r3, #11
  tmperror = hi2c->ErrorCode;
 80029ac:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80029ae:	420b      	tst	r3, r1
 80029b0:	d10d      	bne.n	80029ce <HAL_I2C_ER_IRQHandler+0x6a>
}
 80029b2:	bd70      	pop	{r4, r5, r6, pc}
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80029b4:	0a9d      	lsrs	r5, r3, #10
 80029b6:	4229      	tst	r1, r5
 80029b8:	d1f7      	bne.n	80029aa <HAL_I2C_ER_IRQHandler+0x46>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80029ba:	2101      	movs	r1, #1
 80029bc:	059b      	lsls	r3, r3, #22
 80029be:	d5f4      	bpl.n	80029aa <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80029c0:	09e4      	lsrs	r4, r4, #7
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80029c2:	4221      	tst	r1, r4
 80029c4:	d1ea      	bne.n	800299c <HAL_I2C_ER_IRQHandler+0x38>
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80029c6:	230b      	movs	r3, #11
  tmperror = hi2c->ErrorCode;
 80029c8:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80029ca:	420b      	tst	r3, r1
 80029cc:	d0f1      	beq.n	80029b2 <HAL_I2C_ER_IRQHandler+0x4e>
    I2C_ITError(hi2c, tmperror);
 80029ce:	f7ff fd4f 	bl	8002470 <I2C_ITError>
}
 80029d2:	e7ee      	b.n	80029b2 <HAL_I2C_ER_IRQHandler+0x4e>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80029d4:	0a9d      	lsrs	r5, r3, #10
 80029d6:	4229      	tst	r1, r5
 80029d8:	d0ef      	beq.n	80029ba <HAL_I2C_ER_IRQHandler+0x56>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80029da:	09e4      	lsrs	r4, r4, #7
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80029dc:	4221      	tst	r1, r4
 80029de:	d1d4      	bne.n	800298a <HAL_I2C_ER_IRQHandler+0x26>
 80029e0:	e7e3      	b.n	80029aa <HAL_I2C_ER_IRQHandler+0x46>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80029e2:	0a5b      	lsrs	r3, r3, #9
 80029e4:	4219      	tst	r1, r3
 80029e6:	d1d9      	bne.n	800299c <HAL_I2C_ER_IRQHandler+0x38>
 80029e8:	e7df      	b.n	80029aa <HAL_I2C_ER_IRQHandler+0x46>
 80029ea:	46c0      	nop			; (mov r8, r8)

080029ec <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 80029ec:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 80029ee:	4770      	bx	lr

080029f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80029f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029f2:	2541      	movs	r5, #65	; 0x41
 80029f4:	5d43      	ldrb	r3, [r0, r5]
{
 80029f6:	000a      	movs	r2, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 80029f8:	b2de      	uxtb	r6, r3
 80029fa:	2b20      	cmp	r3, #32
 80029fc:	d11b      	bne.n	8002a36 <HAL_I2CEx_ConfigAnalogFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029fe:	2740      	movs	r7, #64	; 0x40
 8002a00:	5dc3      	ldrb	r3, [r0, r7]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d017      	beq.n	8002a36 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a06:	2101      	movs	r1, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a08:	2324      	movs	r3, #36	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8002a0a:	468c      	mov	ip, r1
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a0c:	5543      	strb	r3, [r0, r5]
    __HAL_I2C_DISABLE(hi2c);
 8002a0e:	6803      	ldr	r3, [r0, #0]
 8002a10:	681c      	ldr	r4, [r3, #0]
 8002a12:	438c      	bics	r4, r1
 8002a14:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a16:	681c      	ldr	r4, [r3, #0]
 8002a18:	4908      	ldr	r1, [pc, #32]	; (8002a3c <HAL_I2CEx_ConfigAnalogFilter+0x4c>)
 8002a1a:	400c      	ands	r4, r1
 8002a1c:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a1e:	6819      	ldr	r1, [r3, #0]
 8002a20:	4311      	orrs	r1, r2
 8002a22:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a24:	4661      	mov	r1, ip
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a2c:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002a2e:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 8002a30:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 8002a32:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002a36:	2002      	movs	r0, #2
 8002a38:	e7fc      	b.n	8002a34 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 8002a3a:	46c0      	nop			; (mov r8, r8)
 8002a3c:	ffffefff 	.word	0xffffefff

08002a40 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a40:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a42:	2541      	movs	r5, #65	; 0x41
 8002a44:	5d43      	ldrb	r3, [r0, r5]
 8002a46:	b2de      	uxtb	r6, r3
 8002a48:	2b20      	cmp	r3, #32
 8002a4a:	d11a      	bne.n	8002a82 <HAL_I2CEx_ConfigDigitalFilter+0x42>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a4c:	2740      	movs	r7, #64	; 0x40
 8002a4e:	5dc3      	ldrb	r3, [r0, r7]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d016      	beq.n	8002a82 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a54:	2324      	movs	r3, #36	; 0x24
 8002a56:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a58:	3b23      	subs	r3, #35	; 0x23
 8002a5a:	469c      	mov	ip, r3
 8002a5c:	6804      	ldr	r4, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a5e:	0209      	lsls	r1, r1, #8
    __HAL_I2C_DISABLE(hi2c);
 8002a60:	6822      	ldr	r2, [r4, #0]
 8002a62:	439a      	bics	r2, r3
 8002a64:	6022      	str	r2, [r4, #0]
    tmpreg = hi2c->Instance->CR1;
 8002a66:	6822      	ldr	r2, [r4, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8002a68:	4b07      	ldr	r3, [pc, #28]	; (8002a88 <HAL_I2CEx_ConfigDigitalFilter+0x48>)
 8002a6a:	401a      	ands	r2, r3
    tmpreg |= DigitalFilter << 8U;
 8002a6c:	4311      	orrs	r1, r2

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;

    __HAL_I2C_ENABLE(hi2c);
 8002a6e:	4662      	mov	r2, ip
    hi2c->Instance->CR1 = tmpreg;
 8002a70:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002a72:	6823      	ldr	r3, [r4, #0]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	6023      	str	r3, [r4, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a78:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002a7a:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 8002a7c:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 8002a7e:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002a82:	2002      	movs	r0, #2
 8002a84:	e7fc      	b.n	8002a80 <HAL_I2CEx_ConfigDigitalFilter+0x40>
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	fffff0ff 	.word	0xfffff0ff

08002a8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a8e:	46ce      	mov	lr, r9
 8002a90:	4647      	mov	r7, r8
 8002a92:	b580      	push	{r7, lr}
 8002a94:	0004      	movs	r4, r0
 8002a96:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a98:	2800      	cmp	r0, #0
 8002a9a:	d100      	bne.n	8002a9e <HAL_RCC_OscConfig+0x12>
 8002a9c:	e0ee      	b.n	8002c7c <HAL_RCC_OscConfig+0x1f0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a9e:	6803      	ldr	r3, [r0, #0]
 8002aa0:	07da      	lsls	r2, r3, #31
 8002aa2:	d535      	bpl.n	8002b10 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002aa4:	210c      	movs	r1, #12
 8002aa6:	48c3      	ldr	r0, [pc, #780]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002aa8:	6842      	ldr	r2, [r0, #4]
 8002aaa:	400a      	ands	r2, r1
 8002aac:	2a04      	cmp	r2, #4
 8002aae:	d100      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x26>
 8002ab0:	e101      	b.n	8002cb6 <HAL_RCC_OscConfig+0x22a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ab2:	6842      	ldr	r2, [r0, #4]
 8002ab4:	4011      	ands	r1, r2
 8002ab6:	2908      	cmp	r1, #8
 8002ab8:	d100      	bne.n	8002abc <HAL_RCC_OscConfig+0x30>
 8002aba:	e0f8      	b.n	8002cae <HAL_RCC_OscConfig+0x222>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002abc:	6863      	ldr	r3, [r4, #4]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d00f      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x56>
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d100      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x3c>
 8002ac6:	e11e      	b.n	8002d06 <HAL_RCC_OscConfig+0x27a>
 8002ac8:	2b05      	cmp	r3, #5
 8002aca:	d100      	bne.n	8002ace <HAL_RCC_OscConfig+0x42>
 8002acc:	e1a7      	b.n	8002e1e <HAL_RCC_OscConfig+0x392>
 8002ace:	4bb9      	ldr	r3, [pc, #740]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002ad0:	49b9      	ldr	r1, [pc, #740]	; (8002db8 <HAL_RCC_OscConfig+0x32c>)
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	400a      	ands	r2, r1
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	49b8      	ldr	r1, [pc, #736]	; (8002dbc <HAL_RCC_OscConfig+0x330>)
 8002adc:	400a      	ands	r2, r1
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	e005      	b.n	8002aee <HAL_RCC_OscConfig+0x62>
 8002ae2:	2380      	movs	r3, #128	; 0x80
 8002ae4:	4ab3      	ldr	r2, [pc, #716]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002ae6:	025b      	lsls	r3, r3, #9
 8002ae8:	6811      	ldr	r1, [r2, #0]
 8002aea:	430b      	orrs	r3, r1
 8002aec:	6013      	str	r3, [r2, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aee:	f7fe fce5 	bl	80014bc <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002af2:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8002af4:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002af6:	4faf      	ldr	r7, [pc, #700]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002af8:	02b6      	lsls	r6, r6, #10
 8002afa:	e005      	b.n	8002b08 <HAL_RCC_OscConfig+0x7c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002afc:	f7fe fcde 	bl	80014bc <HAL_GetTick>
 8002b00:	1b40      	subs	r0, r0, r5
 8002b02:	2864      	cmp	r0, #100	; 0x64
 8002b04:	d900      	bls.n	8002b08 <HAL_RCC_OscConfig+0x7c>
 8002b06:	e0fc      	b.n	8002d02 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	4233      	tst	r3, r6
 8002b0c:	d0f6      	beq.n	8002afc <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b0e:	6823      	ldr	r3, [r4, #0]
 8002b10:	079a      	lsls	r2, r3, #30
 8002b12:	d529      	bpl.n	8002b68 <HAL_RCC_OscConfig+0xdc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002b14:	220c      	movs	r2, #12
 8002b16:	49a7      	ldr	r1, [pc, #668]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002b18:	6848      	ldr	r0, [r1, #4]
 8002b1a:	4202      	tst	r2, r0
 8002b1c:	d100      	bne.n	8002b20 <HAL_RCC_OscConfig+0x94>
 8002b1e:	e0a6      	b.n	8002c6e <HAL_RCC_OscConfig+0x1e2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b20:	6848      	ldr	r0, [r1, #4]
 8002b22:	4002      	ands	r2, r0
 8002b24:	2a08      	cmp	r2, #8
 8002b26:	d100      	bne.n	8002b2a <HAL_RCC_OscConfig+0x9e>
 8002b28:	e09d      	b.n	8002c66 <HAL_RCC_OscConfig+0x1da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b2a:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b2c:	4da1      	ldr	r5, [pc, #644]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d100      	bne.n	8002b34 <HAL_RCC_OscConfig+0xa8>
 8002b32:	e11f      	b.n	8002d74 <HAL_RCC_OscConfig+0x2e8>
        __HAL_RCC_HSI_ENABLE();
 8002b34:	2201      	movs	r2, #1
 8002b36:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b38:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002b3e:	f7fe fcbd 	bl	80014bc <HAL_GetTick>
 8002b42:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b44:	e005      	b.n	8002b52 <HAL_RCC_OscConfig+0xc6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b46:	f7fe fcb9 	bl	80014bc <HAL_GetTick>
 8002b4a:	1b80      	subs	r0, r0, r6
 8002b4c:	2802      	cmp	r0, #2
 8002b4e:	d900      	bls.n	8002b52 <HAL_RCC_OscConfig+0xc6>
 8002b50:	e0d7      	b.n	8002d02 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b52:	682b      	ldr	r3, [r5, #0]
 8002b54:	421f      	tst	r7, r3
 8002b56:	d0f6      	beq.n	8002b46 <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b58:	21f8      	movs	r1, #248	; 0xf8
 8002b5a:	682a      	ldr	r2, [r5, #0]
 8002b5c:	6923      	ldr	r3, [r4, #16]
 8002b5e:	438a      	bics	r2, r1
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4313      	orrs	r3, r2
 8002b64:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b66:	6823      	ldr	r3, [r4, #0]
 8002b68:	071a      	lsls	r2, r3, #28
 8002b6a:	d42d      	bmi.n	8002bc8 <HAL_RCC_OscConfig+0x13c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b6c:	075a      	lsls	r2, r3, #29
 8002b6e:	d544      	bpl.n	8002bfa <HAL_RCC_OscConfig+0x16e>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b70:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002b72:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b74:	4b8f      	ldr	r3, [pc, #572]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002b76:	0552      	lsls	r2, r2, #21
 8002b78:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8002b7a:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b7c:	4211      	tst	r1, r2
 8002b7e:	d108      	bne.n	8002b92 <HAL_RCC_OscConfig+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b80:	69d9      	ldr	r1, [r3, #28]
 8002b82:	4311      	orrs	r1, r2
 8002b84:	61d9      	str	r1, [r3, #28]
 8002b86:	69db      	ldr	r3, [r3, #28]
 8002b88:	401a      	ands	r2, r3
 8002b8a:	9201      	str	r2, [sp, #4]
 8002b8c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b92:	2780      	movs	r7, #128	; 0x80
 8002b94:	4e8a      	ldr	r6, [pc, #552]	; (8002dc0 <HAL_RCC_OscConfig+0x334>)
 8002b96:	007f      	lsls	r7, r7, #1
 8002b98:	6833      	ldr	r3, [r6, #0]
 8002b9a:	423b      	tst	r3, r7
 8002b9c:	d100      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x114>
 8002b9e:	e094      	b.n	8002cca <HAL_RCC_OscConfig+0x23e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ba0:	68a3      	ldr	r3, [r4, #8]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d100      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x11c>
 8002ba6:	e0f8      	b.n	8002d9a <HAL_RCC_OscConfig+0x30e>
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d100      	bne.n	8002bae <HAL_RCC_OscConfig+0x122>
 8002bac:	e0c4      	b.n	8002d38 <HAL_RCC_OscConfig+0x2ac>
 8002bae:	2b05      	cmp	r3, #5
 8002bb0:	d100      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x128>
 8002bb2:	e140      	b.n	8002e36 <HAL_RCC_OscConfig+0x3aa>
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	4b7f      	ldr	r3, [pc, #508]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002bb8:	6a1a      	ldr	r2, [r3, #32]
 8002bba:	438a      	bics	r2, r1
 8002bbc:	621a      	str	r2, [r3, #32]
 8002bbe:	6a1a      	ldr	r2, [r3, #32]
 8002bc0:	3103      	adds	r1, #3
 8002bc2:	438a      	bics	r2, r1
 8002bc4:	621a      	str	r2, [r3, #32]
 8002bc6:	e0ec      	b.n	8002da2 <HAL_RCC_OscConfig+0x316>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bc8:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8002bca:	4d7a      	ldr	r5, [pc, #488]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d05b      	beq.n	8002c88 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_LSI_ENABLE();
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bd4:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002bda:	f7fe fc6f 	bl	80014bc <HAL_GetTick>
 8002bde:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002be0:	e005      	b.n	8002bee <HAL_RCC_OscConfig+0x162>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002be2:	f7fe fc6b 	bl	80014bc <HAL_GetTick>
 8002be6:	1b80      	subs	r0, r0, r6
 8002be8:	2802      	cmp	r0, #2
 8002bea:	d900      	bls.n	8002bee <HAL_RCC_OscConfig+0x162>
 8002bec:	e089      	b.n	8002d02 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002bf0:	421f      	tst	r7, r3
 8002bf2:	d0f6      	beq.n	8002be2 <HAL_RCC_OscConfig+0x156>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bf4:	6823      	ldr	r3, [r4, #0]
 8002bf6:	075a      	lsls	r2, r3, #29
 8002bf8:	d4ba      	bmi.n	8002b70 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002bfa:	06db      	lsls	r3, r3, #27
 8002bfc:	d512      	bpl.n	8002c24 <HAL_RCC_OscConfig+0x198>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002bfe:	6963      	ldr	r3, [r4, #20]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d100      	bne.n	8002c06 <HAL_RCC_OscConfig+0x17a>
 8002c04:	e13d      	b.n	8002e82 <HAL_RCC_OscConfig+0x3f6>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002c06:	3305      	adds	r3, #5
 8002c08:	d000      	beq.n	8002c0c <HAL_RCC_OscConfig+0x180>
 8002c0a:	e0e9      	b.n	8002de0 <HAL_RCC_OscConfig+0x354>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002c0c:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002c0e:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 8002c10:	4a68      	ldr	r2, [pc, #416]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002c12:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002c14:	438b      	bics	r3, r1
 8002c16:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002c18:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8002c1a:	69a3      	ldr	r3, [r4, #24]
 8002c1c:	4381      	bics	r1, r0
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	430b      	orrs	r3, r1
 8002c22:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c24:	6a23      	ldr	r3, [r4, #32]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d01b      	beq.n	8002c62 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c2a:	220c      	movs	r2, #12
 8002c2c:	4d61      	ldr	r5, [pc, #388]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002c2e:	6869      	ldr	r1, [r5, #4]
 8002c30:	400a      	ands	r2, r1
 8002c32:	2a08      	cmp	r2, #8
 8002c34:	d100      	bne.n	8002c38 <HAL_RCC_OscConfig+0x1ac>
 8002c36:	e108      	b.n	8002e4a <HAL_RCC_OscConfig+0x3be>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d100      	bne.n	8002c3e <HAL_RCC_OscConfig+0x1b2>
 8002c3c:	e13f      	b.n	8002ebe <HAL_RCC_OscConfig+0x432>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c3e:	682b      	ldr	r3, [r5, #0]
 8002c40:	4a60      	ldr	r2, [pc, #384]	; (8002dc4 <HAL_RCC_OscConfig+0x338>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c42:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8002c44:	4013      	ands	r3, r2
 8002c46:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002c48:	f7fe fc38 	bl	80014bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c4c:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8002c4e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c50:	e004      	b.n	8002c5c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c52:	f7fe fc33 	bl	80014bc <HAL_GetTick>
 8002c56:	1b00      	subs	r0, r0, r4
 8002c58:	2802      	cmp	r0, #2
 8002c5a:	d852      	bhi.n	8002d02 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c5c:	682b      	ldr	r3, [r5, #0]
 8002c5e:	4233      	tst	r3, r6
 8002c60:	d1f7      	bne.n	8002c52 <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }

  return HAL_OK;
 8002c62:	2000      	movs	r0, #0
 8002c64:	e00b      	b.n	8002c7e <HAL_RCC_OscConfig+0x1f2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002c66:	684a      	ldr	r2, [r1, #4]
 8002c68:	03d2      	lsls	r2, r2, #15
 8002c6a:	d500      	bpl.n	8002c6e <HAL_RCC_OscConfig+0x1e2>
 8002c6c:	e75d      	b.n	8002b2a <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c6e:	4a51      	ldr	r2, [pc, #324]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002c70:	6812      	ldr	r2, [r2, #0]
 8002c72:	0792      	lsls	r2, r2, #30
 8002c74:	d539      	bpl.n	8002cea <HAL_RCC_OscConfig+0x25e>
 8002c76:	68e2      	ldr	r2, [r4, #12]
 8002c78:	2a01      	cmp	r2, #1
 8002c7a:	d036      	beq.n	8002cea <HAL_RCC_OscConfig+0x25e>
        return HAL_ERROR;
 8002c7c:	2001      	movs	r0, #1
}
 8002c7e:	b003      	add	sp, #12
 8002c80:	bcc0      	pop	{r6, r7}
 8002c82:	46b9      	mov	r9, r7
 8002c84:	46b0      	mov	r8, r6
 8002c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8002c88:	2201      	movs	r2, #1
 8002c8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c8c:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8002c8e:	4393      	bics	r3, r2
 8002c90:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002c92:	f7fe fc13 	bl	80014bc <HAL_GetTick>
 8002c96:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c98:	e004      	b.n	8002ca4 <HAL_RCC_OscConfig+0x218>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c9a:	f7fe fc0f 	bl	80014bc <HAL_GetTick>
 8002c9e:	1b80      	subs	r0, r0, r6
 8002ca0:	2802      	cmp	r0, #2
 8002ca2:	d82e      	bhi.n	8002d02 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ca4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002ca6:	421f      	tst	r7, r3
 8002ca8:	d1f7      	bne.n	8002c9a <HAL_RCC_OscConfig+0x20e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	e7a3      	b.n	8002bf6 <HAL_RCC_OscConfig+0x16a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002cae:	6842      	ldr	r2, [r0, #4]
 8002cb0:	03d2      	lsls	r2, r2, #15
 8002cb2:	d400      	bmi.n	8002cb6 <HAL_RCC_OscConfig+0x22a>
 8002cb4:	e702      	b.n	8002abc <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb6:	4a3f      	ldr	r2, [pc, #252]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002cb8:	6812      	ldr	r2, [r2, #0]
 8002cba:	0392      	lsls	r2, r2, #14
 8002cbc:	d400      	bmi.n	8002cc0 <HAL_RCC_OscConfig+0x234>
 8002cbe:	e727      	b.n	8002b10 <HAL_RCC_OscConfig+0x84>
 8002cc0:	6862      	ldr	r2, [r4, #4]
 8002cc2:	2a00      	cmp	r2, #0
 8002cc4:	d000      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x23c>
 8002cc6:	e723      	b.n	8002b10 <HAL_RCC_OscConfig+0x84>
 8002cc8:	e7d8      	b.n	8002c7c <HAL_RCC_OscConfig+0x1f0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cca:	6833      	ldr	r3, [r6, #0]
 8002ccc:	433b      	orrs	r3, r7
 8002cce:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002cd0:	f7fe fbf4 	bl	80014bc <HAL_GetTick>
 8002cd4:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd6:	e004      	b.n	8002ce2 <HAL_RCC_OscConfig+0x256>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd8:	f7fe fbf0 	bl	80014bc <HAL_GetTick>
 8002cdc:	1b40      	subs	r0, r0, r5
 8002cde:	2864      	cmp	r0, #100	; 0x64
 8002ce0:	d80f      	bhi.n	8002d02 <HAL_RCC_OscConfig+0x276>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce2:	6833      	ldr	r3, [r6, #0]
 8002ce4:	423b      	tst	r3, r7
 8002ce6:	d0f7      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x24c>
 8002ce8:	e75a      	b.n	8002ba0 <HAL_RCC_OscConfig+0x114>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cea:	25f8      	movs	r5, #248	; 0xf8
 8002cec:	4831      	ldr	r0, [pc, #196]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002cee:	6922      	ldr	r2, [r4, #16]
 8002cf0:	6801      	ldr	r1, [r0, #0]
 8002cf2:	00d2      	lsls	r2, r2, #3
 8002cf4:	43a9      	bics	r1, r5
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cfa:	071a      	lsls	r2, r3, #28
 8002cfc:	d400      	bmi.n	8002d00 <HAL_RCC_OscConfig+0x274>
 8002cfe:	e735      	b.n	8002b6c <HAL_RCC_OscConfig+0xe0>
 8002d00:	e762      	b.n	8002bc8 <HAL_RCC_OscConfig+0x13c>
            return HAL_TIMEOUT;
 8002d02:	2003      	movs	r0, #3
 8002d04:	e7bb      	b.n	8002c7e <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d06:	4d2b      	ldr	r5, [pc, #172]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002d08:	4a2b      	ldr	r2, [pc, #172]	; (8002db8 <HAL_RCC_OscConfig+0x32c>)
 8002d0a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d0c:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d0e:	4013      	ands	r3, r2
 8002d10:	602b      	str	r3, [r5, #0]
 8002d12:	682b      	ldr	r3, [r5, #0]
 8002d14:	4a29      	ldr	r2, [pc, #164]	; (8002dbc <HAL_RCC_OscConfig+0x330>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d16:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d18:	4013      	ands	r3, r2
 8002d1a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002d1c:	f7fe fbce 	bl	80014bc <HAL_GetTick>
 8002d20:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d22:	e004      	b.n	8002d2e <HAL_RCC_OscConfig+0x2a2>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d24:	f7fe fbca 	bl	80014bc <HAL_GetTick>
 8002d28:	1b80      	subs	r0, r0, r6
 8002d2a:	2864      	cmp	r0, #100	; 0x64
 8002d2c:	d8e9      	bhi.n	8002d02 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d2e:	682b      	ldr	r3, [r5, #0]
 8002d30:	423b      	tst	r3, r7
 8002d32:	d1f7      	bne.n	8002d24 <HAL_RCC_OscConfig+0x298>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d34:	6823      	ldr	r3, [r4, #0]
 8002d36:	e6eb      	b.n	8002b10 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d38:	2201      	movs	r2, #1
 8002d3a:	4e1e      	ldr	r6, [pc, #120]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d3c:	4d22      	ldr	r5, [pc, #136]	; (8002dc8 <HAL_RCC_OscConfig+0x33c>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d3e:	6a33      	ldr	r3, [r6, #32]
 8002d40:	4393      	bics	r3, r2
 8002d42:	6233      	str	r3, [r6, #32]
 8002d44:	6a33      	ldr	r3, [r6, #32]
 8002d46:	3203      	adds	r2, #3
 8002d48:	4393      	bics	r3, r2
 8002d4a:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8002d4c:	f7fe fbb6 	bl	80014bc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d50:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8002d52:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d54:	4698      	mov	r8, r3
 8002d56:	e004      	b.n	8002d62 <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d58:	f7fe fbb0 	bl	80014bc <HAL_GetTick>
 8002d5c:	1bc0      	subs	r0, r0, r7
 8002d5e:	42a8      	cmp	r0, r5
 8002d60:	d8cf      	bhi.n	8002d02 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d62:	4642      	mov	r2, r8
 8002d64:	6a33      	ldr	r3, [r6, #32]
 8002d66:	421a      	tst	r2, r3
 8002d68:	d1f6      	bne.n	8002d58 <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 8002d6a:	464b      	mov	r3, r9
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d04f      	beq.n	8002e10 <HAL_RCC_OscConfig+0x384>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	e742      	b.n	8002bfa <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_DISABLE();
 8002d74:	2201      	movs	r2, #1
 8002d76:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d78:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8002d7a:	4393      	bics	r3, r2
 8002d7c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002d7e:	f7fe fb9d 	bl	80014bc <HAL_GetTick>
 8002d82:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d84:	e004      	b.n	8002d90 <HAL_RCC_OscConfig+0x304>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d86:	f7fe fb99 	bl	80014bc <HAL_GetTick>
 8002d8a:	1b80      	subs	r0, r0, r6
 8002d8c:	2802      	cmp	r0, #2
 8002d8e:	d8b8      	bhi.n	8002d02 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d90:	682b      	ldr	r3, [r5, #0]
 8002d92:	421f      	tst	r7, r3
 8002d94:	d1f7      	bne.n	8002d86 <HAL_RCC_OscConfig+0x2fa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d96:	6823      	ldr	r3, [r4, #0]
 8002d98:	e6e6      	b.n	8002b68 <HAL_RCC_OscConfig+0xdc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d9a:	4906      	ldr	r1, [pc, #24]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
 8002d9c:	6a0a      	ldr	r2, [r1, #32]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8002da2:	f7fe fb8b 	bl	80014bc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da6:	4b03      	ldr	r3, [pc, #12]	; (8002db4 <HAL_RCC_OscConfig+0x328>)
      tickstart = HAL_GetTick();
 8002da8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002daa:	4698      	mov	r8, r3
 8002dac:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dae:	4d06      	ldr	r5, [pc, #24]	; (8002dc8 <HAL_RCC_OscConfig+0x33c>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db0:	e011      	b.n	8002dd6 <HAL_RCC_OscConfig+0x34a>
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	40021000 	.word	0x40021000
 8002db8:	fffeffff 	.word	0xfffeffff
 8002dbc:	fffbffff 	.word	0xfffbffff
 8002dc0:	40007000 	.word	0x40007000
 8002dc4:	feffffff 	.word	0xfeffffff
 8002dc8:	00001388 	.word	0x00001388
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dcc:	f7fe fb76 	bl	80014bc <HAL_GetTick>
 8002dd0:	1b80      	subs	r0, r0, r6
 8002dd2:	42a8      	cmp	r0, r5
 8002dd4:	d895      	bhi.n	8002d02 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd6:	4643      	mov	r3, r8
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
 8002dda:	421f      	tst	r7, r3
 8002ddc:	d0f6      	beq.n	8002dcc <HAL_RCC_OscConfig+0x340>
 8002dde:	e7c4      	b.n	8002d6a <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002de0:	2204      	movs	r2, #4
 8002de2:	4d53      	ldr	r5, [pc, #332]	; (8002f30 <HAL_RCC_OscConfig+0x4a4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002de4:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002de6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8002de8:	4313      	orrs	r3, r2
 8002dea:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8002dec:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8002dee:	3a03      	subs	r2, #3
 8002df0:	4393      	bics	r3, r2
 8002df2:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002df4:	f7fe fb62 	bl	80014bc <HAL_GetTick>
 8002df8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002dfa:	e005      	b.n	8002e08 <HAL_RCC_OscConfig+0x37c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002dfc:	f7fe fb5e 	bl	80014bc <HAL_GetTick>
 8002e00:	1b80      	subs	r0, r0, r6
 8002e02:	2802      	cmp	r0, #2
 8002e04:	d900      	bls.n	8002e08 <HAL_RCC_OscConfig+0x37c>
 8002e06:	e77c      	b.n	8002d02 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002e08:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8002e0a:	421f      	tst	r7, r3
 8002e0c:	d1f6      	bne.n	8002dfc <HAL_RCC_OscConfig+0x370>
 8002e0e:	e709      	b.n	8002c24 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e10:	4a47      	ldr	r2, [pc, #284]	; (8002f30 <HAL_RCC_OscConfig+0x4a4>)
 8002e12:	4948      	ldr	r1, [pc, #288]	; (8002f34 <HAL_RCC_OscConfig+0x4a8>)
 8002e14:	69d3      	ldr	r3, [r2, #28]
 8002e16:	400b      	ands	r3, r1
 8002e18:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002e1a:	6823      	ldr	r3, [r4, #0]
 8002e1c:	e6ed      	b.n	8002bfa <HAL_RCC_OscConfig+0x16e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e1e:	2280      	movs	r2, #128	; 0x80
 8002e20:	4b43      	ldr	r3, [pc, #268]	; (8002f30 <HAL_RCC_OscConfig+0x4a4>)
 8002e22:	02d2      	lsls	r2, r2, #11
 8002e24:	6819      	ldr	r1, [r3, #0]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	2280      	movs	r2, #128	; 0x80
 8002e2c:	6819      	ldr	r1, [r3, #0]
 8002e2e:	0252      	lsls	r2, r2, #9
 8002e30:	430a      	orrs	r2, r1
 8002e32:	601a      	str	r2, [r3, #0]
 8002e34:	e65b      	b.n	8002aee <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e36:	2104      	movs	r1, #4
 8002e38:	4b3d      	ldr	r3, [pc, #244]	; (8002f30 <HAL_RCC_OscConfig+0x4a4>)
 8002e3a:	6a1a      	ldr	r2, [r3, #32]
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	621a      	str	r2, [r3, #32]
 8002e40:	6a1a      	ldr	r2, [r3, #32]
 8002e42:	3903      	subs	r1, #3
 8002e44:	430a      	orrs	r2, r1
 8002e46:	621a      	str	r2, [r3, #32]
 8002e48:	e7ab      	b.n	8002da2 <HAL_RCC_OscConfig+0x316>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d100      	bne.n	8002e50 <HAL_RCC_OscConfig+0x3c4>
 8002e4e:	e715      	b.n	8002c7c <HAL_RCC_OscConfig+0x1f0>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e50:	2380      	movs	r3, #128	; 0x80
        pll_config  = RCC->CFGR;
 8002e52:	686a      	ldr	r2, [r5, #4]
        pll_config2 = RCC->CFGR2;
 8002e54:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e56:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8002e58:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 8002e5a:	2001      	movs	r0, #1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	42ab      	cmp	r3, r5
 8002e60:	d000      	beq.n	8002e64 <HAL_RCC_OscConfig+0x3d8>
 8002e62:	e70c      	b.n	8002c7e <HAL_RCC_OscConfig+0x1f2>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002e64:	230f      	movs	r3, #15
 8002e66:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e68:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002e6a:	428b      	cmp	r3, r1
 8002e6c:	d000      	beq.n	8002e70 <HAL_RCC_OscConfig+0x3e4>
 8002e6e:	e706      	b.n	8002c7e <HAL_RCC_OscConfig+0x1f2>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002e70:	20f0      	movs	r0, #240	; 0xf0
 8002e72:	0380      	lsls	r0, r0, #14
 8002e74:	4002      	ands	r2, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002e76:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002e78:	1a10      	subs	r0, r2, r0
 8002e7a:	1e43      	subs	r3, r0, #1
 8002e7c:	4198      	sbcs	r0, r3
  return HAL_OK;
 8002e7e:	b2c0      	uxtb	r0, r0
 8002e80:	e6fd      	b.n	8002c7e <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002e82:	2104      	movs	r1, #4
 8002e84:	4d2a      	ldr	r5, [pc, #168]	; (8002f30 <HAL_RCC_OscConfig+0x4a4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002e86:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002e88:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	636a      	str	r2, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8002e8e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002e90:	4313      	orrs	r3, r2
 8002e92:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002e94:	f7fe fb12 	bl	80014bc <HAL_GetTick>
 8002e98:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002e9a:	e005      	b.n	8002ea8 <HAL_RCC_OscConfig+0x41c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002e9c:	f7fe fb0e 	bl	80014bc <HAL_GetTick>
 8002ea0:	1b80      	subs	r0, r0, r6
 8002ea2:	2802      	cmp	r0, #2
 8002ea4:	d900      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x41c>
 8002ea6:	e72c      	b.n	8002d02 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002ea8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8002eaa:	421f      	tst	r7, r3
 8002eac:	d0f6      	beq.n	8002e9c <HAL_RCC_OscConfig+0x410>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002eae:	21f8      	movs	r1, #248	; 0xf8
 8002eb0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002eb2:	69a3      	ldr	r3, [r4, #24]
 8002eb4:	438a      	bics	r2, r1
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	636b      	str	r3, [r5, #52]	; 0x34
 8002ebc:	e6b2      	b.n	8002c24 <HAL_RCC_OscConfig+0x198>
        __HAL_RCC_PLL_DISABLE();
 8002ebe:	682b      	ldr	r3, [r5, #0]
 8002ec0:	4a1d      	ldr	r2, [pc, #116]	; (8002f38 <HAL_RCC_OscConfig+0x4ac>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ec2:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002ec8:	f7fe faf8 	bl	80014bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ecc:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8002ece:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ed0:	e005      	b.n	8002ede <HAL_RCC_OscConfig+0x452>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ed2:	f7fe faf3 	bl	80014bc <HAL_GetTick>
 8002ed6:	1b80      	subs	r0, r0, r6
 8002ed8:	2802      	cmp	r0, #2
 8002eda:	d900      	bls.n	8002ede <HAL_RCC_OscConfig+0x452>
 8002edc:	e711      	b.n	8002d02 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ede:	682b      	ldr	r3, [r5, #0]
 8002ee0:	423b      	tst	r3, r7
 8002ee2:	d1f6      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x446>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee4:	220f      	movs	r2, #15
 8002ee6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ee8:	4e11      	ldr	r6, [pc, #68]	; (8002f30 <HAL_RCC_OscConfig+0x4a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002eea:	4393      	bics	r3, r2
 8002eec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	62eb      	str	r3, [r5, #44]	; 0x2c
 8002ef2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002ef4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002ef6:	686a      	ldr	r2, [r5, #4]
 8002ef8:	430b      	orrs	r3, r1
 8002efa:	4910      	ldr	r1, [pc, #64]	; (8002f3c <HAL_RCC_OscConfig+0x4b0>)
 8002efc:	400a      	ands	r2, r1
 8002efe:	4313      	orrs	r3, r2
 8002f00:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002f02:	2380      	movs	r3, #128	; 0x80
 8002f04:	682a      	ldr	r2, [r5, #0]
 8002f06:	045b      	lsls	r3, r3, #17
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002f0c:	f7fe fad6 	bl	80014bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f10:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8002f12:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f14:	04ad      	lsls	r5, r5, #18
 8002f16:	e005      	b.n	8002f24 <HAL_RCC_OscConfig+0x498>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f18:	f7fe fad0 	bl	80014bc <HAL_GetTick>
 8002f1c:	1b00      	subs	r0, r0, r4
 8002f1e:	2802      	cmp	r0, #2
 8002f20:	d900      	bls.n	8002f24 <HAL_RCC_OscConfig+0x498>
 8002f22:	e6ee      	b.n	8002d02 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f24:	6833      	ldr	r3, [r6, #0]
 8002f26:	422b      	tst	r3, r5
 8002f28:	d0f6      	beq.n	8002f18 <HAL_RCC_OscConfig+0x48c>
  return HAL_OK;
 8002f2a:	2000      	movs	r0, #0
 8002f2c:	e6a7      	b.n	8002c7e <HAL_RCC_OscConfig+0x1f2>
 8002f2e:	46c0      	nop			; (mov r8, r8)
 8002f30:	40021000 	.word	0x40021000
 8002f34:	efffffff 	.word	0xefffffff
 8002f38:	feffffff 	.word	0xfeffffff
 8002f3c:	ffc2ffff 	.word	0xffc2ffff

08002f40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f42:	46ce      	mov	lr, r9
 8002f44:	4647      	mov	r7, r8
 8002f46:	0004      	movs	r4, r0
 8002f48:	000d      	movs	r5, r1
 8002f4a:	b580      	push	{r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f4c:	2800      	cmp	r0, #0
 8002f4e:	d00d      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x2c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f50:	2301      	movs	r3, #1
 8002f52:	494a      	ldr	r1, [pc, #296]	; (800307c <HAL_RCC_ClockConfig+0x13c>)
 8002f54:	680a      	ldr	r2, [r1, #0]
 8002f56:	401a      	ands	r2, r3
 8002f58:	42aa      	cmp	r2, r5
 8002f5a:	d20c      	bcs.n	8002f76 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5c:	680a      	ldr	r2, [r1, #0]
 8002f5e:	439a      	bics	r2, r3
 8002f60:	432a      	orrs	r2, r5
 8002f62:	600a      	str	r2, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f64:	680a      	ldr	r2, [r1, #0]
 8002f66:	4013      	ands	r3, r2
 8002f68:	42ab      	cmp	r3, r5
 8002f6a:	d004      	beq.n	8002f76 <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8002f6c:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8002f6e:	bcc0      	pop	{r6, r7}
 8002f70:	46b9      	mov	r9, r7
 8002f72:	46b0      	mov	r8, r6
 8002f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f76:	6823      	ldr	r3, [r4, #0]
 8002f78:	079a      	lsls	r2, r3, #30
 8002f7a:	d50e      	bpl.n	8002f9a <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f7c:	075a      	lsls	r2, r3, #29
 8002f7e:	d505      	bpl.n	8002f8c <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002f80:	22e0      	movs	r2, #224	; 0xe0
 8002f82:	493f      	ldr	r1, [pc, #252]	; (8003080 <HAL_RCC_ClockConfig+0x140>)
 8002f84:	00d2      	lsls	r2, r2, #3
 8002f86:	6848      	ldr	r0, [r1, #4]
 8002f88:	4302      	orrs	r2, r0
 8002f8a:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f8c:	20f0      	movs	r0, #240	; 0xf0
 8002f8e:	493c      	ldr	r1, [pc, #240]	; (8003080 <HAL_RCC_ClockConfig+0x140>)
 8002f90:	684a      	ldr	r2, [r1, #4]
 8002f92:	4382      	bics	r2, r0
 8002f94:	68a0      	ldr	r0, [r4, #8]
 8002f96:	4302      	orrs	r2, r0
 8002f98:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f9a:	07db      	lsls	r3, r3, #31
 8002f9c:	d522      	bpl.n	8002fe4 <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9e:	4b38      	ldr	r3, [pc, #224]	; (8003080 <HAL_RCC_ClockConfig+0x140>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fa0:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa2:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fa4:	2a01      	cmp	r2, #1
 8002fa6:	d05b      	beq.n	8003060 <HAL_RCC_ClockConfig+0x120>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fa8:	2a02      	cmp	r2, #2
 8002faa:	d056      	beq.n	800305a <HAL_RCC_ClockConfig+0x11a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fac:	079b      	lsls	r3, r3, #30
 8002fae:	d5dd      	bpl.n	8002f6c <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fb0:	2103      	movs	r1, #3
 8002fb2:	4e33      	ldr	r6, [pc, #204]	; (8003080 <HAL_RCC_ClockConfig+0x140>)
 8002fb4:	6873      	ldr	r3, [r6, #4]
 8002fb6:	438b      	bics	r3, r1
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002fbc:	f7fe fa7e 	bl	80014bc <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc0:	230c      	movs	r3, #12
 8002fc2:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc4:	4b2f      	ldr	r3, [pc, #188]	; (8003084 <HAL_RCC_ClockConfig+0x144>)
    tickstart = HAL_GetTick();
 8002fc6:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc8:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fca:	e004      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x96>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fcc:	f7fe fa76 	bl	80014bc <HAL_GetTick>
 8002fd0:	1bc0      	subs	r0, r0, r7
 8002fd2:	4548      	cmp	r0, r9
 8002fd4:	d847      	bhi.n	8003066 <HAL_RCC_ClockConfig+0x126>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd6:	4643      	mov	r3, r8
 8002fd8:	6872      	ldr	r2, [r6, #4]
 8002fda:	401a      	ands	r2, r3
 8002fdc:	6863      	ldr	r3, [r4, #4]
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d1f3      	bne.n	8002fcc <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	4a25      	ldr	r2, [pc, #148]	; (800307c <HAL_RCC_ClockConfig+0x13c>)
 8002fe8:	6813      	ldr	r3, [r2, #0]
 8002fea:	400b      	ands	r3, r1
 8002fec:	42ab      	cmp	r3, r5
 8002fee:	d905      	bls.n	8002ffc <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff0:	6813      	ldr	r3, [r2, #0]
 8002ff2:	438b      	bics	r3, r1
 8002ff4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff6:	6813      	ldr	r3, [r2, #0]
 8002ff8:	4219      	tst	r1, r3
 8002ffa:	d1b7      	bne.n	8002f6c <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ffc:	6823      	ldr	r3, [r4, #0]
 8002ffe:	075b      	lsls	r3, r3, #29
 8003000:	d506      	bpl.n	8003010 <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003002:	4a1f      	ldr	r2, [pc, #124]	; (8003080 <HAL_RCC_ClockConfig+0x140>)
 8003004:	4920      	ldr	r1, [pc, #128]	; (8003088 <HAL_RCC_ClockConfig+0x148>)
 8003006:	6853      	ldr	r3, [r2, #4]
 8003008:	400b      	ands	r3, r1
 800300a:	68e1      	ldr	r1, [r4, #12]
 800300c:	430b      	orrs	r3, r1
 800300e:	6053      	str	r3, [r2, #4]
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003010:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8003012:	491b      	ldr	r1, [pc, #108]	; (8003080 <HAL_RCC_ClockConfig+0x140>)
 8003014:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003016:	4013      	ands	r3, r2
 8003018:	2b08      	cmp	r3, #8
 800301a:	d00e      	beq.n	800303a <HAL_RCC_ClockConfig+0xfa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800301c:	481b      	ldr	r0, [pc, #108]	; (800308c <HAL_RCC_ClockConfig+0x14c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800301e:	4b18      	ldr	r3, [pc, #96]	; (8003080 <HAL_RCC_ClockConfig+0x140>)
 8003020:	4a1b      	ldr	r2, [pc, #108]	; (8003090 <HAL_RCC_ClockConfig+0x150>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	061b      	lsls	r3, r3, #24
 8003026:	0f1b      	lsrs	r3, r3, #28
 8003028:	5cd3      	ldrb	r3, [r2, r3]
 800302a:	40d8      	lsrs	r0, r3
 800302c:	4b19      	ldr	r3, [pc, #100]	; (8003094 <HAL_RCC_ClockConfig+0x154>)
 800302e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003030:	2003      	movs	r0, #3
 8003032:	f7fe fa01 	bl	8001438 <HAL_InitTick>
  return HAL_OK;
 8003036:	2000      	movs	r0, #0
 8003038:	e799      	b.n	8002f6e <HAL_RCC_ClockConfig+0x2e>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800303a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800303c:	3307      	adds	r3, #7
 800303e:	0c90      	lsrs	r0, r2, #18
 8003040:	4018      	ands	r0, r3
 8003042:	4c15      	ldr	r4, [pc, #84]	; (8003098 <HAL_RCC_ClockConfig+0x158>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003044:	400b      	ands	r3, r1
 8003046:	4915      	ldr	r1, [pc, #84]	; (800309c <HAL_RCC_ClockConfig+0x15c>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003048:	5c24      	ldrb	r4, [r4, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800304a:	5cc9      	ldrb	r1, [r1, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800304c:	03d3      	lsls	r3, r2, #15
 800304e:	d50c      	bpl.n	800306a <HAL_RCC_ClockConfig+0x12a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003050:	480e      	ldr	r0, [pc, #56]	; (800308c <HAL_RCC_ClockConfig+0x14c>)
 8003052:	f7fd f863 	bl	800011c <__udivsi3>
 8003056:	4360      	muls	r0, r4
 8003058:	e7e1      	b.n	800301e <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800305a:	019b      	lsls	r3, r3, #6
 800305c:	d4a8      	bmi.n	8002fb0 <HAL_RCC_ClockConfig+0x70>
 800305e:	e785      	b.n	8002f6c <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003060:	039b      	lsls	r3, r3, #14
 8003062:	d4a5      	bmi.n	8002fb0 <HAL_RCC_ClockConfig+0x70>
 8003064:	e782      	b.n	8002f6c <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 8003066:	2003      	movs	r0, #3
 8003068:	e781      	b.n	8002f6e <HAL_RCC_ClockConfig+0x2e>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800306a:	0163      	lsls	r3, r4, #5
 800306c:	1b1b      	subs	r3, r3, r4
 800306e:	0198      	lsls	r0, r3, #6
 8003070:	1ac0      	subs	r0, r0, r3
 8003072:	00c0      	lsls	r0, r0, #3
 8003074:	1900      	adds	r0, r0, r4
 8003076:	0200      	lsls	r0, r0, #8
 8003078:	e7d1      	b.n	800301e <HAL_RCC_ClockConfig+0xde>
 800307a:	46c0      	nop			; (mov r8, r8)
 800307c:	40022000 	.word	0x40022000
 8003080:	40021000 	.word	0x40021000
 8003084:	00001388 	.word	0x00001388
 8003088:	fffff8ff 	.word	0xfffff8ff
 800308c:	007a1200 	.word	0x007a1200
 8003090:	08006178 	.word	0x08006178
 8003094:	20000008 	.word	0x20000008
 8003098:	08006190 	.word	0x08006190
 800309c:	080061a0 	.word	0x080061a0

080030a0 <HAL_RCC_GetSysClockFreq>:
  switch (tmpreg & RCC_CFGR_SWS)
 80030a0:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 80030a2:	4910      	ldr	r1, [pc, #64]	; (80030e4 <HAL_RCC_GetSysClockFreq+0x44>)
{
 80030a4:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80030a6:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80030a8:	4013      	ands	r3, r2
 80030aa:	2b08      	cmp	r3, #8
 80030ac:	d001      	beq.n	80030b2 <HAL_RCC_GetSysClockFreq+0x12>
      sysclockfreq = HSE_VALUE;
 80030ae:	480e      	ldr	r0, [pc, #56]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80030b0:	bd10      	pop	{r4, pc}
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80030b2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80030b4:	3307      	adds	r3, #7
 80030b6:	0c90      	lsrs	r0, r2, #18
 80030b8:	4018      	ands	r0, r3
 80030ba:	4c0c      	ldr	r4, [pc, #48]	; (80030ec <HAL_RCC_GetSysClockFreq+0x4c>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80030bc:	400b      	ands	r3, r1
 80030be:	490c      	ldr	r1, [pc, #48]	; (80030f0 <HAL_RCC_GetSysClockFreq+0x50>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80030c0:	5c24      	ldrb	r4, [r4, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80030c2:	5cc9      	ldrb	r1, [r1, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80030c4:	03d3      	lsls	r3, r2, #15
 80030c6:	d504      	bpl.n	80030d2 <HAL_RCC_GetSysClockFreq+0x32>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80030c8:	4807      	ldr	r0, [pc, #28]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x48>)
 80030ca:	f7fd f827 	bl	800011c <__udivsi3>
 80030ce:	4360      	muls	r0, r4
 80030d0:	e7ee      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0x10>
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80030d2:	0163      	lsls	r3, r4, #5
 80030d4:	1b1b      	subs	r3, r3, r4
 80030d6:	0198      	lsls	r0, r3, #6
 80030d8:	1ac0      	subs	r0, r0, r3
 80030da:	00c0      	lsls	r0, r0, #3
 80030dc:	1900      	adds	r0, r0, r4
 80030de:	0200      	lsls	r0, r0, #8
 80030e0:	e7e6      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0x10>
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	40021000 	.word	0x40021000
 80030e8:	007a1200 	.word	0x007a1200
 80030ec:	08006190 	.word	0x08006190
 80030f0:	080061a0 	.word	0x080061a0

080030f4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80030f4:	4b04      	ldr	r3, [pc, #16]	; (8003108 <HAL_RCC_GetPCLK1Freq+0x14>)
 80030f6:	4a05      	ldr	r2, [pc, #20]	; (800310c <HAL_RCC_GetPCLK1Freq+0x18>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	055b      	lsls	r3, r3, #21
 80030fc:	0f5b      	lsrs	r3, r3, #29
 80030fe:	5cd3      	ldrb	r3, [r2, r3]
 8003100:	4a03      	ldr	r2, [pc, #12]	; (8003110 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003102:	6810      	ldr	r0, [r2, #0]
 8003104:	40d8      	lsrs	r0, r3
}    
 8003106:	4770      	bx	lr
 8003108:	40021000 	.word	0x40021000
 800310c:	08006188 	.word	0x08006188
 8003110:	20000008 	.word	0x20000008

08003114 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003116:	46ce      	mov	lr, r9
 8003118:	4647      	mov	r7, r8
 800311a:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800311c:	6803      	ldr	r3, [r0, #0]
{
 800311e:	0004      	movs	r4, r0
 8003120:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003122:	03da      	lsls	r2, r3, #15
 8003124:	d530      	bpl.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003126:	2280      	movs	r2, #128	; 0x80
 8003128:	4b43      	ldr	r3, [pc, #268]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800312a:	0552      	lsls	r2, r2, #21
 800312c:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 800312e:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003130:	4211      	tst	r1, r2
 8003132:	d041      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003134:	2680      	movs	r6, #128	; 0x80
 8003136:	4d41      	ldr	r5, [pc, #260]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8003138:	0076      	lsls	r6, r6, #1
 800313a:	682b      	ldr	r3, [r5, #0]
 800313c:	4233      	tst	r3, r6
 800313e:	d049      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003140:	4d3d      	ldr	r5, [pc, #244]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8003142:	22c0      	movs	r2, #192	; 0xc0
 8003144:	6a2b      	ldr	r3, [r5, #32]
 8003146:	0092      	lsls	r2, r2, #2
 8003148:	0018      	movs	r0, r3
 800314a:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800314c:	4213      	tst	r3, r2
 800314e:	d063      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8003150:	6861      	ldr	r1, [r4, #4]
 8003152:	400a      	ands	r2, r1
 8003154:	4282      	cmp	r2, r0
 8003156:	d00e      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003158:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800315a:	6a28      	ldr	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800315c:	6a2e      	ldr	r6, [r5, #32]
 800315e:	0252      	lsls	r2, r2, #9
 8003160:	4332      	orrs	r2, r6
 8003162:	622a      	str	r2, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003164:	6a2a      	ldr	r2, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003166:	4b36      	ldr	r3, [pc, #216]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003168:	4e36      	ldr	r6, [pc, #216]	; (8003244 <HAL_RCCEx_PeriphCLKConfig+0x130>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800316a:	4003      	ands	r3, r0
      __HAL_RCC_BACKUPRESET_RELEASE();
 800316c:	4032      	ands	r2, r6
 800316e:	622a      	str	r2, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003170:	622b      	str	r3, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003172:	07c3      	lsls	r3, r0, #31
 8003174:	d43f      	bmi.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003176:	4a30      	ldr	r2, [pc, #192]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8003178:	4831      	ldr	r0, [pc, #196]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800317a:	6a13      	ldr	r3, [r2, #32]
 800317c:	4003      	ands	r3, r0
 800317e:	430b      	orrs	r3, r1
 8003180:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003182:	2f01      	cmp	r7, #1
 8003184:	d051      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x116>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003186:	6823      	ldr	r3, [r4, #0]
 8003188:	07da      	lsls	r2, r3, #31
 800318a:	d506      	bpl.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800318c:	2003      	movs	r0, #3
 800318e:	492a      	ldr	r1, [pc, #168]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8003190:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003192:	4382      	bics	r2, r0
 8003194:	68a0      	ldr	r0, [r4, #8]
 8003196:	4302      	orrs	r2, r0
 8003198:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800319a:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800319c:	069b      	lsls	r3, r3, #26
 800319e:	d506      	bpl.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031a0:	2110      	movs	r1, #16
 80031a2:	4a25      	ldr	r2, [pc, #148]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80031a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80031a6:	438b      	bics	r3, r1
 80031a8:	68e1      	ldr	r1, [r4, #12]
 80031aa:	430b      	orrs	r3, r1
 80031ac:	6313      	str	r3, [r2, #48]	; 0x30
}
 80031ae:	b003      	add	sp, #12
 80031b0:	bcc0      	pop	{r6, r7}
 80031b2:	46b9      	mov	r9, r7
 80031b4:	46b0      	mov	r8, r6
 80031b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b8:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 80031ba:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031bc:	4d1f      	ldr	r5, [pc, #124]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80031be:	4311      	orrs	r1, r2
 80031c0:	61d9      	str	r1, [r3, #28]
 80031c2:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c4:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80031c6:	401a      	ands	r2, r3
 80031c8:	9201      	str	r2, [sp, #4]
 80031ca:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031cc:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 80031ce:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d0:	4233      	tst	r3, r6
 80031d2:	d1b5      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031d4:	682b      	ldr	r3, [r5, #0]
 80031d6:	4333      	orrs	r3, r6
 80031d8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80031da:	f7fe f96f 	bl	80014bc <HAL_GetTick>
 80031de:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e0:	682b      	ldr	r3, [r5, #0]
 80031e2:	4233      	tst	r3, r6
 80031e4:	d1ac      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031e6:	f7fe f969 	bl	80014bc <HAL_GetTick>
 80031ea:	4643      	mov	r3, r8
 80031ec:	1ac0      	subs	r0, r0, r3
 80031ee:	2864      	cmp	r0, #100	; 0x64
 80031f0:	d9f6      	bls.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
          return HAL_TIMEOUT;
 80031f2:	2003      	movs	r0, #3
 80031f4:	e7db      	b.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 80031f6:	f7fe f961 	bl	80014bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031fa:	2302      	movs	r3, #2
 80031fc:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031fe:	4b12      	ldr	r3, [pc, #72]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x134>)
        tickstart = HAL_GetTick();
 8003200:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003202:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003204:	e004      	b.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003206:	f7fe f959 	bl	80014bc <HAL_GetTick>
 800320a:	1b80      	subs	r0, r0, r6
 800320c:	4548      	cmp	r0, r9
 800320e:	d8f0      	bhi.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xde>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003210:	4642      	mov	r2, r8
 8003212:	6a2b      	ldr	r3, [r5, #32]
 8003214:	421a      	tst	r2, r3
 8003216:	d0f6      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003218:	4a07      	ldr	r2, [pc, #28]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800321a:	4809      	ldr	r0, [pc, #36]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800321c:	6a13      	ldr	r3, [r2, #32]
 800321e:	6861      	ldr	r1, [r4, #4]
 8003220:	4003      	ands	r3, r0
 8003222:	430b      	orrs	r3, r1
 8003224:	6213      	str	r3, [r2, #32]
    if(pwrclkchanged == SET)
 8003226:	2f01      	cmp	r7, #1
 8003228:	d1ad      	bne.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x72>
      __HAL_RCC_PWR_CLK_DISABLE();
 800322a:	69d3      	ldr	r3, [r2, #28]
 800322c:	4907      	ldr	r1, [pc, #28]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x138>)
 800322e:	400b      	ands	r3, r1
 8003230:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	e7a8      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003236:	46c0      	nop			; (mov r8, r8)
 8003238:	40021000 	.word	0x40021000
 800323c:	40007000 	.word	0x40007000
 8003240:	fffffcff 	.word	0xfffffcff
 8003244:	fffeffff 	.word	0xfffeffff
 8003248:	00001388 	.word	0x00001388
 800324c:	efffffff 	.word	0xefffffff

08003250 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8003250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003252:	46d6      	mov	lr, sl
 8003254:	464f      	mov	r7, r9
 8003256:	4646      	mov	r6, r8
 8003258:	b5c0      	push	{r6, r7, lr}
 800325a:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800325c:	466b      	mov	r3, sp
 800325e:	1cdc      	adds	r4, r3, #3
 8003260:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8003262:	0016      	movs	r6, r2
 8003264:	000f      	movs	r7, r1
  __IO uint8_t  tmpreg8 = 0;
 8003266:	7023      	strb	r3, [r4, #0]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8003268:	4680      	mov	r8, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800326a:	f7fe f927 	bl	80014bc <HAL_GetTick>
 800326e:	19f6      	adds	r6, r6, r7
 8003270:	1a36      	subs	r6, r6, r0
  tmp_tickstart = HAL_GetTick();
 8003272:	f7fe f923 	bl	80014bc <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003276:	4643      	mov	r3, r8
 8003278:	681d      	ldr	r5, [r3, #0]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800327a:	4b37      	ldr	r3, [pc, #220]	; (8003358 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x108>)
  tmp_tickstart = HAL_GetTick();
 800327c:	4681      	mov	r9, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	0093      	lsls	r3, r2, #2
 8003282:	189a      	adds	r2, r3, r2
 8003284:	00d3      	lsls	r3, r2, #3
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	0d1b      	lsrs	r3, r3, #20
 800328a:	4373      	muls	r3, r6
 800328c:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 800328e:	23c0      	movs	r3, #192	; 0xc0
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	002a      	movs	r2, r5
 8003294:	469a      	mov	sl, r3
 8003296:	1c7b      	adds	r3, r7, #1
 8003298:	d112      	bne.n	80032c0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x70>
 800329a:	21c0      	movs	r1, #192	; 0xc0
 800329c:	6893      	ldr	r3, [r2, #8]
 800329e:	00c9      	lsls	r1, r1, #3
 80032a0:	420b      	tst	r3, r1
 80032a2:	d006      	beq.n	80032b2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x62>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80032a4:	7b2b      	ldrb	r3, [r5, #12]
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	7023      	strb	r3, [r4, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80032aa:	7823      	ldrb	r3, [r4, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80032ac:	6893      	ldr	r3, [r2, #8]
 80032ae:	420b      	tst	r3, r1
 80032b0:	d1f8      	bne.n	80032a4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
      }
      count--;
    }
  }

  return HAL_OK;
 80032b2:	2000      	movs	r0, #0
}
 80032b4:	b002      	add	sp, #8
 80032b6:	bce0      	pop	{r5, r6, r7}
 80032b8:	46ba      	mov	sl, r7
 80032ba:	46b1      	mov	r9, r6
 80032bc:	46a8      	mov	r8, r5
 80032be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 80032c0:	6893      	ldr	r3, [r2, #8]
 80032c2:	4652      	mov	r2, sl
 80032c4:	4213      	tst	r3, r2
 80032c6:	d0f4      	beq.n	80032b2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x62>
      tmpreg8 = *ptmpreg8;
 80032c8:	7b2b      	ldrb	r3, [r5, #12]
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	7023      	strb	r3, [r4, #0]
      UNUSED(tmpreg8);
 80032ce:	7823      	ldrb	r3, [r4, #0]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032d0:	f7fe f8f4 	bl	80014bc <HAL_GetTick>
 80032d4:	464b      	mov	r3, r9
 80032d6:	1ac0      	subs	r0, r0, r3
 80032d8:	42b0      	cmp	r0, r6
 80032da:	d20a      	bcs.n	80032f2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa2>
      if (count == 0U)
 80032dc:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 80032de:	1e5a      	subs	r2, r3, #1
 80032e0:	4193      	sbcs	r3, r2
 80032e2:	425b      	negs	r3, r3
 80032e4:	401e      	ands	r6, r3
      count--;
 80032e6:	9b01      	ldr	r3, [sp, #4]
 80032e8:	3b01      	subs	r3, #1
 80032ea:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 80032ec:	4643      	mov	r3, r8
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	e7d1      	b.n	8003296 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032f2:	4643      	mov	r3, r8
 80032f4:	21e0      	movs	r1, #224	; 0xe0
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	438a      	bics	r2, r1
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032fc:	4641      	mov	r1, r8
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032fe:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003300:	2282      	movs	r2, #130	; 0x82
 8003302:	6849      	ldr	r1, [r1, #4]
 8003304:	0052      	lsls	r2, r2, #1
 8003306:	4291      	cmp	r1, r2
 8003308:	d016      	beq.n	8003338 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe8>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800330a:	4642      	mov	r2, r8
 800330c:	2180      	movs	r1, #128	; 0x80
 800330e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003310:	0189      	lsls	r1, r1, #6
 8003312:	428a      	cmp	r2, r1
 8003314:	d008      	beq.n	8003328 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd8>
        hspi->State = HAL_SPI_STATE_READY;
 8003316:	235d      	movs	r3, #93	; 0x5d
 8003318:	2201      	movs	r2, #1
 800331a:	4641      	mov	r1, r8
 800331c:	54ca      	strb	r2, [r1, r3]
        __HAL_UNLOCK(hspi);
 800331e:	2200      	movs	r2, #0
 8003320:	3b01      	subs	r3, #1
        return HAL_TIMEOUT;
 8003322:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8003324:	54ca      	strb	r2, [r1, r3]
        return HAL_TIMEOUT;
 8003326:	e7c5      	b.n	80032b4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x64>
          SPI_RESET_CRC(hspi);
 8003328:	6819      	ldr	r1, [r3, #0]
 800332a:	480c      	ldr	r0, [pc, #48]	; (800335c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x10c>)
 800332c:	4001      	ands	r1, r0
 800332e:	6019      	str	r1, [r3, #0]
 8003330:	6819      	ldr	r1, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	601a      	str	r2, [r3, #0]
 8003336:	e7ee      	b.n	8003316 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc6>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003338:	4642      	mov	r2, r8
 800333a:	2180      	movs	r1, #128	; 0x80
 800333c:	6892      	ldr	r2, [r2, #8]
 800333e:	0209      	lsls	r1, r1, #8
 8003340:	428a      	cmp	r2, r1
 8003342:	d003      	beq.n	800334c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xfc>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003344:	2180      	movs	r1, #128	; 0x80
 8003346:	00c9      	lsls	r1, r1, #3
 8003348:	428a      	cmp	r2, r1
 800334a:	d1de      	bne.n	800330a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xba>
          __HAL_SPI_DISABLE(hspi);
 800334c:	2140      	movs	r1, #64	; 0x40
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	438a      	bics	r2, r1
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	e7d9      	b.n	800330a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xba>
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	20000008 	.word	0x20000008
 800335c:	ffffdfff 	.word	0xffffdfff

08003360 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003362:	46de      	mov	lr, fp
 8003364:	4657      	mov	r7, sl
 8003366:	464e      	mov	r6, r9
 8003368:	4645      	mov	r5, r8
 800336a:	b5e0      	push	{r5, r6, r7, lr}
 800336c:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 800336e:	466b      	mov	r3, sp
{
 8003370:	0017      	movs	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8003372:	2200      	movs	r2, #0
{
 8003374:	000d      	movs	r5, r1
  __IO uint8_t  tmpreg8 = 0;
 8003376:	71da      	strb	r2, [r3, #7]
{
 8003378:	0004      	movs	r4, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800337a:	f7fe f89f 	bl	80014bc <HAL_GetTick>
 800337e:	19eb      	adds	r3, r5, r7
 8003380:	1a1e      	subs	r6, r3, r0
 8003382:	469a      	mov	sl, r3
  tmp_tickstart = HAL_GetTick();
 8003384:	f7fe f89a 	bl	80014bc <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003388:	4b47      	ldr	r3, [pc, #284]	; (80034a8 <SPI_EndRxTxTransaction+0x148>)
  tmp_tickstart = HAL_GetTick();
 800338a:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	4699      	mov	r9, r3
 8003390:	0093      	lsls	r3, r2, #2
 8003392:	189a      	adds	r2, r3, r2
 8003394:	00d3      	lsls	r3, r2, #3
 8003396:	1a9b      	subs	r3, r3, r2
 8003398:	0d1b      	lsrs	r3, r3, #20
 800339a:	4373      	muls	r3, r6
 800339c:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 800339e:	23c0      	movs	r3, #192	; 0xc0
 80033a0:	015b      	lsls	r3, r3, #5
 80033a2:	469b      	mov	fp, r3
 80033a4:	6822      	ldr	r2, [r4, #0]
 80033a6:	1c6b      	adds	r3, r5, #1
 80033a8:	d14a      	bne.n	8003440 <SPI_EndRxTxTransaction+0xe0>
 80033aa:	21c0      	movs	r1, #192	; 0xc0
 80033ac:	0149      	lsls	r1, r1, #5
 80033ae:	6893      	ldr	r3, [r2, #8]
 80033b0:	420b      	tst	r3, r1
 80033b2:	d1fc      	bne.n	80033ae <SPI_EndRxTxTransaction+0x4e>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80033b4:	f7fe f882 	bl	80014bc <HAL_GetTick>
 80033b8:	4653      	mov	r3, sl
 80033ba:	1a1e      	subs	r6, r3, r0
  tmp_tickstart = HAL_GetTick();
 80033bc:	f7fe f87e 	bl	80014bc <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033c0:	464b      	mov	r3, r9
 80033c2:	681b      	ldr	r3, [r3, #0]
  tmp_tickstart = HAL_GetTick();
 80033c4:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033c6:	015b      	lsls	r3, r3, #5
 80033c8:	0d1b      	lsrs	r3, r3, #20
 80033ca:	4373      	muls	r3, r6
 80033cc:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033ce:	2380      	movs	r3, #128	; 0x80
 80033d0:	4699      	mov	r9, r3
 80033d2:	6822      	ldr	r2, [r4, #0]
 80033d4:	1c6b      	adds	r3, r5, #1
 80033d6:	d146      	bne.n	8003466 <SPI_EndRxTxTransaction+0x106>
 80033d8:	2180      	movs	r1, #128	; 0x80
 80033da:	6893      	ldr	r3, [r2, #8]
 80033dc:	4219      	tst	r1, r3
 80033de:	d1fc      	bne.n	80033da <SPI_EndRxTxTransaction+0x7a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80033e0:	003a      	movs	r2, r7
 80033e2:	0029      	movs	r1, r5
 80033e4:	0020      	movs	r0, r4
 80033e6:	f7ff ff33 	bl	8003250 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80033ea:	2800      	cmp	r0, #0
 80033ec:	d122      	bne.n	8003434 <SPI_EndRxTxTransaction+0xd4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80033ee:	b005      	add	sp, #20
 80033f0:	bcf0      	pop	{r4, r5, r6, r7}
 80033f2:	46bb      	mov	fp, r7
 80033f4:	46b2      	mov	sl, r6
 80033f6:	46a9      	mov	r9, r5
 80033f8:	46a0      	mov	r8, r4
 80033fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033fc:	21e0      	movs	r1, #224	; 0xe0
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	685a      	ldr	r2, [r3, #4]
 8003402:	438a      	bics	r2, r1
 8003404:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003406:	2282      	movs	r2, #130	; 0x82
 8003408:	6861      	ldr	r1, [r4, #4]
 800340a:	0052      	lsls	r2, r2, #1
 800340c:	4291      	cmp	r1, r2
 800340e:	d03d      	beq.n	800348c <SPI_EndRxTxTransaction+0x12c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003410:	2180      	movs	r1, #128	; 0x80
 8003412:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003414:	0189      	lsls	r1, r1, #6
 8003416:	428a      	cmp	r2, r1
 8003418:	d106      	bne.n	8003428 <SPI_EndRxTxTransaction+0xc8>
          SPI_RESET_CRC(hspi);
 800341a:	6819      	ldr	r1, [r3, #0]
 800341c:	4823      	ldr	r0, [pc, #140]	; (80034ac <SPI_EndRxTxTransaction+0x14c>)
 800341e:	4001      	ands	r1, r0
 8003420:	6019      	str	r1, [r3, #0]
 8003422:	6819      	ldr	r1, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003428:	235d      	movs	r3, #93	; 0x5d
 800342a:	2201      	movs	r2, #1
 800342c:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hspi);
 800342e:	2200      	movs	r2, #0
 8003430:	3b01      	subs	r3, #1
 8003432:	54e2      	strb	r2, [r4, r3]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003434:	2220      	movs	r2, #32
 8003436:	6e23      	ldr	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003438:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800343a:	4313      	orrs	r3, r2
 800343c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800343e:	e7d6      	b.n	80033ee <SPI_EndRxTxTransaction+0x8e>
  while ((hspi->Instance->SR & Fifo) != State)
 8003440:	6893      	ldr	r3, [r2, #8]
 8003442:	465a      	mov	r2, fp
 8003444:	4213      	tst	r3, r2
 8003446:	d0b5      	beq.n	80033b4 <SPI_EndRxTxTransaction+0x54>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003448:	f7fe f838 	bl	80014bc <HAL_GetTick>
 800344c:	4643      	mov	r3, r8
 800344e:	1ac0      	subs	r0, r0, r3
 8003450:	42b0      	cmp	r0, r6
 8003452:	d2d3      	bcs.n	80033fc <SPI_EndRxTxTransaction+0x9c>
      if (count == 0U)
 8003454:	9b02      	ldr	r3, [sp, #8]
        tmp_timeout = 0U;
 8003456:	1e5a      	subs	r2, r3, #1
 8003458:	4193      	sbcs	r3, r2
 800345a:	425b      	negs	r3, r3
 800345c:	401e      	ands	r6, r3
      count--;
 800345e:	9b02      	ldr	r3, [sp, #8]
 8003460:	3b01      	subs	r3, #1
 8003462:	9302      	str	r3, [sp, #8]
 8003464:	e79e      	b.n	80033a4 <SPI_EndRxTxTransaction+0x44>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003466:	6893      	ldr	r3, [r2, #8]
 8003468:	464a      	mov	r2, r9
 800346a:	421a      	tst	r2, r3
 800346c:	d0b8      	beq.n	80033e0 <SPI_EndRxTxTransaction+0x80>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800346e:	f7fe f825 	bl	80014bc <HAL_GetTick>
 8003472:	4643      	mov	r3, r8
 8003474:	1ac0      	subs	r0, r0, r3
 8003476:	42b0      	cmp	r0, r6
 8003478:	d2c0      	bcs.n	80033fc <SPI_EndRxTxTransaction+0x9c>
      if (count == 0U)
 800347a:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 800347c:	1e5a      	subs	r2, r3, #1
 800347e:	4193      	sbcs	r3, r2
 8003480:	425b      	negs	r3, r3
 8003482:	401e      	ands	r6, r3
      count--;
 8003484:	9b03      	ldr	r3, [sp, #12]
 8003486:	3b01      	subs	r3, #1
 8003488:	9303      	str	r3, [sp, #12]
 800348a:	e7a2      	b.n	80033d2 <SPI_EndRxTxTransaction+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800348c:	2180      	movs	r1, #128	; 0x80
 800348e:	68a2      	ldr	r2, [r4, #8]
 8003490:	0209      	lsls	r1, r1, #8
 8003492:	428a      	cmp	r2, r1
 8003494:	d003      	beq.n	800349e <SPI_EndRxTxTransaction+0x13e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003496:	2180      	movs	r1, #128	; 0x80
 8003498:	00c9      	lsls	r1, r1, #3
 800349a:	428a      	cmp	r2, r1
 800349c:	d1b8      	bne.n	8003410 <SPI_EndRxTxTransaction+0xb0>
          __HAL_SPI_DISABLE(hspi);
 800349e:	2140      	movs	r1, #64	; 0x40
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	438a      	bics	r2, r1
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	e7b3      	b.n	8003410 <SPI_EndRxTxTransaction+0xb0>
 80034a8:	20000008 	.word	0x20000008
 80034ac:	ffffdfff 	.word	0xffffdfff

080034b0 <HAL_SPI_Init>:
{
 80034b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034b2:	46d6      	mov	lr, sl
 80034b4:	464f      	mov	r7, r9
 80034b6:	4646      	mov	r6, r8
 80034b8:	0004      	movs	r4, r0
 80034ba:	b5c0      	push	{r6, r7, lr}
  if (hspi == NULL)
 80034bc:	2800      	cmp	r0, #0
 80034be:	d100      	bne.n	80034c2 <HAL_SPI_Init+0x12>
 80034c0:	e08e      	b.n	80035e0 <HAL_SPI_Init+0x130>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80034c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80034c4:	2d00      	cmp	r5, #0
 80034c6:	d065      	beq.n	8003594 <HAL_SPI_Init+0xe4>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034c8:	2300      	movs	r3, #0
 80034ca:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034cc:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034ce:	2300      	movs	r3, #0
 80034d0:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80034d2:	335d      	adds	r3, #93	; 0x5d
 80034d4:	5ce3      	ldrb	r3, [r4, r3]
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d068      	beq.n	80035ae <HAL_SPI_Init+0xfe>
  hspi->State = HAL_SPI_STATE_BUSY;
 80034dc:	235d      	movs	r3, #93	; 0x5d
 80034de:	2202      	movs	r2, #2
  __HAL_SPI_DISABLE(hspi);
 80034e0:	2140      	movs	r1, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 80034e2:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 80034e4:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034e6:	68e0      	ldr	r0, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 80034e8:	6813      	ldr	r3, [r2, #0]
 80034ea:	438b      	bics	r3, r1
 80034ec:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034ee:	23e0      	movs	r3, #224	; 0xe0
 80034f0:	00db      	lsls	r3, r3, #3
 80034f2:	4298      	cmp	r0, r3
 80034f4:	d962      	bls.n	80035bc <HAL_SPI_Init+0x10c>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80034f6:	23f0      	movs	r3, #240	; 0xf0
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	4298      	cmp	r0, r3
 80034fc:	d000      	beq.n	8003500 <HAL_SPI_Init+0x50>
 80034fe:	e071      	b.n	80035e4 <HAL_SPI_Init+0x134>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003500:	2380      	movs	r3, #128	; 0x80
 8003502:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003504:	019b      	lsls	r3, r3, #6
 8003506:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003508:	2300      	movs	r3, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800350a:	468c      	mov	ip, r1
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800350c:	469a      	mov	sl, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800350e:	2382      	movs	r3, #130	; 0x82
 8003510:	6866      	ldr	r6, [r4, #4]
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	4033      	ands	r3, r6
 8003516:	2684      	movs	r6, #132	; 0x84
 8003518:	68a7      	ldr	r7, [r4, #8]
 800351a:	0236      	lsls	r6, r6, #8
 800351c:	403e      	ands	r6, r7
 800351e:	4333      	orrs	r3, r6
 8003520:	2602      	movs	r6, #2
 8003522:	6927      	ldr	r7, [r4, #16]
 8003524:	69a1      	ldr	r1, [r4, #24]
 8003526:	403e      	ands	r6, r7
 8003528:	4333      	orrs	r3, r6
 800352a:	2601      	movs	r6, #1
 800352c:	6967      	ldr	r7, [r4, #20]
 800352e:	46b1      	mov	r9, r6
 8003530:	4037      	ands	r7, r6
 8003532:	433b      	orrs	r3, r7
 8003534:	2780      	movs	r7, #128	; 0x80
 8003536:	00bf      	lsls	r7, r7, #2
 8003538:	400f      	ands	r7, r1
 800353a:	433b      	orrs	r3, r7
 800353c:	2738      	movs	r7, #56	; 0x38
 800353e:	69e6      	ldr	r6, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003540:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003542:	4037      	ands	r7, r6
 8003544:	2680      	movs	r6, #128	; 0x80
 8003546:	433b      	orrs	r3, r7
 8003548:	0037      	movs	r7, r6
 800354a:	6a26      	ldr	r6, [r4, #32]
 800354c:	4037      	ands	r7, r6
 800354e:	4666      	mov	r6, ip
 8003550:	433b      	orrs	r3, r7
 8003552:	4333      	orrs	r3, r6
 8003554:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003556:	2308      	movs	r3, #8
 8003558:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800355a:	4657      	mov	r7, sl
 800355c:	4033      	ands	r3, r6
 800355e:	26f0      	movs	r6, #240	; 0xf0
 8003560:	0136      	lsls	r6, r6, #4
 8003562:	4030      	ands	r0, r6
 8003564:	4318      	orrs	r0, r3
 8003566:	2304      	movs	r3, #4
 8003568:	4019      	ands	r1, r3
 800356a:	4308      	orrs	r0, r1
 800356c:	2110      	movs	r1, #16
 800356e:	400d      	ands	r5, r1
 8003570:	4305      	orrs	r5, r0
 8003572:	432f      	orrs	r7, r5
 8003574:	6057      	str	r7, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003576:	69d3      	ldr	r3, [r2, #28]
 8003578:	491c      	ldr	r1, [pc, #112]	; (80035ec <HAL_SPI_Init+0x13c>)
  return HAL_OK;
 800357a:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800357c:	400b      	ands	r3, r1
 800357e:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003580:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8003582:	464a      	mov	r2, r9
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003584:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003586:	335d      	adds	r3, #93	; 0x5d
 8003588:	54e2      	strb	r2, [r4, r3]
}
 800358a:	bce0      	pop	{r5, r6, r7}
 800358c:	46ba      	mov	sl, r7
 800358e:	46b1      	mov	r9, r6
 8003590:	46a8      	mov	r8, r5
 8003592:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003594:	2382      	movs	r3, #130	; 0x82
 8003596:	6842      	ldr	r2, [r0, #4]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	429a      	cmp	r2, r3
 800359c:	d097      	beq.n	80034ce <HAL_SPI_Init+0x1e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800359e:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035a0:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035a2:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80035a4:	335d      	adds	r3, #93	; 0x5d
 80035a6:	5ce3      	ldrb	r3, [r4, r3]
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d196      	bne.n	80034dc <HAL_SPI_Init+0x2c>
    hspi->Lock = HAL_UNLOCKED;
 80035ae:	335c      	adds	r3, #92	; 0x5c
    HAL_SPI_MspInit(hspi);
 80035b0:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80035b2:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 80035b4:	f7fd fd62 	bl	800107c <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80035b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80035ba:	e78f      	b.n	80034dc <HAL_SPI_Init+0x2c>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80035bc:	4298      	cmp	r0, r3
 80035be:	d006      	beq.n	80035ce <HAL_SPI_Init+0x11e>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80035c0:	2380      	movs	r3, #128	; 0x80
 80035c2:	015b      	lsls	r3, r3, #5
 80035c4:	469a      	mov	sl, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035c6:	2300      	movs	r3, #0
 80035c8:	469c      	mov	ip, r3
 80035ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80035cc:	e79f      	b.n	800350e <HAL_SPI_Init+0x5e>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035ce:	2380      	movs	r3, #128	; 0x80
 80035d0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80035d2:	019b      	lsls	r3, r3, #6
 80035d4:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80035d6:	2380      	movs	r3, #128	; 0x80
 80035d8:	015b      	lsls	r3, r3, #5
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035da:	468c      	mov	ip, r1
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80035dc:	469a      	mov	sl, r3
 80035de:	e796      	b.n	800350e <HAL_SPI_Init+0x5e>
    return HAL_ERROR;
 80035e0:	2001      	movs	r0, #1
 80035e2:	e7d2      	b.n	800358a <HAL_SPI_Init+0xda>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80035e4:	2300      	movs	r3, #0
 80035e6:	469a      	mov	sl, r3
 80035e8:	e7ed      	b.n	80035c6 <HAL_SPI_Init+0x116>
 80035ea:	46c0      	nop			; (mov r8, r8)
 80035ec:	fffff7ff 	.word	0xfffff7ff

080035f0 <HAL_SPI_TransmitReceive>:
{
 80035f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035f2:	46ce      	mov	lr, r9
 80035f4:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 80035f6:	235c      	movs	r3, #92	; 0x5c
{
 80035f8:	b500      	push	{lr}
 80035fa:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 80035fc:	5cc2      	ldrb	r2, [r0, r3]
{
 80035fe:	0004      	movs	r4, r0
 8003600:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8003602:	2a01      	cmp	r2, #1
 8003604:	d100      	bne.n	8003608 <HAL_SPI_TransmitReceive+0x18>
 8003606:	e099      	b.n	800373c <HAL_SPI_TransmitReceive+0x14c>
 8003608:	2201      	movs	r2, #1
 800360a:	54c2      	strb	r2, [r0, r3]
  tickstart = HAL_GetTick();
 800360c:	f7fd ff56 	bl	80014bc <HAL_GetTick>
  tmp_state           = hspi->State;
 8003610:	235d      	movs	r3, #93	; 0x5d
 8003612:	5ce3      	ldrb	r3, [r4, r3]
  tickstart = HAL_GetTick();
 8003614:	0007      	movs	r7, r0
  tmp_mode            = hspi->Init.Mode;
 8003616:	6862      	ldr	r2, [r4, #4]
  tmp_state           = hspi->State;
 8003618:	b2d9      	uxtb	r1, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800361a:	2b01      	cmp	r3, #1
 800361c:	d00f      	beq.n	800363e <HAL_SPI_TransmitReceive+0x4e>
 800361e:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 8003620:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	429a      	cmp	r2, r3
 8003626:	d005      	beq.n	8003634 <HAL_SPI_TransmitReceive+0x44>
  __HAL_UNLOCK(hspi);
 8003628:	235c      	movs	r3, #92	; 0x5c
 800362a:	2200      	movs	r2, #0
 800362c:	54e2      	strb	r2, [r4, r3]
}
 800362e:	bc80      	pop	{r7}
 8003630:	46b9      	mov	r9, r7
 8003632:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003634:	68a3      	ldr	r3, [r4, #8]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1f6      	bne.n	8003628 <HAL_SPI_TransmitReceive+0x38>
 800363a:	2904      	cmp	r1, #4
 800363c:	d1f4      	bne.n	8003628 <HAL_SPI_TransmitReceive+0x38>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800363e:	2d00      	cmp	r5, #0
 8003640:	d100      	bne.n	8003644 <HAL_SPI_TransmitReceive+0x54>
 8003642:	e079      	b.n	8003738 <HAL_SPI_TransmitReceive+0x148>
 8003644:	464b      	mov	r3, r9
 8003646:	2b00      	cmp	r3, #0
 8003648:	d076      	beq.n	8003738 <HAL_SPI_TransmitReceive+0x148>
 800364a:	2e00      	cmp	r6, #0
 800364c:	d074      	beq.n	8003738 <HAL_SPI_TransmitReceive+0x148>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800364e:	235d      	movs	r3, #93	; 0x5d
 8003650:	5ce1      	ldrb	r1, [r4, r3]
 8003652:	2904      	cmp	r1, #4
 8003654:	d001      	beq.n	800365a <HAL_SPI_TransmitReceive+0x6a>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003656:	2105      	movs	r1, #5
 8003658:	54e1      	strb	r1, [r4, r3]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800365a:	4649      	mov	r1, r9
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800365c:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800365e:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003660:	2146      	movs	r1, #70	; 0x46
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003662:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 8003664:	5266      	strh	r6, [r4, r1]
  hspi->RxXferSize  = Size;
 8003666:	3902      	subs	r1, #2
 8003668:	5266      	strh	r6, [r4, r1]
  hspi->RxISR       = NULL;
 800366a:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800366c:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800366e:	23e0      	movs	r3, #224	; 0xe0
 8003670:	68e1      	ldr	r1, [r4, #12]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003672:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003674:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003676:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	4299      	cmp	r1, r3
 800367c:	d960      	bls.n	8003740 <HAL_SPI_TransmitReceive+0x150>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	4880      	ldr	r0, [pc, #512]	; (8003884 <HAL_SPI_TransmitReceive+0x294>)
 8003682:	6859      	ldr	r1, [r3, #4]
 8003684:	4001      	ands	r1, r0
 8003686:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003688:	2140      	movs	r1, #64	; 0x40
 800368a:	6818      	ldr	r0, [r3, #0]
 800368c:	4201      	tst	r1, r0
 800368e:	d102      	bne.n	8003696 <HAL_SPI_TransmitReceive+0xa6>
    __HAL_SPI_ENABLE(hspi);
 8003690:	6818      	ldr	r0, [r3, #0]
 8003692:	4301      	orrs	r1, r0
 8003694:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003696:	2a00      	cmp	r2, #0
 8003698:	d000      	beq.n	800369c <HAL_SPI_TransmitReceive+0xac>
 800369a:	e0b1      	b.n	8003800 <HAL_SPI_TransmitReceive+0x210>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800369c:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800369e:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036a0:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80036a2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036a4:	63a5      	str	r5, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80036ac:	9b06      	ldr	r3, [sp, #24]
 80036ae:	3301      	adds	r3, #1
 80036b0:	d000      	beq.n	80036b4 <HAL_SPI_TransmitReceive+0xc4>
 80036b2:	e0ad      	b.n	8003810 <HAL_SPI_TransmitReceive+0x220>
{
 80036b4:	2301      	movs	r3, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036b6:	2646      	movs	r6, #70	; 0x46
{
 80036b8:	4699      	mov	r9, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036ba:	2502      	movs	r5, #2
 80036bc:	e029      	b.n	8003712 <HAL_SPI_TransmitReceive+0x122>
 80036be:	6823      	ldr	r3, [r4, #0]
 80036c0:	689a      	ldr	r2, [r3, #8]
 80036c2:	4215      	tst	r5, r2
 80036c4:	d010      	beq.n	80036e8 <HAL_SPI_TransmitReceive+0xf8>
 80036c6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80036c8:	2a00      	cmp	r2, #0
 80036ca:	d00d      	beq.n	80036e8 <HAL_SPI_TransmitReceive+0xf8>
 80036cc:	464a      	mov	r2, r9
 80036ce:	2a01      	cmp	r2, #1
 80036d0:	d10a      	bne.n	80036e8 <HAL_SPI_TransmitReceive+0xf8>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80036d4:	8811      	ldrh	r1, [r2, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036d6:	3202      	adds	r2, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036d8:	60d9      	str	r1, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036da:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80036dc:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80036de:	3a01      	subs	r2, #1
 80036e0:	b292      	uxth	r2, r2
 80036e2:	87e2      	strh	r2, [r4, #62]	; 0x3e
        txallowed = 0U;
 80036e4:	2200      	movs	r2, #0
 80036e6:	4691      	mov	r9, r2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036e8:	2201      	movs	r2, #1
 80036ea:	0010      	movs	r0, r2
 80036ec:	6899      	ldr	r1, [r3, #8]
 80036ee:	4008      	ands	r0, r1
 80036f0:	420a      	tst	r2, r1
 80036f2:	d00c      	beq.n	800370e <HAL_SPI_TransmitReceive+0x11e>
 80036f4:	5ba2      	ldrh	r2, [r4, r6]
 80036f6:	2a00      	cmp	r2, #0
 80036f8:	d009      	beq.n	800370e <HAL_SPI_TransmitReceive+0x11e>
        txallowed = 1U;
 80036fa:	4681      	mov	r9, r0
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80036fc:	68da      	ldr	r2, [r3, #12]
 80036fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003700:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003702:	3302      	adds	r3, #2
 8003704:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8003706:	5ba3      	ldrh	r3, [r4, r6]
 8003708:	3b01      	subs	r3, #1
 800370a:	b29b      	uxth	r3, r3
 800370c:	53a3      	strh	r3, [r4, r6]
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800370e:	f7fd fed5 	bl	80014bc <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003712:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1d2      	bne.n	80036be <HAL_SPI_TransmitReceive+0xce>
 8003718:	5ba3      	ldrh	r3, [r4, r6]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1cf      	bne.n	80036be <HAL_SPI_TransmitReceive+0xce>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800371e:	003a      	movs	r2, r7
 8003720:	0020      	movs	r0, r4
 8003722:	9906      	ldr	r1, [sp, #24]
 8003724:	f7ff fe1c 	bl	8003360 <SPI_EndRxTxTransaction>
 8003728:	2800      	cmp	r0, #0
 800372a:	d002      	beq.n	8003732 <HAL_SPI_TransmitReceive+0x142>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800372c:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 800372e:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003730:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003732:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003734:	2b00      	cmp	r3, #0
 8003736:	d067      	beq.n	8003808 <HAL_SPI_TransmitReceive+0x218>
    errorcode = HAL_ERROR;
 8003738:	2001      	movs	r0, #1
 800373a:	e775      	b.n	8003628 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 800373c:	2002      	movs	r0, #2
 800373e:	e776      	b.n	800362e <HAL_SPI_TransmitReceive+0x3e>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003740:	2180      	movs	r1, #128	; 0x80
 8003742:	6823      	ldr	r3, [r4, #0]
 8003744:	0149      	lsls	r1, r1, #5
 8003746:	6858      	ldr	r0, [r3, #4]
 8003748:	4301      	orrs	r1, r0
 800374a:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800374c:	2140      	movs	r1, #64	; 0x40
 800374e:	6818      	ldr	r0, [r3, #0]
 8003750:	4201      	tst	r1, r0
 8003752:	d102      	bne.n	800375a <HAL_SPI_TransmitReceive+0x16a>
    __HAL_SPI_ENABLE(hspi);
 8003754:	6818      	ldr	r0, [r3, #0]
 8003756:	4301      	orrs	r1, r0
 8003758:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800375a:	2a00      	cmp	r2, #0
 800375c:	d14d      	bne.n	80037fa <HAL_SPI_TransmitReceive+0x20a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800375e:	782a      	ldrb	r2, [r5, #0]
 8003760:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003762:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003764:	3301      	adds	r3, #1
 8003766:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8003768:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800376a:	3b01      	subs	r3, #1
 800376c:	b29b      	uxth	r3, r3
 800376e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003770:	2301      	movs	r3, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003772:	2646      	movs	r6, #70	; 0x46
        txallowed = 1U;
 8003774:	4699      	mov	r9, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003776:	2502      	movs	r5, #2
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003778:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800377a:	2b00      	cmp	r3, #0
 800377c:	d102      	bne.n	8003784 <HAL_SPI_TransmitReceive+0x194>
 800377e:	5ba3      	ldrh	r3, [r4, r6]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0cc      	beq.n	800371e <HAL_SPI_TransmitReceive+0x12e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	689a      	ldr	r2, [r3, #8]
 8003788:	4215      	tst	r5, r2
 800378a:	d012      	beq.n	80037b2 <HAL_SPI_TransmitReceive+0x1c2>
 800378c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800378e:	2a00      	cmp	r2, #0
 8003790:	d00f      	beq.n	80037b2 <HAL_SPI_TransmitReceive+0x1c2>
 8003792:	464a      	mov	r2, r9
 8003794:	2a01      	cmp	r2, #1
 8003796:	d10c      	bne.n	80037b2 <HAL_SPI_TransmitReceive+0x1c2>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003798:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800379a:	7812      	ldrb	r2, [r2, #0]
 800379c:	731a      	strb	r2, [r3, #12]
        txallowed = 0U;
 800379e:	2200      	movs	r2, #0
 80037a0:	4691      	mov	r9, r2
        hspi->pTxBuffPtr++;
 80037a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80037a4:	3301      	adds	r3, #1
 80037a6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80037a8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80037aa:	3b01      	subs	r3, #1
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037b0:	6823      	ldr	r3, [r4, #0]
 80037b2:	2101      	movs	r1, #1
 80037b4:	0008      	movs	r0, r1
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	4010      	ands	r0, r2
 80037ba:	4211      	tst	r1, r2
 80037bc:	d00d      	beq.n	80037da <HAL_SPI_TransmitReceive+0x1ea>
 80037be:	5ba2      	ldrh	r2, [r4, r6]
 80037c0:	2a00      	cmp	r2, #0
 80037c2:	d00a      	beq.n	80037da <HAL_SPI_TransmitReceive+0x1ea>
        txallowed = 1U;
 80037c4:	4681      	mov	r9, r0
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037c6:	7b1b      	ldrb	r3, [r3, #12]
 80037c8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80037ca:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 80037cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80037ce:	3301      	adds	r3, #1
 80037d0:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80037d2:	5ba3      	ldrh	r3, [r4, r6]
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	53a3      	strh	r3, [r4, r6]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80037da:	f7fd fe6f 	bl	80014bc <HAL_GetTick>
 80037de:	9b06      	ldr	r3, [sp, #24]
 80037e0:	1bc0      	subs	r0, r0, r7
 80037e2:	4298      	cmp	r0, r3
 80037e4:	d306      	bcc.n	80037f4 <HAL_SPI_TransmitReceive+0x204>
 80037e6:	3301      	adds	r3, #1
 80037e8:	d0c6      	beq.n	8003778 <HAL_SPI_TransmitReceive+0x188>
        hspi->State = HAL_SPI_STATE_READY;
 80037ea:	235d      	movs	r3, #93	; 0x5d
 80037ec:	2201      	movs	r2, #1
        errorcode = HAL_TIMEOUT;
 80037ee:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 80037f0:	54e2      	strb	r2, [r4, r3]
        goto error;
 80037f2:	e719      	b.n	8003628 <HAL_SPI_TransmitReceive+0x38>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1bf      	bne.n	8003778 <HAL_SPI_TransmitReceive+0x188>
 80037f8:	e7f7      	b.n	80037ea <HAL_SPI_TransmitReceive+0x1fa>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037fa:	2e01      	cmp	r6, #1
 80037fc:	d1b8      	bne.n	8003770 <HAL_SPI_TransmitReceive+0x180>
 80037fe:	e7ae      	b.n	800375e <HAL_SPI_TransmitReceive+0x16e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003800:	2e01      	cmp	r6, #1
 8003802:	d000      	beq.n	8003806 <HAL_SPI_TransmitReceive+0x216>
 8003804:	e752      	b.n	80036ac <HAL_SPI_TransmitReceive+0xbc>
 8003806:	e749      	b.n	800369c <HAL_SPI_TransmitReceive+0xac>
    hspi->State = HAL_SPI_STATE_READY;
 8003808:	2201      	movs	r2, #1
 800380a:	335d      	adds	r3, #93	; 0x5d
 800380c:	54e2      	strb	r2, [r4, r3]
 800380e:	e70b      	b.n	8003628 <HAL_SPI_TransmitReceive+0x38>
        txallowed = 1U;
 8003810:	2301      	movs	r3, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003812:	2646      	movs	r6, #70	; 0x46
        txallowed = 1U;
 8003814:	4699      	mov	r9, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003816:	2502      	movs	r5, #2
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003818:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800381a:	2b00      	cmp	r3, #0
 800381c:	d103      	bne.n	8003826 <HAL_SPI_TransmitReceive+0x236>
 800381e:	5ba3      	ldrh	r3, [r4, r6]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d100      	bne.n	8003826 <HAL_SPI_TransmitReceive+0x236>
 8003824:	e77b      	b.n	800371e <HAL_SPI_TransmitReceive+0x12e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003826:	6823      	ldr	r3, [r4, #0]
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	4215      	tst	r5, r2
 800382c:	d010      	beq.n	8003850 <HAL_SPI_TransmitReceive+0x260>
 800382e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003830:	2a00      	cmp	r2, #0
 8003832:	d00d      	beq.n	8003850 <HAL_SPI_TransmitReceive+0x260>
 8003834:	464a      	mov	r2, r9
 8003836:	2a01      	cmp	r2, #1
 8003838:	d10a      	bne.n	8003850 <HAL_SPI_TransmitReceive+0x260>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800383a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800383c:	8811      	ldrh	r1, [r2, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800383e:	3202      	adds	r2, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003840:	60d9      	str	r1, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003842:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003844:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003846:	3a01      	subs	r2, #1
 8003848:	b292      	uxth	r2, r2
 800384a:	87e2      	strh	r2, [r4, #62]	; 0x3e
        txallowed = 0U;
 800384c:	2200      	movs	r2, #0
 800384e:	4691      	mov	r9, r2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003850:	2101      	movs	r1, #1
 8003852:	0008      	movs	r0, r1
 8003854:	689a      	ldr	r2, [r3, #8]
 8003856:	4010      	ands	r0, r2
 8003858:	4211      	tst	r1, r2
 800385a:	d00c      	beq.n	8003876 <HAL_SPI_TransmitReceive+0x286>
 800385c:	5ba2      	ldrh	r2, [r4, r6]
 800385e:	2a00      	cmp	r2, #0
 8003860:	d009      	beq.n	8003876 <HAL_SPI_TransmitReceive+0x286>
        txallowed = 1U;
 8003862:	4681      	mov	r9, r0
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003864:	68da      	ldr	r2, [r3, #12]
 8003866:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003868:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800386a:	3302      	adds	r3, #2
 800386c:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800386e:	5ba3      	ldrh	r3, [r4, r6]
 8003870:	3b01      	subs	r3, #1
 8003872:	b29b      	uxth	r3, r3
 8003874:	53a3      	strh	r3, [r4, r6]
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003876:	f7fd fe21 	bl	80014bc <HAL_GetTick>
 800387a:	9b06      	ldr	r3, [sp, #24]
 800387c:	1bc0      	subs	r0, r0, r7
 800387e:	4298      	cmp	r0, r3
 8003880:	d3ca      	bcc.n	8003818 <HAL_SPI_TransmitReceive+0x228>
 8003882:	e7b2      	b.n	80037ea <HAL_SPI_TransmitReceive+0x1fa>
 8003884:	ffffefff 	.word	0xffffefff

08003888 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003888:	b510      	push	{r4, lr}
 800388a:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800388c:	d066      	beq.n	800395c <HAL_TIM_Base_Init+0xd4>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800388e:	233d      	movs	r3, #61	; 0x3d
 8003890:	5cc3      	ldrb	r3, [r0, r3]
 8003892:	b2da      	uxtb	r2, r3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d041      	beq.n	800391c <HAL_TIM_Base_Init+0x94>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003898:	233d      	movs	r3, #61	; 0x3d
 800389a:	2202      	movs	r2, #2
 800389c:	54e2      	strb	r2, [r4, r3]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800389e:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038a0:	492f      	ldr	r1, [pc, #188]	; (8003960 <HAL_TIM_Base_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 80038a2:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038a4:	428a      	cmp	r2, r1
 80038a6:	d045      	beq.n	8003934 <HAL_TIM_Base_Init+0xac>
 80038a8:	2180      	movs	r1, #128	; 0x80
 80038aa:	05c9      	lsls	r1, r1, #23
 80038ac:	428a      	cmp	r2, r1
 80038ae:	d02c      	beq.n	800390a <HAL_TIM_Base_Init+0x82>
 80038b0:	492c      	ldr	r1, [pc, #176]	; (8003964 <HAL_TIM_Base_Init+0xdc>)
 80038b2:	428a      	cmp	r2, r1
 80038b4:	d029      	beq.n	800390a <HAL_TIM_Base_Init+0x82>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038b6:	492c      	ldr	r1, [pc, #176]	; (8003968 <HAL_TIM_Base_Init+0xe0>)
 80038b8:	428a      	cmp	r2, r1
 80038ba:	d02a      	beq.n	8003912 <HAL_TIM_Base_Init+0x8a>
 80038bc:	492b      	ldr	r1, [pc, #172]	; (800396c <HAL_TIM_Base_Init+0xe4>)
 80038be:	428a      	cmp	r2, r1
 80038c0:	d03c      	beq.n	800393c <HAL_TIM_Base_Init+0xb4>
 80038c2:	492b      	ldr	r1, [pc, #172]	; (8003970 <HAL_TIM_Base_Init+0xe8>)
 80038c4:	428a      	cmp	r2, r1
 80038c6:	d039      	beq.n	800393c <HAL_TIM_Base_Init+0xb4>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038c8:	2180      	movs	r1, #128	; 0x80
 80038ca:	438b      	bics	r3, r1
 80038cc:	69a1      	ldr	r1, [r4, #24]
 80038ce:	430b      	orrs	r3, r1

  TIMx->CR1 = tmpcr1;
 80038d0:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038d2:	68e3      	ldr	r3, [r4, #12]
 80038d4:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038d6:	6863      	ldr	r3, [r4, #4]
 80038d8:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038da:	2301      	movs	r3, #1
 80038dc:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038de:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 80038e0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038e2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038e4:	3a08      	subs	r2, #8
 80038e6:	54a3      	strb	r3, [r4, r2]
 80038e8:	3201      	adds	r2, #1
 80038ea:	54a3      	strb	r3, [r4, r2]
 80038ec:	3201      	adds	r2, #1
 80038ee:	54a3      	strb	r3, [r4, r2]
 80038f0:	3201      	adds	r2, #1
 80038f2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f4:	3201      	adds	r2, #1
 80038f6:	54a3      	strb	r3, [r4, r2]
 80038f8:	3201      	adds	r2, #1
 80038fa:	54a3      	strb	r3, [r4, r2]
 80038fc:	3201      	adds	r2, #1
 80038fe:	54a3      	strb	r3, [r4, r2]
 8003900:	3201      	adds	r2, #1
 8003902:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003904:	3a08      	subs	r2, #8
 8003906:	54a3      	strb	r3, [r4, r2]
}
 8003908:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800390a:	2170      	movs	r1, #112	; 0x70
 800390c:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 800390e:	68a1      	ldr	r1, [r4, #8]
 8003910:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003912:	4918      	ldr	r1, [pc, #96]	; (8003974 <HAL_TIM_Base_Init+0xec>)
 8003914:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003916:	6921      	ldr	r1, [r4, #16]
 8003918:	430b      	orrs	r3, r1
 800391a:	e7d5      	b.n	80038c8 <HAL_TIM_Base_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 800391c:	333c      	adds	r3, #60	; 0x3c
 800391e:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8003920:	f7fd fbde 	bl	80010e0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003924:	233d      	movs	r3, #61	; 0x3d
 8003926:	2202      	movs	r2, #2
 8003928:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800392a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800392c:	490c      	ldr	r1, [pc, #48]	; (8003960 <HAL_TIM_Base_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 800392e:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003930:	428a      	cmp	r2, r1
 8003932:	d1b9      	bne.n	80038a8 <HAL_TIM_Base_Init+0x20>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003934:	2170      	movs	r1, #112	; 0x70
 8003936:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8003938:	68a1      	ldr	r1, [r4, #8]
 800393a:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800393c:	490d      	ldr	r1, [pc, #52]	; (8003974 <HAL_TIM_Base_Init+0xec>)
 800393e:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003940:	6921      	ldr	r1, [r4, #16]
 8003942:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003944:	2180      	movs	r1, #128	; 0x80
 8003946:	438b      	bics	r3, r1
 8003948:	69a1      	ldr	r1, [r4, #24]
 800394a:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800394c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800394e:	68e3      	ldr	r3, [r4, #12]
 8003950:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003952:	6863      	ldr	r3, [r4, #4]
 8003954:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003956:	6963      	ldr	r3, [r4, #20]
 8003958:	6313      	str	r3, [r2, #48]	; 0x30
 800395a:	e7be      	b.n	80038da <HAL_TIM_Base_Init+0x52>
    return HAL_ERROR;
 800395c:	2001      	movs	r0, #1
 800395e:	e7d3      	b.n	8003908 <HAL_TIM_Base_Init+0x80>
 8003960:	40012c00 	.word	0x40012c00
 8003964:	40000400 	.word	0x40000400
 8003968:	40002000 	.word	0x40002000
 800396c:	40014400 	.word	0x40014400
 8003970:	40014800 	.word	0x40014800
 8003974:	fffffcff 	.word	0xfffffcff

08003978 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003978:	223d      	movs	r2, #61	; 0x3d
 800397a:	5c81      	ldrb	r1, [r0, r2]
{
 800397c:	0003      	movs	r3, r0
    return HAL_ERROR;
 800397e:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8003980:	2901      	cmp	r1, #1
 8003982:	d113      	bne.n	80039ac <HAL_TIM_Base_Start_IT+0x34>
  htim->State = HAL_TIM_STATE_BUSY;
 8003984:	3101      	adds	r1, #1
 8003986:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68da      	ldr	r2, [r3, #12]
 800398c:	4302      	orrs	r2, r0
 800398e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003990:	4a0d      	ldr	r2, [pc, #52]	; (80039c8 <HAL_TIM_Base_Start_IT+0x50>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d00b      	beq.n	80039ae <HAL_TIM_Base_Start_IT+0x36>
 8003996:	2280      	movs	r2, #128	; 0x80
 8003998:	05d2      	lsls	r2, r2, #23
 800399a:	4293      	cmp	r3, r2
 800399c:	d007      	beq.n	80039ae <HAL_TIM_Base_Start_IT+0x36>
 800399e:	4a0b      	ldr	r2, [pc, #44]	; (80039cc <HAL_TIM_Base_Start_IT+0x54>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d004      	beq.n	80039ae <HAL_TIM_Base_Start_IT+0x36>
    __HAL_TIM_ENABLE(htim);
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	4310      	orrs	r0, r2
 80039a8:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 80039aa:	2000      	movs	r0, #0
}
 80039ac:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039ae:	2207      	movs	r2, #7
 80039b0:	6899      	ldr	r1, [r3, #8]
 80039b2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b4:	2a06      	cmp	r2, #6
 80039b6:	d005      	beq.n	80039c4 <HAL_TIM_Base_Start_IT+0x4c>
      __HAL_TIM_ENABLE(htim);
 80039b8:	2101      	movs	r1, #1
 80039ba:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 80039bc:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 80039be:	430a      	orrs	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	e7f3      	b.n	80039ac <HAL_TIM_Base_Start_IT+0x34>
  return HAL_OK;
 80039c4:	2000      	movs	r0, #0
 80039c6:	e7f1      	b.n	80039ac <HAL_TIM_Base_Start_IT+0x34>
 80039c8:	40012c00 	.word	0x40012c00
 80039cc:	40000400 	.word	0x40000400

080039d0 <HAL_TIM_PWM_MspInit>:
 80039d0:	4770      	bx	lr
 80039d2:	46c0      	nop			; (mov r8, r8)

080039d4 <HAL_TIM_PWM_Init>:
{
 80039d4:	b510      	push	{r4, lr}
 80039d6:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80039d8:	d066      	beq.n	8003aa8 <HAL_TIM_PWM_Init+0xd4>
  if (htim->State == HAL_TIM_STATE_RESET)
 80039da:	233d      	movs	r3, #61	; 0x3d
 80039dc:	5cc3      	ldrb	r3, [r0, r3]
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d041      	beq.n	8003a68 <HAL_TIM_PWM_Init+0x94>
  htim->State = HAL_TIM_STATE_BUSY;
 80039e4:	233d      	movs	r3, #61	; 0x3d
 80039e6:	2202      	movs	r2, #2
 80039e8:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039ea:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039ec:	492f      	ldr	r1, [pc, #188]	; (8003aac <HAL_TIM_PWM_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 80039ee:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039f0:	428a      	cmp	r2, r1
 80039f2:	d045      	beq.n	8003a80 <HAL_TIM_PWM_Init+0xac>
 80039f4:	2180      	movs	r1, #128	; 0x80
 80039f6:	05c9      	lsls	r1, r1, #23
 80039f8:	428a      	cmp	r2, r1
 80039fa:	d02c      	beq.n	8003a56 <HAL_TIM_PWM_Init+0x82>
 80039fc:	492c      	ldr	r1, [pc, #176]	; (8003ab0 <HAL_TIM_PWM_Init+0xdc>)
 80039fe:	428a      	cmp	r2, r1
 8003a00:	d029      	beq.n	8003a56 <HAL_TIM_PWM_Init+0x82>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a02:	492c      	ldr	r1, [pc, #176]	; (8003ab4 <HAL_TIM_PWM_Init+0xe0>)
 8003a04:	428a      	cmp	r2, r1
 8003a06:	d02a      	beq.n	8003a5e <HAL_TIM_PWM_Init+0x8a>
 8003a08:	492b      	ldr	r1, [pc, #172]	; (8003ab8 <HAL_TIM_PWM_Init+0xe4>)
 8003a0a:	428a      	cmp	r2, r1
 8003a0c:	d03c      	beq.n	8003a88 <HAL_TIM_PWM_Init+0xb4>
 8003a0e:	492b      	ldr	r1, [pc, #172]	; (8003abc <HAL_TIM_PWM_Init+0xe8>)
 8003a10:	428a      	cmp	r2, r1
 8003a12:	d039      	beq.n	8003a88 <HAL_TIM_PWM_Init+0xb4>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a14:	2180      	movs	r1, #128	; 0x80
 8003a16:	438b      	bics	r3, r1
 8003a18:	69a1      	ldr	r1, [r4, #24]
 8003a1a:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003a1c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a1e:	68e3      	ldr	r3, [r4, #12]
 8003a20:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a22:	6863      	ldr	r3, [r4, #4]
 8003a24:	6293      	str	r3, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003a26:	2301      	movs	r3, #1
 8003a28:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a2a:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 8003a2c:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a2e:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a30:	3a08      	subs	r2, #8
 8003a32:	54a3      	strb	r3, [r4, r2]
 8003a34:	3201      	adds	r2, #1
 8003a36:	54a3      	strb	r3, [r4, r2]
 8003a38:	3201      	adds	r2, #1
 8003a3a:	54a3      	strb	r3, [r4, r2]
 8003a3c:	3201      	adds	r2, #1
 8003a3e:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a40:	3201      	adds	r2, #1
 8003a42:	54a3      	strb	r3, [r4, r2]
 8003a44:	3201      	adds	r2, #1
 8003a46:	54a3      	strb	r3, [r4, r2]
 8003a48:	3201      	adds	r2, #1
 8003a4a:	54a3      	strb	r3, [r4, r2]
 8003a4c:	3201      	adds	r2, #1
 8003a4e:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003a50:	3a08      	subs	r2, #8
 8003a52:	54a3      	strb	r3, [r4, r2]
}
 8003a54:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a56:	2170      	movs	r1, #112	; 0x70
 8003a58:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8003a5a:	68a1      	ldr	r1, [r4, #8]
 8003a5c:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a5e:	4918      	ldr	r1, [pc, #96]	; (8003ac0 <HAL_TIM_PWM_Init+0xec>)
 8003a60:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a62:	6921      	ldr	r1, [r4, #16]
 8003a64:	430b      	orrs	r3, r1
 8003a66:	e7d5      	b.n	8003a14 <HAL_TIM_PWM_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 8003a68:	333c      	adds	r3, #60	; 0x3c
 8003a6a:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8003a6c:	f7ff ffb0 	bl	80039d0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003a70:	233d      	movs	r3, #61	; 0x3d
 8003a72:	2202      	movs	r2, #2
 8003a74:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a76:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a78:	490c      	ldr	r1, [pc, #48]	; (8003aac <HAL_TIM_PWM_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 8003a7a:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a7c:	428a      	cmp	r2, r1
 8003a7e:	d1b9      	bne.n	80039f4 <HAL_TIM_PWM_Init+0x20>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a80:	2170      	movs	r1, #112	; 0x70
 8003a82:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8003a84:	68a1      	ldr	r1, [r4, #8]
 8003a86:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a88:	490d      	ldr	r1, [pc, #52]	; (8003ac0 <HAL_TIM_PWM_Init+0xec>)
 8003a8a:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a8c:	6921      	ldr	r1, [r4, #16]
 8003a8e:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a90:	2180      	movs	r1, #128	; 0x80
 8003a92:	438b      	bics	r3, r1
 8003a94:	69a1      	ldr	r1, [r4, #24]
 8003a96:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003a98:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a9a:	68e3      	ldr	r3, [r4, #12]
 8003a9c:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a9e:	6863      	ldr	r3, [r4, #4]
 8003aa0:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003aa2:	6963      	ldr	r3, [r4, #20]
 8003aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8003aa6:	e7be      	b.n	8003a26 <HAL_TIM_PWM_Init+0x52>
    return HAL_ERROR;
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	e7d3      	b.n	8003a54 <HAL_TIM_PWM_Init+0x80>
 8003aac:	40012c00 	.word	0x40012c00
 8003ab0:	40000400 	.word	0x40000400
 8003ab4:	40002000 	.word	0x40002000
 8003ab8:	40014400 	.word	0x40014400
 8003abc:	40014800 	.word	0x40014800
 8003ac0:	fffffcff 	.word	0xfffffcff

08003ac4 <HAL_TIM_PWM_Start>:
 8003ac4:	2900      	cmp	r1, #0
 8003ac6:	d126      	bne.n	8003b16 <HAL_TIM_PWM_Start+0x52>
 8003ac8:	233e      	movs	r3, #62	; 0x3e
 8003aca:	5cc2      	ldrb	r2, [r0, r3]
 8003acc:	2a01      	cmp	r2, #1
 8003ace:	d136      	bne.n	8003b3e <HAL_TIM_PWM_Start+0x7a>
 8003ad0:	2202      	movs	r2, #2
 8003ad2:	54c2      	strb	r2, [r0, r3]
 8003ad4:	221f      	movs	r2, #31
 8003ad6:	4011      	ands	r1, r2
 8003ad8:	3a1e      	subs	r2, #30
 8003ada:	408a      	lsls	r2, r1
 8003adc:	6803      	ldr	r3, [r0, #0]
 8003ade:	6a19      	ldr	r1, [r3, #32]
 8003ae0:	4391      	bics	r1, r2
 8003ae2:	6219      	str	r1, [r3, #32]
 8003ae4:	6a19      	ldr	r1, [r3, #32]
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	621a      	str	r2, [r3, #32]
 8003aea:	4a23      	ldr	r2, [pc, #140]	; (8003b78 <HAL_TIM_PWM_Start+0xb4>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d028      	beq.n	8003b42 <HAL_TIM_PWM_Start+0x7e>
 8003af0:	4a22      	ldr	r2, [pc, #136]	; (8003b7c <HAL_TIM_PWM_Start+0xb8>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d031      	beq.n	8003b5a <HAL_TIM_PWM_Start+0x96>
 8003af6:	4a22      	ldr	r2, [pc, #136]	; (8003b80 <HAL_TIM_PWM_Start+0xbc>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d02e      	beq.n	8003b5a <HAL_TIM_PWM_Start+0x96>
 8003afc:	2280      	movs	r2, #128	; 0x80
 8003afe:	05d2      	lsls	r2, r2, #23
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d023      	beq.n	8003b4c <HAL_TIM_PWM_Start+0x88>
 8003b04:	4a1f      	ldr	r2, [pc, #124]	; (8003b84 <HAL_TIM_PWM_Start+0xc0>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d020      	beq.n	8003b4c <HAL_TIM_PWM_Start+0x88>
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	2000      	movs	r0, #0
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	430a      	orrs	r2, r1
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	4770      	bx	lr
 8003b16:	2904      	cmp	r1, #4
 8003b18:	d025      	beq.n	8003b66 <HAL_TIM_PWM_Start+0xa2>
 8003b1a:	2908      	cmp	r1, #8
 8003b1c:	d00b      	beq.n	8003b36 <HAL_TIM_PWM_Start+0x72>
 8003b1e:	2341      	movs	r3, #65	; 0x41
 8003b20:	5cc2      	ldrb	r2, [r0, r3]
 8003b22:	2a01      	cmp	r2, #1
 8003b24:	d10b      	bne.n	8003b3e <HAL_TIM_PWM_Start+0x7a>
 8003b26:	2904      	cmp	r1, #4
 8003b28:	d021      	beq.n	8003b6e <HAL_TIM_PWM_Start+0xaa>
 8003b2a:	2908      	cmp	r1, #8
 8003b2c:	d1d0      	bne.n	8003ad0 <HAL_TIM_PWM_Start+0xc>
 8003b2e:	2340      	movs	r3, #64	; 0x40
 8003b30:	2202      	movs	r2, #2
 8003b32:	54c2      	strb	r2, [r0, r3]
 8003b34:	e7ce      	b.n	8003ad4 <HAL_TIM_PWM_Start+0x10>
 8003b36:	2340      	movs	r3, #64	; 0x40
 8003b38:	5cc3      	ldrb	r3, [r0, r3]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d0f7      	beq.n	8003b2e <HAL_TIM_PWM_Start+0x6a>
 8003b3e:	2001      	movs	r0, #1
 8003b40:	e7e8      	b.n	8003b14 <HAL_TIM_PWM_Start+0x50>
 8003b42:	2280      	movs	r2, #128	; 0x80
 8003b44:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003b46:	0212      	lsls	r2, r2, #8
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	645a      	str	r2, [r3, #68]	; 0x44
 8003b4c:	2207      	movs	r2, #7
 8003b4e:	6899      	ldr	r1, [r3, #8]
 8003b50:	400a      	ands	r2, r1
 8003b52:	2a06      	cmp	r2, #6
 8003b54:	d1d9      	bne.n	8003b0a <HAL_TIM_PWM_Start+0x46>
 8003b56:	2000      	movs	r0, #0
 8003b58:	e7dc      	b.n	8003b14 <HAL_TIM_PWM_Start+0x50>
 8003b5a:	2280      	movs	r2, #128	; 0x80
 8003b5c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003b5e:	0212      	lsls	r2, r2, #8
 8003b60:	430a      	orrs	r2, r1
 8003b62:	645a      	str	r2, [r3, #68]	; 0x44
 8003b64:	e7ca      	b.n	8003afc <HAL_TIM_PWM_Start+0x38>
 8003b66:	233f      	movs	r3, #63	; 0x3f
 8003b68:	5cc3      	ldrb	r3, [r0, r3]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d1e7      	bne.n	8003b3e <HAL_TIM_PWM_Start+0x7a>
 8003b6e:	233f      	movs	r3, #63	; 0x3f
 8003b70:	2202      	movs	r2, #2
 8003b72:	54c2      	strb	r2, [r0, r3]
 8003b74:	e7ae      	b.n	8003ad4 <HAL_TIM_PWM_Start+0x10>
 8003b76:	46c0      	nop			; (mov r8, r8)
 8003b78:	40012c00 	.word	0x40012c00
 8003b7c:	40014400 	.word	0x40014400
 8003b80:	40014800 	.word	0x40014800
 8003b84:	40000400 	.word	0x40000400

08003b88 <HAL_TIM_PWM_ConfigChannel>:
{
 8003b88:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003b8a:	203c      	movs	r0, #60	; 0x3c
{
 8003b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003b8e:	5c1c      	ldrb	r4, [r3, r0]
 8003b90:	2c01      	cmp	r4, #1
 8003b92:	d100      	bne.n	8003b96 <HAL_TIM_PWM_ConfigChannel+0xe>
 8003b94:	e0df      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x1ce>
 8003b96:	2401      	movs	r4, #1
 8003b98:	541c      	strb	r4, [r3, r0]
  switch (Channel)
 8003b9a:	2a08      	cmp	r2, #8
 8003b9c:	d100      	bne.n	8003ba0 <HAL_TIM_PWM_ConfigChannel+0x18>
 8003b9e:	e0ad      	b.n	8003cfc <HAL_TIM_PWM_ConfigChannel+0x174>
 8003ba0:	d834      	bhi.n	8003c0c <HAL_TIM_PWM_ConfigChannel+0x84>
 8003ba2:	2a00      	cmp	r2, #0
 8003ba4:	d100      	bne.n	8003ba8 <HAL_TIM_PWM_ConfigChannel+0x20>
 8003ba6:	e07e      	b.n	8003ca6 <HAL_TIM_PWM_ConfigChannel+0x11e>
 8003ba8:	2a04      	cmp	r2, #4
 8003baa:	d161      	bne.n	8003c70 <HAL_TIM_PWM_ConfigChannel+0xe8>
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bac:	2410      	movs	r4, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bae:	681a      	ldr	r2, [r3, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003bb0:	4d78      	ldr	r5, [pc, #480]	; (8003d94 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bb2:	6a10      	ldr	r0, [r2, #32]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bb4:	4f78      	ldr	r7, [pc, #480]	; (8003d98 <HAL_TIM_PWM_ConfigChannel+0x210>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bb6:	43a0      	bics	r0, r4
 8003bb8:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8003bba:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8003bbc:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8003bbe:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003bc0:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bc2:	680d      	ldr	r5, [r1, #0]
 8003bc4:	022d      	lsls	r5, r5, #8
 8003bc6:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 8003bc8:	2420      	movs	r4, #32
 8003bca:	43a0      	bics	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bcc:	688c      	ldr	r4, [r1, #8]
 8003bce:	0124      	lsls	r4, r4, #4
 8003bd0:	4304      	orrs	r4, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bd2:	42ba      	cmp	r2, r7
 8003bd4:	d057      	beq.n	8003c86 <HAL_TIM_PWM_ConfigChannel+0xfe>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bd6:	4f71      	ldr	r7, [pc, #452]	; (8003d9c <HAL_TIM_PWM_ConfigChannel+0x214>)
 8003bd8:	42ba      	cmp	r2, r7
 8003bda:	d05c      	beq.n	8003c96 <HAL_TIM_PWM_ConfigChannel+0x10e>
 8003bdc:	4f70      	ldr	r7, [pc, #448]	; (8003da0 <HAL_TIM_PWM_ConfigChannel+0x218>)
 8003bde:	42ba      	cmp	r2, r7
 8003be0:	d059      	beq.n	8003c96 <HAL_TIM_PWM_ConfigChannel+0x10e>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003be2:	6848      	ldr	r0, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003be4:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003be6:	6195      	str	r5, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003be8:	6390      	str	r0, [r2, #56]	; 0x38
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bea:	2080      	movs	r0, #128	; 0x80

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bec:	6214      	str	r4, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bee:	6994      	ldr	r4, [r2, #24]
 8003bf0:	0100      	lsls	r0, r0, #4
 8003bf2:	4320      	orrs	r0, r4
 8003bf4:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bf6:	6990      	ldr	r0, [r2, #24]
 8003bf8:	4c6a      	ldr	r4, [pc, #424]	; (8003da4 <HAL_TIM_PWM_ConfigChannel+0x21c>)
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bfa:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bfc:	4020      	ands	r0, r4
 8003bfe:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c00:	6990      	ldr	r0, [r2, #24]
 8003c02:	0209      	lsls	r1, r1, #8
 8003c04:	4301      	orrs	r1, r0
 8003c06:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003c08:	2000      	movs	r0, #0
      break;
 8003c0a:	e032      	b.n	8003c72 <HAL_TIM_PWM_ConfigChannel+0xea>
  switch (Channel)
 8003c0c:	2a0c      	cmp	r2, #12
 8003c0e:	d12f      	bne.n	8003c70 <HAL_TIM_PWM_ConfigChannel+0xe8>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c10:	681a      	ldr	r2, [r3, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c12:	4c65      	ldr	r4, [pc, #404]	; (8003da8 <HAL_TIM_PWM_ConfigChannel+0x220>)
 8003c14:	6a10      	ldr	r0, [r2, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c16:	4d5f      	ldr	r5, [pc, #380]	; (8003d94 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c18:	4020      	ands	r0, r4
 8003c1a:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8003c1c:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8003c1e:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8003c20:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c22:	402c      	ands	r4, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c24:	680d      	ldr	r5, [r1, #0]
 8003c26:	022d      	lsls	r5, r5, #8
 8003c28:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c2a:	4c60      	ldr	r4, [pc, #384]	; (8003dac <HAL_TIM_PWM_ConfigChannel+0x224>)
 8003c2c:	4004      	ands	r4, r0
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c2e:	6888      	ldr	r0, [r1, #8]
 8003c30:	0300      	lsls	r0, r0, #12
 8003c32:	4320      	orrs	r0, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c34:	4c58      	ldr	r4, [pc, #352]	; (8003d98 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8003c36:	42a2      	cmp	r2, r4
 8003c38:	d01f      	beq.n	8003c7a <HAL_TIM_PWM_ConfigChannel+0xf2>
 8003c3a:	4c58      	ldr	r4, [pc, #352]	; (8003d9c <HAL_TIM_PWM_ConfigChannel+0x214>)
 8003c3c:	42a2      	cmp	r2, r4
 8003c3e:	d01c      	beq.n	8003c7a <HAL_TIM_PWM_ConfigChannel+0xf2>
 8003c40:	4c57      	ldr	r4, [pc, #348]	; (8003da0 <HAL_TIM_PWM_ConfigChannel+0x218>)
 8003c42:	42a2      	cmp	r2, r4
 8003c44:	d019      	beq.n	8003c7a <HAL_TIM_PWM_ConfigChannel+0xf2>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c46:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003c48:	6056      	str	r6, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003c4a:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003c4c:	6414      	str	r4, [r2, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c4e:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c50:	2080      	movs	r0, #128	; 0x80
 8003c52:	69d4      	ldr	r4, [r2, #28]
 8003c54:	0100      	lsls	r0, r0, #4
 8003c56:	4320      	orrs	r0, r4
 8003c58:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c5a:	69d0      	ldr	r0, [r2, #28]
 8003c5c:	4c51      	ldr	r4, [pc, #324]	; (8003da4 <HAL_TIM_PWM_ConfigChannel+0x21c>)
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c5e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c60:	4020      	ands	r0, r4
 8003c62:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c64:	69d0      	ldr	r0, [r2, #28]
 8003c66:	0209      	lsls	r1, r1, #8
 8003c68:	4301      	orrs	r1, r0
 8003c6a:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003c6c:	2000      	movs	r0, #0
      break;
 8003c6e:	e000      	b.n	8003c72 <HAL_TIM_PWM_ConfigChannel+0xea>
  switch (Channel)
 8003c70:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003c72:	223c      	movs	r2, #60	; 0x3c
 8003c74:	2100      	movs	r1, #0
 8003c76:	5499      	strb	r1, [r3, r2]
}
 8003c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c7a:	4c4d      	ldr	r4, [pc, #308]	; (8003db0 <HAL_TIM_PWM_ConfigChannel+0x228>)
 8003c7c:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c7e:	694e      	ldr	r6, [r1, #20]
 8003c80:	01b6      	lsls	r6, r6, #6
 8003c82:	4326      	orrs	r6, r4
 8003c84:	e7df      	b.n	8003c46 <HAL_TIM_PWM_ConfigChannel+0xbe>
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c86:	2080      	movs	r0, #128	; 0x80
 8003c88:	4384      	bics	r4, r0
 8003c8a:	0020      	movs	r0, r4
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c8c:	68cc      	ldr	r4, [r1, #12]
 8003c8e:	0124      	lsls	r4, r4, #4
 8003c90:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c92:	2040      	movs	r0, #64	; 0x40
 8003c94:	4384      	bics	r4, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c96:	4847      	ldr	r0, [pc, #284]	; (8003db4 <HAL_TIM_PWM_ConfigChannel+0x22c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c98:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c9a:	4030      	ands	r0, r6
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c9c:	698e      	ldr	r6, [r1, #24]
 8003c9e:	433e      	orrs	r6, r7
 8003ca0:	00b6      	lsls	r6, r6, #2
 8003ca2:	4306      	orrs	r6, r0
 8003ca4:	e79d      	b.n	8003be2 <HAL_TIM_PWM_ConfigChannel+0x5a>
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ca6:	2773      	movs	r7, #115	; 0x73
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ca8:	681a      	ldr	r2, [r3, #0]
  tmpccmrx |= OC_Config->OCMode;
 8003caa:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cac:	6a10      	ldr	r0, [r2, #32]
 8003cae:	43a0      	bics	r0, r4
 8003cb0:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8003cb2:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8003cb4:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8003cb6:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003cb8:	43bc      	bics	r4, r7
  tmpccer &= ~TIM_CCER_CC1P;
 8003cba:	3f71      	subs	r7, #113	; 0x71
 8003cbc:	43b8      	bics	r0, r7
  tmpccmrx |= OC_Config->OCMode;
 8003cbe:	432c      	orrs	r4, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003cc0:	4f35      	ldr	r7, [pc, #212]	; (8003d98 <HAL_TIM_PWM_ConfigChannel+0x210>)
  tmpccer |= OC_Config->OCPolarity;
 8003cc2:	688d      	ldr	r5, [r1, #8]
 8003cc4:	4328      	orrs	r0, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003cc6:	42ba      	cmp	r2, r7
 8003cc8:	d047      	beq.n	8003d5a <HAL_TIM_PWM_ConfigChannel+0x1d2>
 8003cca:	4d34      	ldr	r5, [pc, #208]	; (8003d9c <HAL_TIM_PWM_ConfigChannel+0x214>)
 8003ccc:	42aa      	cmp	r2, r5
 8003cce:	d044      	beq.n	8003d5a <HAL_TIM_PWM_ConfigChannel+0x1d2>
 8003cd0:	4d33      	ldr	r5, [pc, #204]	; (8003da0 <HAL_TIM_PWM_ConfigChannel+0x218>)
 8003cd2:	42aa      	cmp	r2, r5
 8003cd4:	d041      	beq.n	8003d5a <HAL_TIM_PWM_ConfigChannel+0x1d2>
  TIMx->CR2 = tmpcr2;
 8003cd6:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003cd8:	6194      	str	r4, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003cda:	684c      	ldr	r4, [r1, #4]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cdc:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR1 = OC_Config->Pulse;
 8003cde:	6354      	str	r4, [r2, #52]	; 0x34
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ce0:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8003ce2:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ce4:	6990      	ldr	r0, [r2, #24]
 8003ce6:	4320      	orrs	r0, r4
 8003ce8:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cea:	6990      	ldr	r0, [r2, #24]
 8003cec:	3c04      	subs	r4, #4
 8003cee:	43a0      	bics	r0, r4
 8003cf0:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cf2:	6990      	ldr	r0, [r2, #24]
 8003cf4:	4301      	orrs	r1, r0
 8003cf6:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003cf8:	2000      	movs	r0, #0
      break;
 8003cfa:	e7ba      	b.n	8003c72 <HAL_TIM_PWM_ConfigChannel+0xea>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003cfc:	2673      	movs	r6, #115	; 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cfe:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d00:	4c2d      	ldr	r4, [pc, #180]	; (8003db8 <HAL_TIM_PWM_ConfigChannel+0x230>)
 8003d02:	6a10      	ldr	r0, [r2, #32]
  tmpccmrx |= OC_Config->OCMode;
 8003d04:	680f      	ldr	r7, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d06:	4020      	ands	r0, r4
 8003d08:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8003d0a:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8003d0c:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8003d0e:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d10:	43b4      	bics	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 8003d12:	4327      	orrs	r7, r4
  tmpccer &= ~TIM_CCER_CC3P;
 8003d14:	4c29      	ldr	r4, [pc, #164]	; (8003dbc <HAL_TIM_PWM_ConfigChannel+0x234>)
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d16:	4e20      	ldr	r6, [pc, #128]	; (8003d98 <HAL_TIM_PWM_ConfigChannel+0x210>)
  tmpccer &= ~TIM_CCER_CC3P;
 8003d18:	4020      	ands	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d1a:	688c      	ldr	r4, [r1, #8]
 8003d1c:	0224      	lsls	r4, r4, #8
 8003d1e:	4304      	orrs	r4, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d20:	42b2      	cmp	r2, r6
 8003d22:	d027      	beq.n	8003d74 <HAL_TIM_PWM_ConfigChannel+0x1ec>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d24:	4e1d      	ldr	r6, [pc, #116]	; (8003d9c <HAL_TIM_PWM_ConfigChannel+0x214>)
 8003d26:	42b2      	cmp	r2, r6
 8003d28:	d02b      	beq.n	8003d82 <HAL_TIM_PWM_ConfigChannel+0x1fa>
 8003d2a:	481d      	ldr	r0, [pc, #116]	; (8003da0 <HAL_TIM_PWM_ConfigChannel+0x218>)
 8003d2c:	4282      	cmp	r2, r0
 8003d2e:	d028      	beq.n	8003d82 <HAL_TIM_PWM_ConfigChannel+0x1fa>
  TIMx->CCR3 = OC_Config->Pulse;
 8003d30:	6848      	ldr	r0, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003d32:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003d34:	61d7      	str	r7, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003d36:	63d0      	str	r0, [r2, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8003d38:	6214      	str	r4, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d3a:	2408      	movs	r4, #8
 8003d3c:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d3e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d40:	4320      	orrs	r0, r4
 8003d42:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d44:	69d0      	ldr	r0, [r2, #28]
 8003d46:	3c04      	subs	r4, #4
 8003d48:	43a0      	bics	r0, r4
 8003d4a:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d4c:	69d0      	ldr	r0, [r2, #28]
 8003d4e:	4301      	orrs	r1, r0
 8003d50:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003d52:	2000      	movs	r0, #0
      break;
 8003d54:	e78d      	b.n	8003c72 <HAL_TIM_PWM_ConfigChannel+0xea>
  __HAL_LOCK(htim);
 8003d56:	2002      	movs	r0, #2
 8003d58:	e78e      	b.n	8003c78 <HAL_TIM_PWM_ConfigChannel+0xf0>
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d5a:	2508      	movs	r5, #8
 8003d5c:	43a8      	bics	r0, r5
    tmpccer |= OC_Config->OCNPolarity;
 8003d5e:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d60:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8003d62:	4328      	orrs	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d64:	2504      	movs	r5, #4
 8003d66:	43a8      	bics	r0, r5
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d68:	4d15      	ldr	r5, [pc, #84]	; (8003dc0 <HAL_TIM_PWM_ConfigChannel+0x238>)
 8003d6a:	4035      	ands	r5, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d6c:	694e      	ldr	r6, [r1, #20]
 8003d6e:	433e      	orrs	r6, r7
 8003d70:	432e      	orrs	r6, r5
 8003d72:	e7b0      	b.n	8003cd6 <HAL_TIM_PWM_ConfigChannel+0x14e>
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d74:	4813      	ldr	r0, [pc, #76]	; (8003dc4 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 8003d76:	4020      	ands	r0, r4
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d78:	68cc      	ldr	r4, [r1, #12]
 8003d7a:	0224      	lsls	r4, r4, #8
 8003d7c:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d7e:	4809      	ldr	r0, [pc, #36]	; (8003da4 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 8003d80:	4004      	ands	r4, r0
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d82:	4811      	ldr	r0, [pc, #68]	; (8003dc8 <HAL_TIM_PWM_ConfigChannel+0x240>)
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d84:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d86:	4028      	ands	r0, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d88:	698d      	ldr	r5, [r1, #24]
 8003d8a:	4335      	orrs	r5, r6
 8003d8c:	012d      	lsls	r5, r5, #4
 8003d8e:	4305      	orrs	r5, r0
 8003d90:	e7ce      	b.n	8003d30 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 8003d92:	46c0      	nop			; (mov r8, r8)
 8003d94:	ffff8cff 	.word	0xffff8cff
 8003d98:	40012c00 	.word	0x40012c00
 8003d9c:	40014400 	.word	0x40014400
 8003da0:	40014800 	.word	0x40014800
 8003da4:	fffffbff 	.word	0xfffffbff
 8003da8:	ffffefff 	.word	0xffffefff
 8003dac:	ffffdfff 	.word	0xffffdfff
 8003db0:	ffffbfff 	.word	0xffffbfff
 8003db4:	fffff3ff 	.word	0xfffff3ff
 8003db8:	fffffeff 	.word	0xfffffeff
 8003dbc:	fffffdff 	.word	0xfffffdff
 8003dc0:	fffffcff 	.word	0xfffffcff
 8003dc4:	fffff7ff 	.word	0xfffff7ff
 8003dc8:	ffffcfff 	.word	0xffffcfff

08003dcc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003dcc:	233c      	movs	r3, #60	; 0x3c
{
 8003dce:	b570      	push	{r4, r5, r6, lr}
 8003dd0:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8003dd2:	5cc0      	ldrb	r0, [r0, r3]
 8003dd4:	2801      	cmp	r0, #1
 8003dd6:	d100      	bne.n	8003dda <HAL_TIM_ConfigClockSource+0xe>
 8003dd8:	e077      	b.n	8003eca <HAL_TIM_ConfigClockSource+0xfe>
 8003dda:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003ddc:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8003dde:	54d4      	strb	r4, [r2, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8003de0:	3301      	adds	r3, #1
 8003de2:	54d0      	strb	r0, [r2, r3]
  tmpsmcr = htim->Instance->SMCR;
 8003de4:	6810      	ldr	r0, [r2, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003de6:	4d54      	ldr	r5, [pc, #336]	; (8003f38 <HAL_TIM_ConfigClockSource+0x16c>)
  tmpsmcr = htim->Instance->SMCR;
 8003de8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dea:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8003dec:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8003dee:	680b      	ldr	r3, [r1, #0]
 8003df0:	2b60      	cmp	r3, #96	; 0x60
 8003df2:	d100      	bne.n	8003df6 <HAL_TIM_ConfigClockSource+0x2a>
 8003df4:	e06b      	b.n	8003ece <HAL_TIM_ConfigClockSource+0x102>
 8003df6:	d825      	bhi.n	8003e44 <HAL_TIM_ConfigClockSource+0x78>
 8003df8:	2b40      	cmp	r3, #64	; 0x40
 8003dfa:	d100      	bne.n	8003dfe <HAL_TIM_ConfigClockSource+0x32>
 8003dfc:	e082      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x138>
 8003dfe:	d954      	bls.n	8003eaa <HAL_TIM_ConfigClockSource+0xde>
 8003e00:	2b50      	cmp	r3, #80	; 0x50
 8003e02:	d13d      	bne.n	8003e80 <HAL_TIM_ConfigClockSource+0xb4>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e04:	6a06      	ldr	r6, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e06:	6a03      	ldr	r3, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e08:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e0a:	43a3      	bics	r3, r4
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e0c:	24f0      	movs	r4, #240	; 0xf0
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e0e:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e10:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e12:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e14:	43a3      	bics	r3, r4
 8003e16:	001c      	movs	r4, r3
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e18:	010b      	lsls	r3, r1, #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e1a:	210a      	movs	r1, #10
 8003e1c:	438e      	bics	r6, r1
 8003e1e:	0031      	movs	r1, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e20:	4323      	orrs	r3, r4
  tmpccer |= TIM_ICPolarity;
 8003e22:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e24:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003e26:	6201      	str	r1, [r0, #32]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e28:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003e2a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e2c:	438b      	bics	r3, r1
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e2e:	3919      	subs	r1, #25
 8003e30:	430b      	orrs	r3, r1
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e32:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003e34:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003e36:	233d      	movs	r3, #61	; 0x3d
 8003e38:	2101      	movs	r1, #1
 8003e3a:	54d1      	strb	r1, [r2, r3]
  __HAL_UNLOCK(htim);
 8003e3c:	2100      	movs	r1, #0
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	54d1      	strb	r1, [r2, r3]
}
 8003e42:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003e44:	2480      	movs	r4, #128	; 0x80
 8003e46:	0164      	lsls	r4, r4, #5
 8003e48:	42a3      	cmp	r3, r4
 8003e4a:	d03c      	beq.n	8003ec6 <HAL_TIM_ConfigClockSource+0xfa>
 8003e4c:	2480      	movs	r4, #128	; 0x80
 8003e4e:	01a4      	lsls	r4, r4, #6
 8003e50:	42a3      	cmp	r3, r4
 8003e52:	d117      	bne.n	8003e84 <HAL_TIM_ConfigClockSource+0xb8>
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e54:	6883      	ldr	r3, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e56:	4c39      	ldr	r4, [pc, #228]	; (8003f3c <HAL_TIM_ConfigClockSource+0x170>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e58:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e5a:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e5c:	688b      	ldr	r3, [r1, #8]
 8003e5e:	68c9      	ldr	r1, [r1, #12]
 8003e60:	432b      	orrs	r3, r5
 8003e62:	0209      	lsls	r1, r1, #8
 8003e64:	430b      	orrs	r3, r1
 8003e66:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e68:	6083      	str	r3, [r0, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e6a:	2380      	movs	r3, #128	; 0x80
 8003e6c:	6881      	ldr	r1, [r0, #8]
 8003e6e:	01db      	lsls	r3, r3, #7
 8003e70:	430b      	orrs	r3, r1
 8003e72:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003e74:	2000      	movs	r0, #0
      break;
 8003e76:	e7de      	b.n	8003e36 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 8003e78:	2110      	movs	r1, #16
 8003e7a:	001c      	movs	r4, r3
 8003e7c:	438c      	bics	r4, r1
 8003e7e:	d019      	beq.n	8003eb4 <HAL_TIM_ConfigClockSource+0xe8>
 8003e80:	2001      	movs	r0, #1
 8003e82:	e7d8      	b.n	8003e36 <HAL_TIM_ConfigClockSource+0x6a>
 8003e84:	2b70      	cmp	r3, #112	; 0x70
 8003e86:	d1fb      	bne.n	8003e80 <HAL_TIM_ConfigClockSource+0xb4>
  tmpsmcr = TIMx->SMCR;
 8003e88:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e8a:	4c2c      	ldr	r4, [pc, #176]	; (8003f3c <HAL_TIM_ConfigClockSource+0x170>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e8c:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e8e:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e90:	688b      	ldr	r3, [r1, #8]
 8003e92:	68c9      	ldr	r1, [r1, #12]
 8003e94:	432b      	orrs	r3, r5
 8003e96:	0209      	lsls	r1, r1, #8
 8003e98:	430b      	orrs	r3, r1
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e9a:	2177      	movs	r1, #119	; 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e9c:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 8003e9e:	6083      	str	r3, [r0, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003ea0:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ea2:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8003ea4:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003ea6:	2000      	movs	r0, #0
      break;
 8003ea8:	e7c5      	b.n	8003e36 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 8003eaa:	2b20      	cmp	r3, #32
 8003eac:	d002      	beq.n	8003eb4 <HAL_TIM_ConfigClockSource+0xe8>
 8003eae:	d9e3      	bls.n	8003e78 <HAL_TIM_ConfigClockSource+0xac>
 8003eb0:	2b30      	cmp	r3, #48	; 0x30
 8003eb2:	d1e5      	bne.n	8003e80 <HAL_TIM_ConfigClockSource+0xb4>
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eb4:	2470      	movs	r4, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003eb6:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eb8:	43a1      	bics	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003eba:	430b      	orrs	r3, r1
 8003ebc:	2107      	movs	r1, #7
 8003ebe:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003ec0:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec2:	2000      	movs	r0, #0
}
 8003ec4:	e7b7      	b.n	8003e36 <HAL_TIM_ConfigClockSource+0x6a>
  HAL_StatusTypeDef status = HAL_OK;
 8003ec6:	2000      	movs	r0, #0
 8003ec8:	e7b5      	b.n	8003e36 <HAL_TIM_ConfigClockSource+0x6a>
  __HAL_LOCK(htim);
 8003eca:	2002      	movs	r0, #2
 8003ecc:	e7b9      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x76>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ece:	68cd      	ldr	r5, [r1, #12]
 8003ed0:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ed2:	2110      	movs	r1, #16
 8003ed4:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ed6:	4e1a      	ldr	r6, [pc, #104]	; (8003f40 <HAL_TIM_ConfigClockSource+0x174>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ed8:	438b      	bics	r3, r1
 8003eda:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003edc:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8003ede:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ee0:	400e      	ands	r6, r1
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ee2:	0329      	lsls	r1, r5, #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ee4:	25a0      	movs	r5, #160	; 0xa0
 8003ee6:	43ab      	bics	r3, r5
 8003ee8:	001d      	movs	r5, r3
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003eea:	4331      	orrs	r1, r6
  TIMx->CCMR1 = tmpccmr1 ;
 8003eec:	6181      	str	r1, [r0, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eee:	2170      	movs	r1, #112	; 0x70
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ef0:	0123      	lsls	r3, r4, #4
 8003ef2:	432b      	orrs	r3, r5
  TIMx->CCER = tmpccer;
 8003ef4:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003ef6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ef8:	438b      	bics	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003efa:	3909      	subs	r1, #9
 8003efc:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003efe:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003f00:	2000      	movs	r0, #0
}
 8003f02:	e798      	b.n	8003e36 <HAL_TIM_ConfigClockSource+0x6a>
  tmpccer = TIMx->CCER;
 8003f04:	6a06      	ldr	r6, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f06:	6a03      	ldr	r3, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f08:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f0a:	43a3      	bics	r3, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f0c:	24f0      	movs	r4, #240	; 0xf0
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f0e:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f10:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f12:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f14:	43a3      	bics	r3, r4
 8003f16:	001c      	movs	r4, r3
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f18:	010b      	lsls	r3, r1, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f1a:	210a      	movs	r1, #10
 8003f1c:	438e      	bics	r6, r1
 8003f1e:	0031      	movs	r1, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f20:	4323      	orrs	r3, r4
  tmpccer |= TIM_ICPolarity;
 8003f22:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8003f24:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003f26:	6201      	str	r1, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f28:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003f2a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f2c:	438b      	bics	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f2e:	3929      	subs	r1, #41	; 0x29
 8003f30:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003f32:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003f34:	2000      	movs	r0, #0
}
 8003f36:	e77e      	b.n	8003e36 <HAL_TIM_ConfigClockSource+0x6a>
 8003f38:	ffff0088 	.word	0xffff0088
 8003f3c:	ffff00ff 	.word	0xffff00ff
 8003f40:	ffff0fff 	.word	0xffff0fff

08003f44 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8003f44:	233c      	movs	r3, #60	; 0x3c
{
 8003f46:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003f48:	5cc2      	ldrb	r2, [r0, r3]
 8003f4a:	2a01      	cmp	r2, #1
 8003f4c:	d04d      	beq.n	8003fea <HAL_TIM_SlaveConfigSynchro+0xa6>
 8003f4e:	2501      	movs	r5, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	2202      	movs	r2, #2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003f52:	2607      	movs	r6, #7
  __HAL_LOCK(htim);
 8003f54:	54c5      	strb	r5, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8003f56:	3301      	adds	r3, #1
 8003f58:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 8003f5a:	6804      	ldr	r4, [r0, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f5c:	3333      	adds	r3, #51	; 0x33
  tmpsmcr = htim->Instance->SMCR;
 8003f5e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f60:	439a      	bics	r2, r3
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003f62:	684b      	ldr	r3, [r1, #4]
 8003f64:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003f66:	43b2      	bics	r2, r6
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003f68:	680e      	ldr	r6, [r1, #0]
 8003f6a:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 8003f6c:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8003f6e:	2b50      	cmp	r3, #80	; 0x50
 8003f70:	d060      	beq.n	8004034 <HAL_TIM_SlaveConfigSynchro+0xf0>
 8003f72:	d90f      	bls.n	8003f94 <HAL_TIM_SlaveConfigSynchro+0x50>
 8003f74:	2b60      	cmp	r3, #96	; 0x60
 8003f76:	d03a      	beq.n	8003fee <HAL_TIM_SlaveConfigSynchro+0xaa>
 8003f78:	2b70      	cmp	r3, #112	; 0x70
 8003f7a:	d10e      	bne.n	8003f9a <HAL_TIM_SlaveConfigSynchro+0x56>
  tmpsmcr = TIMx->SMCR;
 8003f7c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f7e:	4a37      	ldr	r2, [pc, #220]	; (800405c <HAL_TIM_SlaveConfigSynchro+0x118>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f80:	688d      	ldr	r5, [r1, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f82:	401a      	ands	r2, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f84:	68cb      	ldr	r3, [r1, #12]
 8003f86:	6909      	ldr	r1, [r1, #16]
 8003f88:	432b      	orrs	r3, r5
 8003f8a:	0209      	lsls	r1, r1, #8
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8003f90:	60a3      	str	r3, [r4, #8]
 8003f92:	e00f      	b.n	8003fb4 <HAL_TIM_SlaveConfigSynchro+0x70>
  switch (sSlaveConfig->InputTrigger)
 8003f94:	2b40      	cmp	r3, #64	; 0x40
 8003f96:	d03e      	beq.n	8004016 <HAL_TIM_SlaveConfigSynchro+0xd2>
 8003f98:	d907      	bls.n	8003faa <HAL_TIM_SlaveConfigSynchro+0x66>
    htim->State = HAL_TIM_STATE_READY;
 8003f9a:	233d      	movs	r3, #61	; 0x3d
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(htim);
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 8003fa6:	2001      	movs	r0, #1
 8003fa8:	e013      	b.n	8003fd2 <HAL_TIM_SlaveConfigSynchro+0x8e>
  switch (sSlaveConfig->InputTrigger)
 8003faa:	2b20      	cmp	r3, #32
 8003fac:	d002      	beq.n	8003fb4 <HAL_TIM_SlaveConfigSynchro+0x70>
 8003fae:	d911      	bls.n	8003fd4 <HAL_TIM_SlaveConfigSynchro+0x90>
 8003fb0:	2b30      	cmp	r3, #48	; 0x30
 8003fb2:	d1f2      	bne.n	8003f9a <HAL_TIM_SlaveConfigSynchro+0x56>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003fb4:	2240      	movs	r2, #64	; 0x40
 8003fb6:	68e3      	ldr	r3, [r4, #12]
 8003fb8:	4393      	bics	r3, r2
 8003fba:	60e3      	str	r3, [r4, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003fbc:	68e3      	ldr	r3, [r4, #12]
 8003fbe:	4a28      	ldr	r2, [pc, #160]	; (8004060 <HAL_TIM_SlaveConfigSynchro+0x11c>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	60e3      	str	r3, [r4, #12]
  htim->State = HAL_TIM_STATE_READY;
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	233d      	movs	r3, #61	; 0x3d
 8003fc8:	54c2      	strb	r2, [r0, r3]
  __HAL_UNLOCK(htim);
 8003fca:	2200      	movs	r2, #0
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8003fd0:	2000      	movs	r0, #0
}
 8003fd2:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8003fd4:	2210      	movs	r2, #16
 8003fd6:	4393      	bics	r3, r2
 8003fd8:	d0ec      	beq.n	8003fb4 <HAL_TIM_SlaveConfigSynchro+0x70>
    htim->State = HAL_TIM_STATE_READY;
 8003fda:	233d      	movs	r3, #61	; 0x3d
 8003fdc:	2201      	movs	r2, #1
 8003fde:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(htim);
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 8003fe6:	2001      	movs	r0, #1
 8003fe8:	e7f3      	b.n	8003fd2 <HAL_TIM_SlaveConfigSynchro+0x8e>
  __HAL_LOCK(htim);
 8003fea:	2002      	movs	r0, #2
 8003fec:	e7f1      	b.n	8003fd2 <HAL_TIM_SlaveConfigSynchro+0x8e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003fee:	690d      	ldr	r5, [r1, #16]
 8003ff0:	688a      	ldr	r2, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ff2:	2110      	movs	r1, #16
 8003ff4:	6a23      	ldr	r3, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ff6:	4e1b      	ldr	r6, [pc, #108]	; (8004064 <HAL_TIM_SlaveConfigSynchro+0x120>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ff8:	438b      	bics	r3, r1
 8003ffa:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ffc:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 8003ffe:	6a23      	ldr	r3, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004000:	400e      	ands	r6, r1
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004002:	0329      	lsls	r1, r5, #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004004:	25a0      	movs	r5, #160	; 0xa0
 8004006:	43ab      	bics	r3, r5
 8004008:	001d      	movs	r5, r3
  tmpccer |= (TIM_ICPolarity << 4U);
 800400a:	0113      	lsls	r3, r2, #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800400c:	4331      	orrs	r1, r6
  tmpccer |= (TIM_ICPolarity << 4U);
 800400e:	432b      	orrs	r3, r5
  TIMx->CCMR1 = tmpccmr1 ;
 8004010:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8004012:	6223      	str	r3, [r4, #32]
 8004014:	e7ce      	b.n	8003fb4 <HAL_TIM_SlaveConfigSynchro+0x70>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004016:	2e05      	cmp	r6, #5
 8004018:	d0bf      	beq.n	8003f9a <HAL_TIM_SlaveConfigSynchro+0x56>
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800401a:	22f0      	movs	r2, #240	; 0xf0
      tmpccer = htim->Instance->CCER;
 800401c:	6a26      	ldr	r6, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800401e:	6a23      	ldr	r3, [r4, #32]
 8004020:	43ab      	bics	r3, r5
 8004022:	6223      	str	r3, [r4, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004024:	69a5      	ldr	r5, [r4, #24]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004026:	690b      	ldr	r3, [r1, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004028:	4395      	bics	r5, r2
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	432b      	orrs	r3, r5
      htim->Instance->CCMR1 = tmpccmr1;
 800402e:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCER = tmpccer;
 8004030:	6226      	str	r6, [r4, #32]
 8004032:	e7bf      	b.n	8003fb4 <HAL_TIM_SlaveConfigSynchro+0x70>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004034:	690a      	ldr	r2, [r1, #16]
 8004036:	688e      	ldr	r6, [r1, #8]
  tmpccer = TIMx->CCER;
 8004038:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800403a:	6a23      	ldr	r3, [r4, #32]
 800403c:	43ab      	bics	r3, r5
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800403e:	25f0      	movs	r5, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004040:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004042:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004044:	43ab      	bics	r3, r5
 8004046:	001d      	movs	r5, r3
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004048:	0113      	lsls	r3, r2, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800404a:	220a      	movs	r2, #10
 800404c:	4391      	bics	r1, r2
 800404e:	000a      	movs	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004050:	432b      	orrs	r3, r5
  tmpccer |= TIM_ICPolarity;
 8004052:	4332      	orrs	r2, r6
  TIMx->CCMR1 = tmpccmr1;
 8004054:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004056:	6222      	str	r2, [r4, #32]
 8004058:	e7ac      	b.n	8003fb4 <HAL_TIM_SlaveConfigSynchro+0x70>
 800405a:	46c0      	nop			; (mov r8, r8)
 800405c:	ffff00ff 	.word	0xffff00ff
 8004060:	ffffbfff 	.word	0xffffbfff
 8004064:	ffff0fff 	.word	0xffff0fff

08004068 <HAL_TIM_OC_DelayElapsedCallback>:
 8004068:	4770      	bx	lr
 800406a:	46c0      	nop			; (mov r8, r8)

0800406c <HAL_TIM_IC_CaptureCallback>:
 800406c:	4770      	bx	lr
 800406e:	46c0      	nop			; (mov r8, r8)

08004070 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004070:	4770      	bx	lr
 8004072:	46c0      	nop			; (mov r8, r8)

08004074 <HAL_TIM_TriggerCallback>:
 8004074:	4770      	bx	lr
 8004076:	46c0      	nop			; (mov r8, r8)

08004078 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004078:	2202      	movs	r2, #2
 800407a:	6803      	ldr	r3, [r0, #0]
{
 800407c:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800407e:	6919      	ldr	r1, [r3, #16]
{
 8004080:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004082:	420a      	tst	r2, r1
 8004084:	d002      	beq.n	800408c <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004086:	68d9      	ldr	r1, [r3, #12]
 8004088:	420a      	tst	r2, r1
 800408a:	d165      	bne.n	8004158 <HAL_TIM_IRQHandler+0xe0>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800408c:	2204      	movs	r2, #4
 800408e:	6919      	ldr	r1, [r3, #16]
 8004090:	420a      	tst	r2, r1
 8004092:	d002      	beq.n	800409a <HAL_TIM_IRQHandler+0x22>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004094:	68d9      	ldr	r1, [r3, #12]
 8004096:	420a      	tst	r2, r1
 8004098:	d14b      	bne.n	8004132 <HAL_TIM_IRQHandler+0xba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800409a:	2208      	movs	r2, #8
 800409c:	6919      	ldr	r1, [r3, #16]
 800409e:	420a      	tst	r2, r1
 80040a0:	d002      	beq.n	80040a8 <HAL_TIM_IRQHandler+0x30>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040a2:	68d9      	ldr	r1, [r3, #12]
 80040a4:	420a      	tst	r2, r1
 80040a6:	d133      	bne.n	8004110 <HAL_TIM_IRQHandler+0x98>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040a8:	2210      	movs	r2, #16
 80040aa:	6919      	ldr	r1, [r3, #16]
 80040ac:	420a      	tst	r2, r1
 80040ae:	d002      	beq.n	80040b6 <HAL_TIM_IRQHandler+0x3e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040b0:	68d9      	ldr	r1, [r3, #12]
 80040b2:	420a      	tst	r2, r1
 80040b4:	d11c      	bne.n	80040f0 <HAL_TIM_IRQHandler+0x78>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040b6:	2201      	movs	r2, #1
 80040b8:	6919      	ldr	r1, [r3, #16]
 80040ba:	420a      	tst	r2, r1
 80040bc:	d002      	beq.n	80040c4 <HAL_TIM_IRQHandler+0x4c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040be:	68d9      	ldr	r1, [r3, #12]
 80040c0:	420a      	tst	r2, r1
 80040c2:	d15c      	bne.n	800417e <HAL_TIM_IRQHandler+0x106>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040c4:	2280      	movs	r2, #128	; 0x80
 80040c6:	6919      	ldr	r1, [r3, #16]
 80040c8:	420a      	tst	r2, r1
 80040ca:	d002      	beq.n	80040d2 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040cc:	68d9      	ldr	r1, [r3, #12]
 80040ce:	420a      	tst	r2, r1
 80040d0:	d15c      	bne.n	800418c <HAL_TIM_IRQHandler+0x114>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040d2:	2240      	movs	r2, #64	; 0x40
 80040d4:	6919      	ldr	r1, [r3, #16]
 80040d6:	420a      	tst	r2, r1
 80040d8:	d002      	beq.n	80040e0 <HAL_TIM_IRQHandler+0x68>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040da:	68d9      	ldr	r1, [r3, #12]
 80040dc:	420a      	tst	r2, r1
 80040de:	d15d      	bne.n	800419c <HAL_TIM_IRQHandler+0x124>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040e0:	2220      	movs	r2, #32
 80040e2:	6919      	ldr	r1, [r3, #16]
 80040e4:	420a      	tst	r2, r1
 80040e6:	d002      	beq.n	80040ee <HAL_TIM_IRQHandler+0x76>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040e8:	68d9      	ldr	r1, [r3, #12]
 80040ea:	420a      	tst	r2, r1
 80040ec:	d141      	bne.n	8004172 <HAL_TIM_IRQHandler+0xfa>
}
 80040ee:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040f0:	3a21      	subs	r2, #33	; 0x21
 80040f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040f4:	3219      	adds	r2, #25
 80040f6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040f8:	69da      	ldr	r2, [r3, #28]
 80040fa:	23c0      	movs	r3, #192	; 0xc0
 80040fc:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80040fe:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004100:	421a      	tst	r2, r3
 8004102:	d05e      	beq.n	80041c2 <HAL_TIM_IRQHandler+0x14a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004104:	f7ff ffb2 	bl	800406c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004108:	2300      	movs	r3, #0
 800410a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800410c:	6823      	ldr	r3, [r4, #0]
 800410e:	e7d2      	b.n	80040b6 <HAL_TIM_IRQHandler+0x3e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004110:	3a11      	subs	r2, #17
 8004112:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004114:	320d      	adds	r2, #13
 8004116:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004118:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800411a:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800411c:	079b      	lsls	r3, r3, #30
 800411e:	d14d      	bne.n	80041bc <HAL_TIM_IRQHandler+0x144>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004120:	f7ff ffa2 	bl	8004068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004124:	0020      	movs	r0, r4
 8004126:	f7ff ffa3 	bl	8004070 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800412a:	2300      	movs	r3, #0
 800412c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800412e:	6823      	ldr	r3, [r4, #0]
 8004130:	e7ba      	b.n	80040a8 <HAL_TIM_IRQHandler+0x30>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004132:	3a09      	subs	r2, #9
 8004134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004136:	3207      	adds	r2, #7
 8004138:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800413a:	699a      	ldr	r2, [r3, #24]
 800413c:	23c0      	movs	r3, #192	; 0xc0
 800413e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004140:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004142:	421a      	tst	r2, r3
 8004144:	d137      	bne.n	80041b6 <HAL_TIM_IRQHandler+0x13e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004146:	f7ff ff8f 	bl	8004068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800414a:	0020      	movs	r0, r4
 800414c:	f7ff ff90 	bl	8004070 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004150:	2300      	movs	r3, #0
 8004152:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004154:	6823      	ldr	r3, [r4, #0]
 8004156:	e7a0      	b.n	800409a <HAL_TIM_IRQHandler+0x22>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004158:	3a05      	subs	r2, #5
 800415a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800415c:	3204      	adds	r2, #4
 800415e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	079b      	lsls	r3, r3, #30
 8004164:	d021      	beq.n	80041aa <HAL_TIM_IRQHandler+0x132>
          HAL_TIM_IC_CaptureCallback(htim);
 8004166:	f7ff ff81 	bl	800406c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416a:	2300      	movs	r3, #0
 800416c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800416e:	6823      	ldr	r3, [r4, #0]
 8004170:	e78c      	b.n	800408c <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004172:	3a41      	subs	r2, #65	; 0x41
      HAL_TIMEx_CommutCallback(htim);
 8004174:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004176:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004178:	f000 f8d2 	bl	8004320 <HAL_TIMEx_CommutCallback>
}
 800417c:	e7b7      	b.n	80040ee <HAL_TIM_IRQHandler+0x76>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800417e:	3a03      	subs	r2, #3
 8004180:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004182:	0020      	movs	r0, r4
 8004184:	f7fc f950 	bl	8000428 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004188:	6823      	ldr	r3, [r4, #0]
 800418a:	e79b      	b.n	80040c4 <HAL_TIM_IRQHandler+0x4c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800418c:	3a02      	subs	r2, #2
 800418e:	3aff      	subs	r2, #255	; 0xff
 8004190:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004192:	0020      	movs	r0, r4
 8004194:	f000 f8c6 	bl	8004324 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004198:	6823      	ldr	r3, [r4, #0]
 800419a:	e79a      	b.n	80040d2 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800419c:	3a81      	subs	r2, #129	; 0x81
 800419e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80041a0:	0020      	movs	r0, r4
 80041a2:	f7ff ff67 	bl	8004074 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041a6:	6823      	ldr	r3, [r4, #0]
 80041a8:	e79a      	b.n	80040e0 <HAL_TIM_IRQHandler+0x68>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041aa:	f7ff ff5d 	bl	8004068 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ae:	0020      	movs	r0, r4
 80041b0:	f7ff ff5e 	bl	8004070 <HAL_TIM_PWM_PulseFinishedCallback>
 80041b4:	e7d9      	b.n	800416a <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 80041b6:	f7ff ff59 	bl	800406c <HAL_TIM_IC_CaptureCallback>
 80041ba:	e7c9      	b.n	8004150 <HAL_TIM_IRQHandler+0xd8>
        HAL_TIM_IC_CaptureCallback(htim);
 80041bc:	f7ff ff56 	bl	800406c <HAL_TIM_IC_CaptureCallback>
 80041c0:	e7b3      	b.n	800412a <HAL_TIM_IRQHandler+0xb2>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041c2:	f7ff ff51 	bl	8004068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c6:	0020      	movs	r0, r4
 80041c8:	f7ff ff52 	bl	8004070 <HAL_TIM_PWM_PulseFinishedCallback>
 80041cc:	e79c      	b.n	8004108 <HAL_TIM_IRQHandler+0x90>
 80041ce:	46c0      	nop			; (mov r8, r8)

080041d0 <HAL_TIMEx_PWMN_Start>:
 80041d0:	2900      	cmp	r1, #0
 80041d2:	d125      	bne.n	8004220 <HAL_TIMEx_PWMN_Start+0x50>
 80041d4:	2342      	movs	r3, #66	; 0x42
 80041d6:	5cc2      	ldrb	r2, [r0, r3]
 80041d8:	2a01      	cmp	r2, #1
 80041da:	d129      	bne.n	8004230 <HAL_TIMEx_PWMN_Start+0x60>
 80041dc:	2202      	movs	r2, #2
 80041de:	54c2      	strb	r2, [r0, r3]
 80041e0:	221f      	movs	r2, #31
 80041e2:	4011      	ands	r1, r2
 80041e4:	3a1b      	subs	r2, #27
 80041e6:	408a      	lsls	r2, r1
 80041e8:	6803      	ldr	r3, [r0, #0]
 80041ea:	6a19      	ldr	r1, [r3, #32]
 80041ec:	4391      	bics	r1, r2
 80041ee:	6219      	str	r1, [r3, #32]
 80041f0:	6a19      	ldr	r1, [r3, #32]
 80041f2:	430a      	orrs	r2, r1
 80041f4:	621a      	str	r2, [r3, #32]
 80041f6:	2280      	movs	r2, #128	; 0x80
 80041f8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80041fa:	0212      	lsls	r2, r2, #8
 80041fc:	430a      	orrs	r2, r1
 80041fe:	645a      	str	r2, [r3, #68]	; 0x44
 8004200:	4a15      	ldr	r2, [pc, #84]	; (8004258 <HAL_TIMEx_PWMN_Start+0x88>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d016      	beq.n	8004234 <HAL_TIMEx_PWMN_Start+0x64>
 8004206:	2280      	movs	r2, #128	; 0x80
 8004208:	05d2      	lsls	r2, r2, #23
 800420a:	4293      	cmp	r3, r2
 800420c:	d012      	beq.n	8004234 <HAL_TIMEx_PWMN_Start+0x64>
 800420e:	4a13      	ldr	r2, [pc, #76]	; (800425c <HAL_TIMEx_PWMN_Start+0x8c>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d00f      	beq.n	8004234 <HAL_TIMEx_PWMN_Start+0x64>
 8004214:	2101      	movs	r1, #1
 8004216:	2000      	movs	r0, #0
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	430a      	orrs	r2, r1
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	4770      	bx	lr
 8004220:	2904      	cmp	r1, #4
 8004222:	d00e      	beq.n	8004242 <HAL_TIMEx_PWMN_Start+0x72>
 8004224:	2908      	cmp	r1, #8
 8004226:	d011      	beq.n	800424c <HAL_TIMEx_PWMN_Start+0x7c>
 8004228:	2345      	movs	r3, #69	; 0x45
 800422a:	5cc2      	ldrb	r2, [r0, r3]
 800422c:	2a01      	cmp	r2, #1
 800422e:	d0d5      	beq.n	80041dc <HAL_TIMEx_PWMN_Start+0xc>
 8004230:	2001      	movs	r0, #1
 8004232:	e7f4      	b.n	800421e <HAL_TIMEx_PWMN_Start+0x4e>
 8004234:	2207      	movs	r2, #7
 8004236:	6899      	ldr	r1, [r3, #8]
 8004238:	400a      	ands	r2, r1
 800423a:	2a06      	cmp	r2, #6
 800423c:	d1ea      	bne.n	8004214 <HAL_TIMEx_PWMN_Start+0x44>
 800423e:	2000      	movs	r0, #0
 8004240:	e7ed      	b.n	800421e <HAL_TIMEx_PWMN_Start+0x4e>
 8004242:	2343      	movs	r3, #67	; 0x43
 8004244:	5cc2      	ldrb	r2, [r0, r3]
 8004246:	2a01      	cmp	r2, #1
 8004248:	d0c8      	beq.n	80041dc <HAL_TIMEx_PWMN_Start+0xc>
 800424a:	e7f1      	b.n	8004230 <HAL_TIMEx_PWMN_Start+0x60>
 800424c:	2344      	movs	r3, #68	; 0x44
 800424e:	5cc2      	ldrb	r2, [r0, r3]
 8004250:	2a01      	cmp	r2, #1
 8004252:	d0c3      	beq.n	80041dc <HAL_TIMEx_PWMN_Start+0xc>
 8004254:	e7ec      	b.n	8004230 <HAL_TIMEx_PWMN_Start+0x60>
 8004256:	46c0      	nop			; (mov r8, r8)
 8004258:	40012c00 	.word	0x40012c00
 800425c:	40000400 	.word	0x40000400

08004260 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004260:	233c      	movs	r3, #60	; 0x3c
{
 8004262:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8004264:	5cc3      	ldrb	r3, [r0, r3]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d021      	beq.n	80042ae <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800426a:	233d      	movs	r3, #61	; 0x3d
 800426c:	2202      	movs	r2, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800426e:	2570      	movs	r5, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8004270:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 8004272:	6803      	ldr	r3, [r0, #0]
 8004274:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004276:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004278:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800427a:	680d      	ldr	r5, [r1, #0]
 800427c:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800427e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004280:	4a0c      	ldr	r2, [pc, #48]	; (80042b4 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d006      	beq.n	8004294 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8004286:	2280      	movs	r2, #128	; 0x80
 8004288:	05d2      	lsls	r2, r2, #23
 800428a:	4293      	cmp	r3, r2
 800428c:	d002      	beq.n	8004294 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 800428e:	4a0a      	ldr	r2, [pc, #40]	; (80042b8 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d104      	bne.n	800429e <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004294:	2280      	movs	r2, #128	; 0x80
 8004296:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004298:	684a      	ldr	r2, [r1, #4]
 800429a:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800429c:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800429e:	233d      	movs	r3, #61	; 0x3d
 80042a0:	2201      	movs	r2, #1
 80042a2:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 80042a4:	2200      	movs	r2, #0
 80042a6:	3b01      	subs	r3, #1
 80042a8:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 80042aa:	2000      	movs	r0, #0
}
 80042ac:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80042ae:	2002      	movs	r0, #2
 80042b0:	e7fc      	b.n	80042ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80042b2:	46c0      	nop			; (mov r8, r8)
 80042b4:	40012c00 	.word	0x40012c00
 80042b8:	40000400 	.word	0x40000400

080042bc <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80042bc:	223c      	movs	r2, #60	; 0x3c
{
 80042be:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80042c0:	5c83      	ldrb	r3, [r0, r2]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d01e      	beq.n	8004304 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80042c6:	68cc      	ldr	r4, [r1, #12]
 80042c8:	4b0f      	ldr	r3, [pc, #60]	; (8004308 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
 80042ca:	4023      	ands	r3, r4
 80042cc:	688c      	ldr	r4, [r1, #8]
 80042ce:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80042d0:	4c0e      	ldr	r4, [pc, #56]	; (800430c <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 80042d2:	4023      	ands	r3, r4
 80042d4:	684c      	ldr	r4, [r1, #4]
 80042d6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80042d8:	4c0d      	ldr	r4, [pc, #52]	; (8004310 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 80042da:	4023      	ands	r3, r4
 80042dc:	680c      	ldr	r4, [r1, #0]
 80042de:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80042e0:	4c0c      	ldr	r4, [pc, #48]	; (8004314 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 80042e2:	4023      	ands	r3, r4
 80042e4:	690c      	ldr	r4, [r1, #16]
 80042e6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80042e8:	4c0b      	ldr	r4, [pc, #44]	; (8004318 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 80042ea:	4023      	ands	r3, r4
 80042ec:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80042ee:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80042f0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80042f2:	4c0a      	ldr	r4, [pc, #40]	; (800431c <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 80042f4:	4023      	ands	r3, r4
 80042f6:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80042f8:	6801      	ldr	r1, [r0, #0]
 80042fa:	644b      	str	r3, [r1, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80042fc:	2300      	movs	r3, #0
 80042fe:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
 8004300:	2000      	movs	r0, #0
}
 8004302:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8004304:	2002      	movs	r0, #2
 8004306:	e7fc      	b.n	8004302 <HAL_TIMEx_ConfigBreakDeadTime+0x46>
 8004308:	fffffcff 	.word	0xfffffcff
 800430c:	fffffbff 	.word	0xfffffbff
 8004310:	fffff7ff 	.word	0xfffff7ff
 8004314:	ffffefff 	.word	0xffffefff
 8004318:	ffffdfff 	.word	0xffffdfff
 800431c:	ffffbfff 	.word	0xffffbfff

08004320 <HAL_TIMEx_CommutCallback>:
 8004320:	4770      	bx	lr
 8004322:	46c0      	nop			; (mov r8, r8)

08004324 <HAL_TIMEx_BreakCallback>:
 8004324:	4770      	bx	lr
 8004326:	46c0      	nop			; (mov r8, r8)

08004328 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800432a:	4657      	mov	r7, sl
 800432c:	464e      	mov	r6, r9
 800432e:	4645      	mov	r5, r8
 8004330:	46de      	mov	lr, fp
 8004332:	b5e0      	push	{r5, r6, r7, lr}
 8004334:	001e      	movs	r6, r3
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004336:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
{
 8004338:	0005      	movs	r5, r0
 800433a:	000f      	movs	r7, r1
 800433c:	0014      	movs	r4, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800433e:	2b20      	cmp	r3, #32
 8004340:	d000      	beq.n	8004344 <HAL_UART_Transmit+0x1c>
 8004342:	e0a8      	b.n	8004496 <HAL_UART_Transmit+0x16e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004344:	2900      	cmp	r1, #0
 8004346:	d04a      	beq.n	80043de <HAL_UART_Transmit+0xb6>
 8004348:	2a00      	cmp	r2, #0
 800434a:	d048      	beq.n	80043de <HAL_UART_Transmit+0xb6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800434c:	2380      	movs	r3, #128	; 0x80
 800434e:	6882      	ldr	r2, [r0, #8]
 8004350:	015b      	lsls	r3, r3, #5
 8004352:	429a      	cmp	r2, r3
 8004354:	d104      	bne.n	8004360 <HAL_UART_Transmit+0x38>
 8004356:	6903      	ldr	r3, [r0, #16]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d101      	bne.n	8004360 <HAL_UART_Transmit+0x38>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800435c:	07cb      	lsls	r3, r1, #31
 800435e:	d43e      	bmi.n	80043de <HAL_UART_Transmit+0xb6>
      {
        return  HAL_ERROR;
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004360:	2200      	movs	r2, #0
 8004362:	2384      	movs	r3, #132	; 0x84
 8004364:	50ea      	str	r2, [r5, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004366:	3b63      	subs	r3, #99	; 0x63
 8004368:	67eb      	str	r3, [r5, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800436a:	f7fd f8a7 	bl	80014bc <HAL_GetTick>

    huart->TxXferSize  = Size;
 800436e:	2350      	movs	r3, #80	; 0x50
      pdata16bits = (const uint16_t *) pData;
    }
    else
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
 8004370:	2200      	movs	r2, #0
    huart->TxXferSize  = Size;
 8004372:	52ec      	strh	r4, [r5, r3]
    huart->TxXferCount = Size;
 8004374:	3302      	adds	r3, #2
 8004376:	52ec      	strh	r4, [r5, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004378:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 800437a:	4692      	mov	sl, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800437c:	68aa      	ldr	r2, [r5, #8]
    tickstart = HAL_GetTick();
 800437e:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004380:	015b      	lsls	r3, r3, #5
 8004382:	429a      	cmp	r2, r3
 8004384:	d100      	bne.n	8004388 <HAL_UART_Transmit+0x60>
 8004386:	e0a3      	b.n	80044d0 <HAL_UART_Transmit+0x1a8>
    }

    while (huart->TxXferCount > 0U)
 8004388:	2352      	movs	r3, #82	; 0x52
 800438a:	5aeb      	ldrh	r3, [r5, r3]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d100      	bne.n	8004392 <HAL_UART_Transmit+0x6a>
 8004390:	e0d6      	b.n	8004540 <HAL_UART_Transmit+0x218>
      {

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004392:	2204      	movs	r2, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004394:	2480      	movs	r4, #128	; 0x80
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004396:	4691      	mov	r9, r2
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004398:	682b      	ldr	r3, [r5, #0]
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800439a:	2208      	movs	r2, #8
 800439c:	4693      	mov	fp, r2
 800439e:	1c72      	adds	r2, r6, #1
 80043a0:	d124      	bne.n	80043ec <HAL_UART_Transmit+0xc4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a2:	69da      	ldr	r2, [r3, #28]
 80043a4:	4214      	tst	r4, r2
 80043a6:	d0fc      	beq.n	80043a2 <HAL_UART_Transmit+0x7a>
      if (pdata8bits == NULL)
 80043a8:	2f00      	cmp	r7, #0
 80043aa:	d06b      	beq.n	8004484 <HAL_UART_Transmit+0x15c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043ac:	783a      	ldrb	r2, [r7, #0]
        pdata8bits++;
 80043ae:	3701      	adds	r7, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043b0:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 80043b2:	2152      	movs	r1, #82	; 0x52
 80043b4:	5a6a      	ldrh	r2, [r5, r1]
 80043b6:	3a01      	subs	r2, #1
 80043b8:	b292      	uxth	r2, r2
 80043ba:	526a      	strh	r2, [r5, r1]
    while (huart->TxXferCount > 0U)
 80043bc:	5a6a      	ldrh	r2, [r5, r1]
 80043be:	2a00      	cmp	r2, #0
 80043c0:	d1eb      	bne.n	800439a <HAL_UART_Transmit+0x72>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043c2:	2204      	movs	r2, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043c4:	2440      	movs	r4, #64	; 0x40
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043c6:	4691      	mov	r9, r2
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043c8:	2708      	movs	r7, #8
 80043ca:	1c72      	adds	r2, r6, #1
 80043cc:	d165      	bne.n	800449a <HAL_UART_Transmit+0x172>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043ce:	2140      	movs	r1, #64	; 0x40
 80043d0:	69da      	ldr	r2, [r3, #28]
 80043d2:	4211      	tst	r1, r2
 80043d4:	d0fc      	beq.n	80043d0 <HAL_UART_Transmit+0xa8>
    huart->gState = HAL_UART_STATE_READY;
 80043d6:	2320      	movs	r3, #32
    return HAL_OK;
 80043d8:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 80043da:	67eb      	str	r3, [r5, #124]	; 0x7c
    return HAL_OK;
 80043dc:	e000      	b.n	80043e0 <HAL_UART_Transmit+0xb8>
      return  HAL_ERROR;
 80043de:	2001      	movs	r0, #1
}
 80043e0:	bcf0      	pop	{r4, r5, r6, r7}
 80043e2:	46bb      	mov	fp, r7
 80043e4:	46b2      	mov	sl, r6
 80043e6:	46a9      	mov	r9, r5
 80043e8:	46a0      	mov	r8, r4
 80043ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043ec:	69da      	ldr	r2, [r3, #28]
 80043ee:	4214      	tst	r4, r2
 80043f0:	d1da      	bne.n	80043a8 <HAL_UART_Transmit+0x80>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043f2:	f7fd f863 	bl	80014bc <HAL_GetTick>
 80043f6:	4643      	mov	r3, r8
 80043f8:	1ac0      	subs	r0, r0, r3
 80043fa:	4286      	cmp	r6, r0
 80043fc:	d33e      	bcc.n	800447c <HAL_UART_Transmit+0x154>
 80043fe:	2e00      	cmp	r6, #0
 8004400:	d03c      	beq.n	800447c <HAL_UART_Transmit+0x154>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004402:	4649      	mov	r1, r9
 8004404:	682b      	ldr	r3, [r5, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	4211      	tst	r1, r2
 800440a:	d0c8      	beq.n	800439e <HAL_UART_Transmit+0x76>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800440c:	4659      	mov	r1, fp
 800440e:	69da      	ldr	r2, [r3, #28]
 8004410:	4211      	tst	r1, r2
 8004412:	d164      	bne.n	80044de <HAL_UART_Transmit+0x1b6>
           /* Process Unlocked */
           __HAL_UNLOCK(huart);

           return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004414:	2280      	movs	r2, #128	; 0x80
 8004416:	69d9      	ldr	r1, [r3, #28]
 8004418:	0112      	lsls	r2, r2, #4
 800441a:	4211      	tst	r1, r2
 800441c:	d0bf      	beq.n	800439e <HAL_UART_Transmit+0x76>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800441e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004420:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004424:	2201      	movs	r2, #1
 8004426:	f382 8810 	msr	PRIMASK, r2
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800442a:	6829      	ldr	r1, [r5, #0]
 800442c:	4c46      	ldr	r4, [pc, #280]	; (8004548 <HAL_UART_Transmit+0x220>)
 800442e:	680b      	ldr	r3, [r1, #0]
 8004430:	4023      	ands	r3, r4
 8004432:	600b      	str	r3, [r1, #0]
 8004434:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004438:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800443c:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004440:	6829      	ldr	r1, [r5, #0]
 8004442:	688b      	ldr	r3, [r1, #8]
 8004444:	4393      	bics	r3, r2
 8004446:	608b      	str	r3, [r1, #8]
 8004448:	f380 8810 	msr	PRIMASK, r0

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800444c:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 800444e:	2b01      	cmp	r3, #1
 8004450:	d10a      	bne.n	8004468 <HAL_UART_Transmit+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004452:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004456:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800445a:	2010      	movs	r0, #16
 800445c:	682a      	ldr	r2, [r5, #0]
 800445e:	6813      	ldr	r3, [r2, #0]
 8004460:	4383      	bics	r3, r0
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004468:	2220      	movs	r2, #32
 800446a:	2380      	movs	r3, #128	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800446c:	2184      	movs	r1, #132	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800446e:	50ea      	str	r2, [r5, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004470:	2300      	movs	r3, #0
 8004472:	662b      	str	r3, [r5, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004474:	66ab      	str	r3, [r5, #104]	; 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004476:	506a      	str	r2, [r5, r1]
          __HAL_UNLOCK(huart);
 8004478:	3258      	adds	r2, #88	; 0x58
 800447a:	54ab      	strb	r3, [r5, r2]
      huart->gState = HAL_UART_STATE_READY;
 800447c:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800447e:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8004480:	67eb      	str	r3, [r5, #124]	; 0x7c
      return HAL_TIMEOUT;
 8004482:	e7ad      	b.n	80043e0 <HAL_UART_Transmit+0xb8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004484:	4652      	mov	r2, sl
 8004486:	8812      	ldrh	r2, [r2, #0]
 8004488:	05d2      	lsls	r2, r2, #23
 800448a:	0dd2      	lsrs	r2, r2, #23
 800448c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800448e:	2202      	movs	r2, #2
 8004490:	4694      	mov	ip, r2
 8004492:	44e2      	add	sl, ip
 8004494:	e78d      	b.n	80043b2 <HAL_UART_Transmit+0x8a>
    return HAL_BUSY;
 8004496:	2002      	movs	r0, #2
 8004498:	e7a2      	b.n	80043e0 <HAL_UART_Transmit+0xb8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800449a:	69db      	ldr	r3, [r3, #28]
 800449c:	421c      	tst	r4, r3
 800449e:	d19a      	bne.n	80043d6 <HAL_UART_Transmit+0xae>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044a0:	f7fd f80c 	bl	80014bc <HAL_GetTick>
 80044a4:	4643      	mov	r3, r8
 80044a6:	1ac0      	subs	r0, r0, r3
 80044a8:	4286      	cmp	r6, r0
 80044aa:	d3e7      	bcc.n	800447c <HAL_UART_Transmit+0x154>
 80044ac:	2e00      	cmp	r6, #0
 80044ae:	d0e5      	beq.n	800447c <HAL_UART_Transmit+0x154>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80044b0:	4649      	mov	r1, r9
 80044b2:	682b      	ldr	r3, [r5, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	4211      	tst	r1, r2
 80044b8:	d100      	bne.n	80044bc <HAL_UART_Transmit+0x194>
 80044ba:	e786      	b.n	80043ca <HAL_UART_Transmit+0xa2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80044bc:	69da      	ldr	r2, [r3, #28]
 80044be:	4217      	tst	r7, r2
 80044c0:	d140      	bne.n	8004544 <HAL_UART_Transmit+0x21c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044c2:	2280      	movs	r2, #128	; 0x80
 80044c4:	69d9      	ldr	r1, [r3, #28]
 80044c6:	0112      	lsls	r2, r2, #4
 80044c8:	4211      	tst	r1, r2
 80044ca:	d100      	bne.n	80044ce <HAL_UART_Transmit+0x1a6>
 80044cc:	e77d      	b.n	80043ca <HAL_UART_Transmit+0xa2>
 80044ce:	e7a6      	b.n	800441e <HAL_UART_Transmit+0xf6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044d0:	692b      	ldr	r3, [r5, #16]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d000      	beq.n	80044d8 <HAL_UART_Transmit+0x1b0>
 80044d6:	e757      	b.n	8004388 <HAL_UART_Transmit+0x60>
 80044d8:	46ba      	mov	sl, r7
      pdata8bits  = NULL;
 80044da:	2700      	movs	r7, #0
 80044dc:	e754      	b.n	8004388 <HAL_UART_Transmit+0x60>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044de:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044e0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044e4:	2201      	movs	r2, #1
 80044e6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044ea:	6829      	ldr	r1, [r5, #0]
 80044ec:	4c16      	ldr	r4, [pc, #88]	; (8004548 <HAL_UART_Transmit+0x220>)
 80044ee:	680b      	ldr	r3, [r1, #0]
 80044f0:	4023      	ands	r3, r4
 80044f2:	600b      	str	r3, [r1, #0]
 80044f4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044f8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044fc:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004500:	6829      	ldr	r1, [r5, #0]
 8004502:	688b      	ldr	r3, [r1, #8]
 8004504:	4393      	bics	r3, r2
 8004506:	608b      	str	r3, [r1, #8]
 8004508:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800450c:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 800450e:	2b01      	cmp	r3, #1
 8004510:	d10a      	bne.n	8004528 <HAL_UART_Transmit+0x200>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004512:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004516:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800451a:	2010      	movs	r0, #16
 800451c:	682a      	ldr	r2, [r5, #0]
 800451e:	6813      	ldr	r3, [r2, #0]
 8004520:	4383      	bics	r3, r0
 8004522:	6013      	str	r3, [r2, #0]
 8004524:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004528:	2380      	movs	r3, #128	; 0x80
 800452a:	2220      	movs	r2, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800452c:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800452e:	50ea      	str	r2, [r5, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004530:	2300      	movs	r3, #0
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004532:	3264      	adds	r2, #100	; 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004534:	662b      	str	r3, [r5, #96]	; 0x60
  huart->RxISR = NULL;
 8004536:	66ab      	str	r3, [r5, #104]	; 0x68
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004538:	50a9      	str	r1, [r5, r2]
           __HAL_UNLOCK(huart);
 800453a:	3a0c      	subs	r2, #12
 800453c:	54ab      	strb	r3, [r5, r2]
 800453e:	e79d      	b.n	800447c <HAL_UART_Transmit+0x154>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004540:	682b      	ldr	r3, [r5, #0]
 8004542:	e73e      	b.n	80043c2 <HAL_UART_Transmit+0x9a>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004544:	621f      	str	r7, [r3, #32]
 8004546:	e7cb      	b.n	80044e0 <HAL_UART_Transmit+0x1b8>
 8004548:	fffffedf 	.word	0xfffffedf

0800454c <HAL_UART_Transmit_DMA>:
{
 800454c:	0013      	movs	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800454e:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
{
 8004550:	b570      	push	{r4, r5, r6, lr}
 8004552:	0004      	movs	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8004554:	2a20      	cmp	r2, #32
 8004556:	d140      	bne.n	80045da <HAL_UART_Transmit_DMA+0x8e>
    if ((pData == NULL) || (Size == 0U))
 8004558:	2900      	cmp	r1, #0
 800455a:	d02b      	beq.n	80045b4 <HAL_UART_Transmit_DMA+0x68>
 800455c:	2b00      	cmp	r3, #0
 800455e:	d029      	beq.n	80045b4 <HAL_UART_Transmit_DMA+0x68>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004560:	2280      	movs	r2, #128	; 0x80
 8004562:	6880      	ldr	r0, [r0, #8]
 8004564:	0152      	lsls	r2, r2, #5
 8004566:	4290      	cmp	r0, r2
 8004568:	d01f      	beq.n	80045aa <HAL_UART_Transmit_DMA+0x5e>
    huart->TxXferSize  = Size;
 800456a:	2250      	movs	r2, #80	; 0x50
    huart->pTxBuffPtr  = pData;
 800456c:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800456e:	52a3      	strh	r3, [r4, r2]
    huart->TxXferCount = Size;
 8004570:	3202      	adds	r2, #2
 8004572:	52a3      	strh	r3, [r4, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004574:	2021      	movs	r0, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004576:	2584      	movs	r5, #132	; 0x84
 8004578:	2200      	movs	r2, #0
 800457a:	5162      	str	r2, [r4, r5]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800457c:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (huart->hdmatx != NULL)
 800457e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8004580:	2800      	cmp	r0, #0
 8004582:	d019      	beq.n	80045b8 <HAL_UART_Transmit_DMA+0x6c>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004584:	4e16      	ldr	r6, [pc, #88]	; (80045e0 <HAL_UART_Transmit_DMA+0x94>)
      huart->hdmatx->XferAbortCallback = NULL;
 8004586:	6342      	str	r2, [r0, #52]	; 0x34
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004588:	6286      	str	r6, [r0, #40]	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800458a:	4e16      	ldr	r6, [pc, #88]	; (80045e4 <HAL_UART_Transmit_DMA+0x98>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800458c:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800458e:	62c6      	str	r6, [r0, #44]	; 0x2c
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004590:	4e15      	ldr	r6, [pc, #84]	; (80045e8 <HAL_UART_Transmit_DMA+0x9c>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004592:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004594:	6306      	str	r6, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004596:	f7fd fb59 	bl	8001c4c <HAL_DMA_Start_IT>
 800459a:	2800      	cmp	r0, #0
 800459c:	d00c      	beq.n	80045b8 <HAL_UART_Transmit_DMA+0x6c>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800459e:	2310      	movs	r3, #16
 80045a0:	5163      	str	r3, [r4, r5]
        huart->gState = HAL_UART_STATE_READY;
 80045a2:	3310      	adds	r3, #16
        return HAL_ERROR;
 80045a4:	2001      	movs	r0, #1
        huart->gState = HAL_UART_STATE_READY;
 80045a6:	67e3      	str	r3, [r4, #124]	; 0x7c
        return HAL_ERROR;
 80045a8:	e005      	b.n	80045b6 <HAL_UART_Transmit_DMA+0x6a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045aa:	6922      	ldr	r2, [r4, #16]
 80045ac:	2a00      	cmp	r2, #0
 80045ae:	d1dc      	bne.n	800456a <HAL_UART_Transmit_DMA+0x1e>
      if ((((uint32_t)pData) & 1U) != 0U)
 80045b0:	07ca      	lsls	r2, r1, #31
 80045b2:	d5da      	bpl.n	800456a <HAL_UART_Transmit_DMA+0x1e>
      return HAL_ERROR;
 80045b4:	2001      	movs	r0, #1
}
 80045b6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80045b8:	2240      	movs	r2, #64	; 0x40
 80045ba:	6823      	ldr	r3, [r4, #0]
 80045bc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045be:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045c2:	2301      	movs	r3, #1
 80045c4:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80045c8:	2080      	movs	r0, #128	; 0x80
 80045ca:	6822      	ldr	r2, [r4, #0]
 80045cc:	6893      	ldr	r3, [r2, #8]
 80045ce:	4303      	orrs	r3, r0
 80045d0:	6093      	str	r3, [r2, #8]
 80045d2:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 80045d6:	2000      	movs	r0, #0
 80045d8:	e7ed      	b.n	80045b6 <HAL_UART_Transmit_DMA+0x6a>
    return HAL_BUSY;
 80045da:	2002      	movs	r0, #2
 80045dc:	e7eb      	b.n	80045b6 <HAL_UART_Transmit_DMA+0x6a>
 80045de:	46c0      	nop			; (mov r8, r8)
 80045e0:	080045f1 	.word	0x080045f1
 80045e4:	0800463d 	.word	0x0800463d
 80045e8:	0800464d 	.word	0x0800464d

080045ec <HAL_UART_TxCpltCallback>:
 80045ec:	4770      	bx	lr
 80045ee:	46c0      	nop			; (mov r8, r8)

080045f0 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80045f0:	6982      	ldr	r2, [r0, #24]
{
 80045f2:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045f4:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80045f6:	2a20      	cmp	r2, #32
 80045f8:	d01a      	beq.n	8004630 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 80045fa:	2252      	movs	r2, #82	; 0x52
 80045fc:	2100      	movs	r1, #0
 80045fe:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004600:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004604:	3101      	adds	r1, #1
 8004606:	f381 8810 	msr	PRIMASK, r1

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800460a:	2480      	movs	r4, #128	; 0x80
 800460c:	6818      	ldr	r0, [r3, #0]
 800460e:	6882      	ldr	r2, [r0, #8]
 8004610:	43a2      	bics	r2, r4
 8004612:	6082      	str	r2, [r0, #8]
 8004614:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004618:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800461c:	f381 8810 	msr	PRIMASK, r1

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	313f      	adds	r1, #63	; 0x3f
 8004624:	6813      	ldr	r3, [r2, #0]
 8004626:	430b      	orrs	r3, r1
 8004628:	6013      	str	r3, [r2, #0]
 800462a:	f380 8810 	msr	PRIMASK, r0
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800462e:	bd10      	pop	{r4, pc}
    HAL_UART_TxCpltCallback(huart);
 8004630:	0018      	movs	r0, r3
 8004632:	f7ff ffdb 	bl	80045ec <HAL_UART_TxCpltCallback>
}
 8004636:	e7fa      	b.n	800462e <UART_DMATransmitCplt+0x3e>

08004638 <HAL_UART_TxHalfCpltCallback>:
 8004638:	4770      	bx	lr
 800463a:	46c0      	nop			; (mov r8, r8)

0800463c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800463c:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800463e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8004640:	f7ff fffa 	bl	8004638 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004644:	bd10      	pop	{r4, pc}
 8004646:	46c0      	nop			; (mov r8, r8)

08004648 <HAL_UART_ErrorCallback>:
 8004648:	4770      	bx	lr
 800464a:	46c0      	nop			; (mov r8, r8)

0800464c <UART_DMAError>:
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800464c:	2280      	movs	r2, #128	; 0x80
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800464e:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8004650:	b570      	push	{r4, r5, r6, lr}

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004652:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004654:	6fc5      	ldr	r5, [r0, #124]	; 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004656:	5884      	ldr	r4, [r0, r2]
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004658:	6899      	ldr	r1, [r3, #8]
 800465a:	420a      	tst	r2, r1
 800465c:	d001      	beq.n	8004662 <UART_DMAError+0x16>
 800465e:	2d21      	cmp	r5, #33	; 0x21
 8004660:	d00c      	beq.n	800467c <UART_DMAError+0x30>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	065b      	lsls	r3, r3, #25
 8004666:	d501      	bpl.n	800466c <UART_DMAError+0x20>
 8004668:	2c22      	cmp	r4, #34	; 0x22
 800466a:	d01a      	beq.n	80046a2 <UART_DMAError+0x56>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800466c:	2284      	movs	r2, #132	; 0x84
 800466e:	2110      	movs	r1, #16
 8004670:	5883      	ldr	r3, [r0, r2]
 8004672:	430b      	orrs	r3, r1
 8004674:	5083      	str	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004676:	f7ff ffe7 	bl	8004648 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800467a:	bd70      	pop	{r4, r5, r6, pc}
    huart->TxXferCount = 0U;
 800467c:	2352      	movs	r3, #82	; 0x52
 800467e:	2200      	movs	r2, #0
 8004680:	52c2      	strh	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004682:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004686:	3b51      	subs	r3, #81	; 0x51
 8004688:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800468c:	6802      	ldr	r2, [r0, #0]
 800468e:	359f      	adds	r5, #159	; 0x9f
 8004690:	6813      	ldr	r3, [r2, #0]
 8004692:	43ab      	bics	r3, r5
 8004694:	6013      	str	r3, [r2, #0]
 8004696:	f381 8810 	msr	PRIMASK, r1
  huart->gState = HAL_UART_STATE_READY;
 800469a:	2320      	movs	r3, #32
 800469c:	67c3      	str	r3, [r0, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800469e:	6803      	ldr	r3, [r0, #0]
}
 80046a0:	e7df      	b.n	8004662 <UART_DMAError+0x16>
    huart->RxXferCount = 0U;
 80046a2:	235a      	movs	r3, #90	; 0x5a
 80046a4:	2200      	movs	r2, #0
 80046a6:	52c2      	strh	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046a8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ac:	3201      	adds	r2, #1
 80046ae:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046b2:	6801      	ldr	r1, [r0, #0]
 80046b4:	4d12      	ldr	r5, [pc, #72]	; (8004700 <UART_DMAError+0xb4>)
 80046b6:	680b      	ldr	r3, [r1, #0]
 80046b8:	402b      	ands	r3, r5
 80046ba:	600b      	str	r3, [r1, #0]
 80046bc:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c4:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046c8:	6801      	ldr	r1, [r0, #0]
 80046ca:	688b      	ldr	r3, [r1, #8]
 80046cc:	4393      	bics	r3, r2
 80046ce:	608b      	str	r3, [r1, #8]
 80046d0:	f384 8810 	msr	PRIMASK, r4
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046d4:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d10a      	bne.n	80046f0 <UART_DMAError+0xa4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046da:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046de:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046e2:	2410      	movs	r4, #16
 80046e4:	6802      	ldr	r2, [r0, #0]
 80046e6:	6813      	ldr	r3, [r2, #0]
 80046e8:	43a3      	bics	r3, r4
 80046ea:	6013      	str	r3, [r2, #0]
 80046ec:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 80046f0:	2380      	movs	r3, #128	; 0x80
 80046f2:	2220      	movs	r2, #32
 80046f4:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f6:	2300      	movs	r3, #0
 80046f8:	6603      	str	r3, [r0, #96]	; 0x60
  huart->RxISR = NULL;
 80046fa:	6683      	str	r3, [r0, #104]	; 0x68
}
 80046fc:	e7b6      	b.n	800466c <UART_DMAError+0x20>
 80046fe:	46c0      	nop			; (mov r8, r8)
 8004700:	fffffedf 	.word	0xfffffedf

08004704 <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 8004704:	2300      	movs	r3, #0
 8004706:	225a      	movs	r2, #90	; 0x5a
{
 8004708:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800470a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 800470c:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 800470e:	3a08      	subs	r2, #8
 8004710:	5283      	strh	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004712:	f7ff ff99 	bl	8004648 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004716:	bd10      	pop	{r4, pc}

08004718 <HAL_UARTEx_RxEventCallback>:
}
 8004718:	4770      	bx	lr
 800471a:	46c0      	nop			; (mov r8, r8)

0800471c <HAL_UART_IRQHandler>:
{
 800471c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800471e:	46ce      	mov	lr, r9
 8004720:	4647      	mov	r7, r8
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004722:	6802      	ldr	r2, [r0, #0]
{
 8004724:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004726:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004728:	48c7      	ldr	r0, [pc, #796]	; (8004a48 <HAL_UART_IRQHandler+0x32c>)
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800472a:	6811      	ldr	r1, [r2, #0]
{
 800472c:	b580      	push	{r7, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800472e:	6895      	ldr	r5, [r2, #8]
  if (errorflags == 0U)
 8004730:	4203      	tst	r3, r0
 8004732:	d000      	beq.n	8004736 <HAL_UART_IRQHandler+0x1a>
 8004734:	e07e      	b.n	8004834 <HAL_UART_IRQHandler+0x118>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004736:	2020      	movs	r0, #32
 8004738:	4218      	tst	r0, r3
 800473a:	d002      	beq.n	8004742 <HAL_UART_IRQHandler+0x26>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800473c:	4208      	tst	r0, r1
 800473e:	d000      	beq.n	8004742 <HAL_UART_IRQHandler+0x26>
 8004740:	e118      	b.n	8004974 <HAL_UART_IRQHandler+0x258>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004742:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004744:	2801      	cmp	r0, #1
 8004746:	d01b      	beq.n	8004780 <HAL_UART_IRQHandler+0x64>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004748:	2080      	movs	r0, #128	; 0x80
 800474a:	0340      	lsls	r0, r0, #13
 800474c:	4203      	tst	r3, r0
 800474e:	d002      	beq.n	8004756 <HAL_UART_IRQHandler+0x3a>
 8004750:	026d      	lsls	r5, r5, #9
 8004752:	d500      	bpl.n	8004756 <HAL_UART_IRQHandler+0x3a>
 8004754:	e113      	b.n	800497e <HAL_UART_IRQHandler+0x262>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004756:	2280      	movs	r2, #128	; 0x80
 8004758:	421a      	tst	r2, r3
 800475a:	d109      	bne.n	8004770 <HAL_UART_IRQHandler+0x54>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800475c:	2240      	movs	r2, #64	; 0x40
 800475e:	421a      	tst	r2, r3
 8004760:	d002      	beq.n	8004768 <HAL_UART_IRQHandler+0x4c>
 8004762:	420a      	tst	r2, r1
 8004764:	d000      	beq.n	8004768 <HAL_UART_IRQHandler+0x4c>
 8004766:	e113      	b.n	8004990 <HAL_UART_IRQHandler+0x274>
}
 8004768:	bcc0      	pop	{r6, r7}
 800476a:	46b9      	mov	r9, r7
 800476c:	46b0      	mov	r8, r6
 800476e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004770:	420a      	tst	r2, r1
 8004772:	d0f3      	beq.n	800475c <HAL_UART_IRQHandler+0x40>
    if (huart->TxISR != NULL)
 8004774:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0f6      	beq.n	8004768 <HAL_UART_IRQHandler+0x4c>
      huart->TxISR(huart);
 800477a:	0020      	movs	r0, r4
 800477c:	4798      	blx	r3
 800477e:	e7f3      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004780:	2610      	movs	r6, #16
 8004782:	421e      	tst	r6, r3
 8004784:	d0e0      	beq.n	8004748 <HAL_UART_IRQHandler+0x2c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004786:	420e      	tst	r6, r1
 8004788:	d0de      	beq.n	8004748 <HAL_UART_IRQHandler+0x2c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800478a:	2340      	movs	r3, #64	; 0x40
 800478c:	001d      	movs	r5, r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800478e:	6216      	str	r6, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004790:	6892      	ldr	r2, [r2, #8]
 8004792:	4015      	ands	r5, r2
 8004794:	4213      	tst	r3, r2
 8004796:	d100      	bne.n	800479a <HAL_UART_IRQHandler+0x7e>
 8004798:	e114      	b.n	80049c4 <HAL_UART_IRQHandler+0x2a8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800479a:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800479c:	682a      	ldr	r2, [r5, #0]
 800479e:	6852      	ldr	r2, [r2, #4]
 80047a0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80047a2:	2a00      	cmp	r2, #0
 80047a4:	d0e0      	beq.n	8004768 <HAL_UART_IRQHandler+0x4c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047a6:	2158      	movs	r1, #88	; 0x58
 80047a8:	4688      	mov	r8, r1
 80047aa:	5a61      	ldrh	r1, [r4, r1]
 80047ac:	4291      	cmp	r1, r2
 80047ae:	d9db      	bls.n	8004768 <HAL_UART_IRQHandler+0x4c>
        huart->RxXferCount = nb_remaining_rx_data;
 80047b0:	275a      	movs	r7, #90	; 0x5a
 80047b2:	53e2      	strh	r2, [r4, r7]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047b4:	69aa      	ldr	r2, [r5, #24]
 80047b6:	2a20      	cmp	r2, #32
 80047b8:	d032      	beq.n	8004820 <HAL_UART_IRQHandler+0x104>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047ba:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047be:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047c2:	6821      	ldr	r1, [r4, #0]
 80047c4:	4fa1      	ldr	r7, [pc, #644]	; (8004a4c <HAL_UART_IRQHandler+0x330>)
 80047c6:	680a      	ldr	r2, [r1, #0]
 80047c8:	403a      	ands	r2, r7
 80047ca:	600a      	str	r2, [r1, #0]
 80047cc:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047d0:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d4:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d8:	6821      	ldr	r1, [r4, #0]
 80047da:	688a      	ldr	r2, [r1, #8]
 80047dc:	4382      	bics	r2, r0
 80047de:	608a      	str	r2, [r1, #8]
 80047e0:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047e4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047e8:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047ec:	6821      	ldr	r1, [r4, #0]
 80047ee:	688a      	ldr	r2, [r1, #8]
 80047f0:	439a      	bics	r2, r3
 80047f2:	608a      	str	r2, [r1, #8]
 80047f4:	f385 8810 	msr	PRIMASK, r5
          huart->RxState = HAL_UART_STATE_READY;
 80047f8:	2220      	movs	r2, #32
 80047fa:	3340      	adds	r3, #64	; 0x40
 80047fc:	50e2      	str	r2, [r4, r3]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047fe:	2300      	movs	r3, #0
 8004800:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004802:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004806:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800480a:	6822      	ldr	r2, [r4, #0]
 800480c:	6813      	ldr	r3, [r2, #0]
 800480e:	43b3      	bics	r3, r6
 8004810:	6013      	str	r3, [r2, #0]
 8004812:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004816:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8004818:	f7fd fa58 	bl	8001ccc <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800481c:	4643      	mov	r3, r8
 800481e:	5ae1      	ldrh	r1, [r4, r3]
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004820:	2302      	movs	r3, #2
 8004822:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004824:	3358      	adds	r3, #88	; 0x58
 8004826:	5ae3      	ldrh	r3, [r4, r3]
 8004828:	0020      	movs	r0, r4
 800482a:	1ac9      	subs	r1, r1, r3
 800482c:	b289      	uxth	r1, r1
 800482e:	f7ff ff73 	bl	8004718 <HAL_UARTEx_RxEventCallback>
 8004832:	e799      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004834:	2601      	movs	r6, #1
 8004836:	0037      	movs	r7, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004838:	4885      	ldr	r0, [pc, #532]	; (8004a50 <HAL_UART_IRQHandler+0x334>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800483a:	402f      	ands	r7, r5
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800483c:	4008      	ands	r0, r1
 800483e:	4338      	orrs	r0, r7
 8004840:	d100      	bne.n	8004844 <HAL_UART_IRQHandler+0x128>
 8004842:	e77e      	b.n	8004742 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004844:	421e      	tst	r6, r3
 8004846:	d006      	beq.n	8004856 <HAL_UART_IRQHandler+0x13a>
 8004848:	05c8      	lsls	r0, r1, #23
 800484a:	d504      	bpl.n	8004856 <HAL_UART_IRQHandler+0x13a>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800484c:	2584      	movs	r5, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800484e:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004850:	5960      	ldr	r0, [r4, r5]
 8004852:	4306      	orrs	r6, r0
 8004854:	5166      	str	r6, [r4, r5]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004856:	2002      	movs	r0, #2
 8004858:	4218      	tst	r0, r3
 800485a:	d100      	bne.n	800485e <HAL_UART_IRQHandler+0x142>
 800485c:	e084      	b.n	8004968 <HAL_UART_IRQHandler+0x24c>
 800485e:	2f00      	cmp	r7, #0
 8004860:	d00e      	beq.n	8004880 <HAL_UART_IRQHandler+0x164>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004862:	2684      	movs	r6, #132	; 0x84
 8004864:	2504      	movs	r5, #4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004866:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004868:	59a0      	ldr	r0, [r4, r6]
 800486a:	4328      	orrs	r0, r5
 800486c:	51a0      	str	r0, [r4, r6]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800486e:	421d      	tst	r5, r3
 8004870:	d006      	beq.n	8004880 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004872:	2004      	movs	r0, #4
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004874:	2584      	movs	r5, #132	; 0x84
 8004876:	2602      	movs	r6, #2
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004878:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800487a:	5960      	ldr	r0, [r4, r5]
 800487c:	4330      	orrs	r0, r6
 800487e:	5160      	str	r0, [r4, r5]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004880:	2508      	movs	r5, #8
 8004882:	421d      	tst	r5, r3
 8004884:	d008      	beq.n	8004898 <HAL_UART_IRQHandler+0x17c>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004886:	2020      	movs	r0, #32
 8004888:	4008      	ands	r0, r1
 800488a:	4307      	orrs	r7, r0
 800488c:	d004      	beq.n	8004898 <HAL_UART_IRQHandler+0x17c>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800488e:	2684      	movs	r6, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004890:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004892:	59a0      	ldr	r0, [r4, r6]
 8004894:	4305      	orrs	r5, r0
 8004896:	51a5      	str	r5, [r4, r6]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004898:	2080      	movs	r0, #128	; 0x80
 800489a:	0100      	lsls	r0, r0, #4
 800489c:	4203      	tst	r3, r0
 800489e:	d007      	beq.n	80048b0 <HAL_UART_IRQHandler+0x194>
 80048a0:	014d      	lsls	r5, r1, #5
 80048a2:	d505      	bpl.n	80048b0 <HAL_UART_IRQHandler+0x194>
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80048a4:	2584      	movs	r5, #132	; 0x84
 80048a6:	2620      	movs	r6, #32
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048a8:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80048aa:	5960      	ldr	r0, [r4, r5]
 80048ac:	4330      	orrs	r0, r6
 80048ae:	5160      	str	r0, [r4, r5]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048b0:	2084      	movs	r0, #132	; 0x84
 80048b2:	5820      	ldr	r0, [r4, r0]
 80048b4:	2800      	cmp	r0, #0
 80048b6:	d100      	bne.n	80048ba <HAL_UART_IRQHandler+0x19e>
 80048b8:	e756      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80048ba:	2020      	movs	r0, #32
 80048bc:	4218      	tst	r0, r3
 80048be:	d001      	beq.n	80048c4 <HAL_UART_IRQHandler+0x1a8>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80048c0:	4208      	tst	r0, r1
 80048c2:	d178      	bne.n	80049b6 <HAL_UART_IRQHandler+0x29a>
      errorcode = huart->ErrorCode;
 80048c4:	2684      	movs	r6, #132	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80048c6:	2540      	movs	r5, #64	; 0x40
      errorcode = huart->ErrorCode;
 80048c8:	59a1      	ldr	r1, [r4, r6]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80048ca:	6893      	ldr	r3, [r2, #8]
 80048cc:	401d      	ands	r5, r3
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80048ce:	2328      	movs	r3, #40	; 0x28
 80048d0:	400b      	ands	r3, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80048d2:	431d      	orrs	r5, r3
 80048d4:	d100      	bne.n	80048d8 <HAL_UART_IRQHandler+0x1bc>
 80048d6:	e0b2      	b.n	8004a3e <HAL_UART_IRQHandler+0x322>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048d8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048dc:	2201      	movs	r2, #1
 80048de:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048e2:	6821      	ldr	r1, [r4, #0]
 80048e4:	4d5b      	ldr	r5, [pc, #364]	; (8004a54 <HAL_UART_IRQHandler+0x338>)
 80048e6:	680b      	ldr	r3, [r1, #0]
 80048e8:	402b      	ands	r3, r5
 80048ea:	600b      	str	r3, [r1, #0]
 80048ec:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048f0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f4:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048f8:	6821      	ldr	r1, [r4, #0]
 80048fa:	688b      	ldr	r3, [r1, #8]
 80048fc:	4393      	bics	r3, r2
 80048fe:	608b      	str	r3, [r1, #8]
 8004900:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004904:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004906:	2b01      	cmp	r3, #1
 8004908:	d10a      	bne.n	8004920 <HAL_UART_IRQHandler+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800490a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800490e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004912:	2010      	movs	r0, #16
 8004914:	6822      	ldr	r2, [r4, #0]
 8004916:	6813      	ldr	r3, [r2, #0]
 8004918:	4383      	bics	r3, r0
 800491a:	6013      	str	r3, [r2, #0]
 800491c:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004920:	2380      	movs	r3, #128	; 0x80
 8004922:	2220      	movs	r2, #32
 8004924:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004926:	2300      	movs	r3, #0
 8004928:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 800492a:	66a3      	str	r3, [r4, #104]	; 0x68
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800492c:	6823      	ldr	r3, [r4, #0]
 800492e:	3220      	adds	r2, #32
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	421a      	tst	r2, r3
 8004934:	d028      	beq.n	8004988 <HAL_UART_IRQHandler+0x26c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004936:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800493a:	2301      	movs	r3, #1
 800493c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004940:	6821      	ldr	r1, [r4, #0]
 8004942:	688b      	ldr	r3, [r1, #8]
 8004944:	4393      	bics	r3, r2
 8004946:	608b      	str	r3, [r1, #8]
 8004948:	f380 8810 	msr	PRIMASK, r0
          if (huart->hdmarx != NULL)
 800494c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800494e:	2800      	cmp	r0, #0
 8004950:	d01a      	beq.n	8004988 <HAL_UART_IRQHandler+0x26c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004952:	4b41      	ldr	r3, [pc, #260]	; (8004a58 <HAL_UART_IRQHandler+0x33c>)
 8004954:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004956:	f7fd f9d9 	bl	8001d0c <HAL_DMA_Abort_IT>
 800495a:	2800      	cmp	r0, #0
 800495c:	d100      	bne.n	8004960 <HAL_UART_IRQHandler+0x244>
 800495e:	e703      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004960:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8004962:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004964:	4798      	blx	r3
 8004966:	e6ff      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004968:	0758      	lsls	r0, r3, #29
 800496a:	d589      	bpl.n	8004880 <HAL_UART_IRQHandler+0x164>
 800496c:	2f00      	cmp	r7, #0
 800496e:	d000      	beq.n	8004972 <HAL_UART_IRQHandler+0x256>
 8004970:	e77f      	b.n	8004872 <HAL_UART_IRQHandler+0x156>
 8004972:	e785      	b.n	8004880 <HAL_UART_IRQHandler+0x164>
      if (huart->RxISR != NULL)
 8004974:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8004976:	2b00      	cmp	r3, #0
 8004978:	d000      	beq.n	800497c <HAL_UART_IRQHandler+0x260>
 800497a:	e6fe      	b.n	800477a <HAL_UART_IRQHandler+0x5e>
 800497c:	e6f4      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800497e:	6210      	str	r0, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8004980:	0020      	movs	r0, r4
 8004982:	f000 faed 	bl	8004f60 <HAL_UARTEx_WakeupCallback>
    return;
 8004986:	e6ef      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
            HAL_UART_ErrorCallback(huart);
 8004988:	0020      	movs	r0, r4
 800498a:	f7ff fe5d 	bl	8004648 <HAL_UART_ErrorCallback>
 800498e:	e6eb      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004990:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004994:	2301      	movs	r3, #1
 8004996:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800499a:	6821      	ldr	r1, [r4, #0]
 800499c:	680b      	ldr	r3, [r1, #0]
 800499e:	4393      	bics	r3, r2
 80049a0:	600b      	str	r3, [r1, #0]
 80049a2:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049a6:	2320      	movs	r3, #32
 80049a8:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80049aa:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049ac:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 80049ae:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_TxCpltCallback(huart);
 80049b0:	f7ff fe1c 	bl	80045ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049b4:	e6d8      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
        if (huart->RxISR != NULL)
 80049b6:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d083      	beq.n	80048c4 <HAL_UART_IRQHandler+0x1a8>
          huart->RxISR(huart);
 80049bc:	0020      	movs	r0, r4
 80049be:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049c0:	6822      	ldr	r2, [r4, #0]
 80049c2:	e77f      	b.n	80048c4 <HAL_UART_IRQHandler+0x1a8>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049c4:	225a      	movs	r2, #90	; 0x5a
 80049c6:	5aa3      	ldrh	r3, [r4, r2]
      if ((huart->RxXferCount > 0U)
 80049c8:	5aa2      	ldrh	r2, [r4, r2]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049ca:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 80049cc:	2a00      	cmp	r2, #0
 80049ce:	d100      	bne.n	80049d2 <HAL_UART_IRQHandler+0x2b6>
 80049d0:	e6ca      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049d2:	2258      	movs	r2, #88	; 0x58
 80049d4:	5aa1      	ldrh	r1, [r4, r2]
 80049d6:	1ac9      	subs	r1, r1, r3
 80049d8:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80049da:	2900      	cmp	r1, #0
 80049dc:	d100      	bne.n	80049e0 <HAL_UART_IRQHandler+0x2c4>
 80049de:	e6c3      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049e0:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e4:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	4699      	mov	r9, r3
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4698      	mov	r8, r3
 80049f0:	4642      	mov	r2, r8
 80049f2:	4b18      	ldr	r3, [pc, #96]	; (8004a54 <HAL_UART_IRQHandler+0x338>)
 80049f4:	401a      	ands	r2, r3
 80049f6:	0013      	movs	r3, r2
 80049f8:	464a      	mov	r2, r9
 80049fa:	6013      	str	r3, [r2, #0]
 80049fc:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a00:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a04:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a08:	6822      	ldr	r2, [r4, #0]
 8004a0a:	6893      	ldr	r3, [r2, #8]
 8004a0c:	4383      	bics	r3, r0
 8004a0e:	6093      	str	r3, [r2, #8]
 8004a10:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8004a14:	2380      	movs	r3, #128	; 0x80
 8004a16:	2220      	movs	r2, #32
 8004a18:	50e2      	str	r2, [r4, r3]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a1a:	6625      	str	r5, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8004a1c:	66a5      	str	r5, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a1e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a22:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a26:	6822      	ldr	r2, [r4, #0]
 8004a28:	6813      	ldr	r3, [r2, #0]
 8004a2a:	43b3      	bics	r3, r6
 8004a2c:	6013      	str	r3, [r2, #0]
 8004a2e:	f385 8810 	msr	PRIMASK, r5
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a32:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a34:	0020      	movs	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a36:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a38:	f7ff fe6e 	bl	8004718 <HAL_UARTEx_RxEventCallback>
 8004a3c:	e694      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
        HAL_UART_ErrorCallback(huart);
 8004a3e:	0020      	movs	r0, r4
 8004a40:	f7ff fe02 	bl	8004648 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a44:	51a5      	str	r5, [r4, r6]
 8004a46:	e68f      	b.n	8004768 <HAL_UART_IRQHandler+0x4c>
 8004a48:	0000080f 	.word	0x0000080f
 8004a4c:	fffffeff 	.word	0xfffffeff
 8004a50:	04000120 	.word	0x04000120
 8004a54:	fffffedf 	.word	0xfffffedf
 8004a58:	08004705 	.word	0x08004705

08004a5c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a5c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8004a5e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a60:	07da      	lsls	r2, r3, #31
 8004a62:	d506      	bpl.n	8004a72 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a64:	6801      	ldr	r1, [r0, #0]
 8004a66:	4c28      	ldr	r4, [pc, #160]	; (8004b08 <UART_AdvFeatureConfig+0xac>)
 8004a68:	684a      	ldr	r2, [r1, #4]
 8004a6a:	4022      	ands	r2, r4
 8004a6c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8004a6e:	4322      	orrs	r2, r4
 8004a70:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a72:	079a      	lsls	r2, r3, #30
 8004a74:	d506      	bpl.n	8004a84 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a76:	6801      	ldr	r1, [r0, #0]
 8004a78:	4c24      	ldr	r4, [pc, #144]	; (8004b0c <UART_AdvFeatureConfig+0xb0>)
 8004a7a:	684a      	ldr	r2, [r1, #4]
 8004a7c:	4022      	ands	r2, r4
 8004a7e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004a80:	4322      	orrs	r2, r4
 8004a82:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a84:	075a      	lsls	r2, r3, #29
 8004a86:	d506      	bpl.n	8004a96 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a88:	6801      	ldr	r1, [r0, #0]
 8004a8a:	4c21      	ldr	r4, [pc, #132]	; (8004b10 <UART_AdvFeatureConfig+0xb4>)
 8004a8c:	684a      	ldr	r2, [r1, #4]
 8004a8e:	4022      	ands	r2, r4
 8004a90:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004a92:	4322      	orrs	r2, r4
 8004a94:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a96:	071a      	lsls	r2, r3, #28
 8004a98:	d506      	bpl.n	8004aa8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a9a:	6801      	ldr	r1, [r0, #0]
 8004a9c:	4c1d      	ldr	r4, [pc, #116]	; (8004b14 <UART_AdvFeatureConfig+0xb8>)
 8004a9e:	684a      	ldr	r2, [r1, #4]
 8004aa0:	4022      	ands	r2, r4
 8004aa2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004aa4:	4322      	orrs	r2, r4
 8004aa6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004aa8:	06da      	lsls	r2, r3, #27
 8004aaa:	d506      	bpl.n	8004aba <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004aac:	6801      	ldr	r1, [r0, #0]
 8004aae:	4c1a      	ldr	r4, [pc, #104]	; (8004b18 <UART_AdvFeatureConfig+0xbc>)
 8004ab0:	688a      	ldr	r2, [r1, #8]
 8004ab2:	4022      	ands	r2, r4
 8004ab4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004ab6:	4322      	orrs	r2, r4
 8004ab8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004aba:	069a      	lsls	r2, r3, #26
 8004abc:	d506      	bpl.n	8004acc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004abe:	6801      	ldr	r1, [r0, #0]
 8004ac0:	4c16      	ldr	r4, [pc, #88]	; (8004b1c <UART_AdvFeatureConfig+0xc0>)
 8004ac2:	688a      	ldr	r2, [r1, #8]
 8004ac4:	4022      	ands	r2, r4
 8004ac6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004ac8:	4322      	orrs	r2, r4
 8004aca:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004acc:	065a      	lsls	r2, r3, #25
 8004ace:	d50a      	bpl.n	8004ae6 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ad0:	6801      	ldr	r1, [r0, #0]
 8004ad2:	4d13      	ldr	r5, [pc, #76]	; (8004b20 <UART_AdvFeatureConfig+0xc4>)
 8004ad4:	684a      	ldr	r2, [r1, #4]
 8004ad6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004ad8:	402a      	ands	r2, r5
 8004ada:	4322      	orrs	r2, r4
 8004adc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ade:	2280      	movs	r2, #128	; 0x80
 8004ae0:	0352      	lsls	r2, r2, #13
 8004ae2:	4294      	cmp	r4, r2
 8004ae4:	d009      	beq.n	8004afa <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ae6:	061b      	lsls	r3, r3, #24
 8004ae8:	d506      	bpl.n	8004af8 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004aea:	6802      	ldr	r2, [r0, #0]
 8004aec:	490d      	ldr	r1, [pc, #52]	; (8004b24 <UART_AdvFeatureConfig+0xc8>)
 8004aee:	6853      	ldr	r3, [r2, #4]
 8004af0:	400b      	ands	r3, r1
 8004af2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004af4:	430b      	orrs	r3, r1
 8004af6:	6053      	str	r3, [r2, #4]
}
 8004af8:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004afa:	684a      	ldr	r2, [r1, #4]
 8004afc:	4c0a      	ldr	r4, [pc, #40]	; (8004b28 <UART_AdvFeatureConfig+0xcc>)
 8004afe:	4022      	ands	r2, r4
 8004b00:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004b02:	4322      	orrs	r2, r4
 8004b04:	604a      	str	r2, [r1, #4]
 8004b06:	e7ee      	b.n	8004ae6 <UART_AdvFeatureConfig+0x8a>
 8004b08:	fffdffff 	.word	0xfffdffff
 8004b0c:	fffeffff 	.word	0xfffeffff
 8004b10:	fffbffff 	.word	0xfffbffff
 8004b14:	ffff7fff 	.word	0xffff7fff
 8004b18:	ffffefff 	.word	0xffffefff
 8004b1c:	ffffdfff 	.word	0xffffdfff
 8004b20:	ffefffff 	.word	0xffefffff
 8004b24:	fff7ffff 	.word	0xfff7ffff
 8004b28:	ff9fffff 	.word	0xff9fffff

08004b2c <UART_CheckIdleState>:
{
 8004b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b2e:	2384      	movs	r3, #132	; 0x84
 8004b30:	2200      	movs	r2, #0
{
 8004b32:	46c6      	mov	lr, r8
 8004b34:	0004      	movs	r4, r0
 8004b36:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b38:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8004b3a:	f7fc fcbf 	bl	80014bc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b3e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004b40:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	0712      	lsls	r2, r2, #28
 8004b46:	d40f      	bmi.n	8004b68 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	0752      	lsls	r2, r2, #29
 8004b4c:	d43e      	bmi.n	8004bcc <UART_CheckIdleState+0xa0>
  huart->gState = HAL_UART_STATE_READY;
 8004b4e:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 8004b50:	2280      	movs	r2, #128	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8004b52:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b54:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b56:	2300      	movs	r3, #0
  return HAL_OK;
 8004b58:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8004b5a:	3a08      	subs	r2, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b5c:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b5e:	6663      	str	r3, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8004b60:	54a3      	strb	r3, [r4, r2]
}
 8004b62:	bc80      	pop	{r7}
 8004b64:	46b8      	mov	r8, r7
 8004b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b68:	69da      	ldr	r2, [r3, #28]
 8004b6a:	0292      	lsls	r2, r2, #10
 8004b6c:	d4ec      	bmi.n	8004b48 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b6e:	2680      	movs	r6, #128	; 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b70:	2308      	movs	r3, #8
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b72:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b74:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b76:	04b6      	lsls	r6, r6, #18
 8004b78:	e010      	b.n	8004b9c <UART_CheckIdleState+0x70>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	4217      	tst	r7, r2
 8004b80:	d009      	beq.n	8004b96 <UART_CheckIdleState+0x6a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b82:	4641      	mov	r1, r8
 8004b84:	69da      	ldr	r2, [r3, #28]
 8004b86:	4211      	tst	r1, r2
 8004b88:	d15e      	bne.n	8004c48 <UART_CheckIdleState+0x11c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b8a:	2280      	movs	r2, #128	; 0x80
 8004b8c:	69d9      	ldr	r1, [r3, #28]
 8004b8e:	0112      	lsls	r2, r2, #4
 8004b90:	4211      	tst	r1, r2
 8004b92:	d000      	beq.n	8004b96 <UART_CheckIdleState+0x6a>
 8004b94:	e089      	b.n	8004caa <UART_CheckIdleState+0x17e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b96:	69da      	ldr	r2, [r3, #28]
 8004b98:	0292      	lsls	r2, r2, #10
 8004b9a:	d4d5      	bmi.n	8004b48 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b9c:	f7fc fc8e 	bl	80014bc <HAL_GetTick>
 8004ba0:	1b40      	subs	r0, r0, r5
 8004ba2:	42b0      	cmp	r0, r6
 8004ba4:	d3e9      	bcc.n	8004b7a <UART_CheckIdleState+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004baa:	2301      	movs	r3, #1
 8004bac:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004bb0:	2080      	movs	r0, #128	; 0x80
 8004bb2:	6822      	ldr	r2, [r4, #0]
 8004bb4:	6813      	ldr	r3, [r2, #0]
 8004bb6:	4383      	bics	r3, r0
 8004bb8:	6013      	str	r3, [r2, #0]
 8004bba:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8004bbe:	2320      	movs	r3, #32
      __HAL_UNLOCK(huart);
 8004bc0:	2200      	movs	r2, #0
      huart->gState = HAL_UART_STATE_READY;
 8004bc2:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 8004bc4:	3358      	adds	r3, #88	; 0x58
 8004bc6:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004bc8:	387d      	subs	r0, #125	; 0x7d
 8004bca:	e7ca      	b.n	8004b62 <UART_CheckIdleState+0x36>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	025b      	lsls	r3, r3, #9
 8004bd0:	d4bd      	bmi.n	8004b4e <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bd2:	2680      	movs	r6, #128	; 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bd4:	2308      	movs	r3, #8
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004bd6:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bd8:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bda:	04b6      	lsls	r6, r6, #18
 8004bdc:	e011      	b.n	8004c02 <UART_CheckIdleState+0xd6>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004bde:	6823      	ldr	r3, [r4, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	4217      	tst	r7, r2
 8004be4:	d00a      	beq.n	8004bfc <UART_CheckIdleState+0xd0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004be6:	4641      	mov	r1, r8
 8004be8:	69da      	ldr	r2, [r3, #28]
 8004bea:	4211      	tst	r1, r2
 8004bec:	d000      	beq.n	8004bf0 <UART_CheckIdleState+0xc4>
 8004bee:	e08c      	b.n	8004d0a <UART_CheckIdleState+0x1de>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bf0:	2280      	movs	r2, #128	; 0x80
 8004bf2:	69d9      	ldr	r1, [r3, #28]
 8004bf4:	0112      	lsls	r2, r2, #4
 8004bf6:	4211      	tst	r1, r2
 8004bf8:	d000      	beq.n	8004bfc <UART_CheckIdleState+0xd0>
 8004bfa:	e0b7      	b.n	8004d6c <UART_CheckIdleState+0x240>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bfc:	69db      	ldr	r3, [r3, #28]
 8004bfe:	025b      	lsls	r3, r3, #9
 8004c00:	d4a5      	bmi.n	8004b4e <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c02:	f7fc fc5b 	bl	80014bc <HAL_GetTick>
 8004c06:	1b40      	subs	r0, r0, r5
 8004c08:	42b0      	cmp	r0, r6
 8004c0a:	d3e8      	bcc.n	8004bde <UART_CheckIdleState+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c0c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c10:	2201      	movs	r2, #1
 8004c12:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c16:	6821      	ldr	r1, [r4, #0]
 8004c18:	4d6c      	ldr	r5, [pc, #432]	; (8004dcc <UART_CheckIdleState+0x2a0>)
 8004c1a:	680b      	ldr	r3, [r1, #0]
 8004c1c:	402b      	ands	r3, r5
 8004c1e:	600b      	str	r3, [r1, #0]
 8004c20:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c24:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c28:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c2c:	6821      	ldr	r1, [r4, #0]
 8004c2e:	688b      	ldr	r3, [r1, #8]
 8004c30:	4393      	bics	r3, r2
 8004c32:	608b      	str	r3, [r1, #8]
 8004c34:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8004c38:	2380      	movs	r3, #128	; 0x80
 8004c3a:	321f      	adds	r2, #31
 8004c3c:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8004c3e:	2200      	movs	r2, #0
 8004c40:	3b08      	subs	r3, #8
      return HAL_TIMEOUT;
 8004c42:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8004c44:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004c46:	e78c      	b.n	8004b62 <UART_CheckIdleState+0x36>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c48:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c4a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c54:	6821      	ldr	r1, [r4, #0]
 8004c56:	4d5d      	ldr	r5, [pc, #372]	; (8004dcc <UART_CheckIdleState+0x2a0>)
 8004c58:	680b      	ldr	r3, [r1, #0]
 8004c5a:	402b      	ands	r3, r5
 8004c5c:	600b      	str	r3, [r1, #0]
 8004c5e:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c62:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c66:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c6a:	6821      	ldr	r1, [r4, #0]
 8004c6c:	688b      	ldr	r3, [r1, #8]
 8004c6e:	4393      	bics	r3, r2
 8004c70:	608b      	str	r3, [r1, #8]
 8004c72:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c76:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d10a      	bne.n	8004c92 <UART_CheckIdleState+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c7c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c80:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c84:	2010      	movs	r0, #16
 8004c86:	6822      	ldr	r2, [r4, #0]
 8004c88:	6813      	ldr	r3, [r2, #0]
 8004c8a:	4383      	bics	r3, r0
 8004c8c:	6013      	str	r3, [r2, #0]
 8004c8e:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004c92:	2380      	movs	r3, #128	; 0x80
 8004c94:	2220      	movs	r2, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c96:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8004c98:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c9a:	2300      	movs	r3, #0
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c9c:	3264      	adds	r2, #100	; 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c9e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8004ca0:	66a3      	str	r3, [r4, #104]	; 0x68
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ca2:	50a1      	str	r1, [r4, r2]
           __HAL_UNLOCK(huart);
 8004ca4:	3a0c      	subs	r2, #12
 8004ca6:	54a3      	strb	r3, [r4, r2]
 8004ca8:	e77d      	b.n	8004ba6 <UART_CheckIdleState+0x7a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004caa:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cac:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cb6:	6821      	ldr	r1, [r4, #0]
 8004cb8:	4d44      	ldr	r5, [pc, #272]	; (8004dcc <UART_CheckIdleState+0x2a0>)
 8004cba:	680b      	ldr	r3, [r1, #0]
 8004cbc:	402b      	ands	r3, r5
 8004cbe:	600b      	str	r3, [r1, #0]
 8004cc0:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cc4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cc8:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ccc:	6821      	ldr	r1, [r4, #0]
 8004cce:	688b      	ldr	r3, [r1, #8]
 8004cd0:	4393      	bics	r3, r2
 8004cd2:	608b      	str	r3, [r1, #8]
 8004cd4:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cd8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d10a      	bne.n	8004cf4 <UART_CheckIdleState+0x1c8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cde:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ce2:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ce6:	2010      	movs	r0, #16
 8004ce8:	6822      	ldr	r2, [r4, #0]
 8004cea:	6813      	ldr	r3, [r2, #0]
 8004cec:	4383      	bics	r3, r0
 8004cee:	6013      	str	r3, [r2, #0]
 8004cf0:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004cf4:	2220      	movs	r2, #32
 8004cf6:	2380      	movs	r3, #128	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004cf8:	2184      	movs	r1, #132	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004cfa:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8004d00:	66a3      	str	r3, [r4, #104]	; 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d02:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8004d04:	3258      	adds	r2, #88	; 0x58
 8004d06:	54a3      	strb	r3, [r4, r2]
 8004d08:	e74d      	b.n	8004ba6 <UART_CheckIdleState+0x7a>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d0a:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d0c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d10:	2201      	movs	r2, #1
 8004d12:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d16:	6821      	ldr	r1, [r4, #0]
 8004d18:	4d2c      	ldr	r5, [pc, #176]	; (8004dcc <UART_CheckIdleState+0x2a0>)
 8004d1a:	680b      	ldr	r3, [r1, #0]
 8004d1c:	402b      	ands	r3, r5
 8004d1e:	600b      	str	r3, [r1, #0]
 8004d20:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d24:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d28:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d2c:	6821      	ldr	r1, [r4, #0]
 8004d2e:	688b      	ldr	r3, [r1, #8]
 8004d30:	4393      	bics	r3, r2
 8004d32:	608b      	str	r3, [r1, #8]
 8004d34:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d38:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d10a      	bne.n	8004d54 <UART_CheckIdleState+0x228>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d3e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d42:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d46:	2010      	movs	r0, #16
 8004d48:	6822      	ldr	r2, [r4, #0]
 8004d4a:	6813      	ldr	r3, [r2, #0]
 8004d4c:	4383      	bics	r3, r0
 8004d4e:	6013      	str	r3, [r2, #0]
 8004d50:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004d54:	2380      	movs	r3, #128	; 0x80
 8004d56:	2220      	movs	r2, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d58:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8004d5a:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d5c:	2300      	movs	r3, #0
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d5e:	3264      	adds	r2, #100	; 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d60:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8004d62:	66a3      	str	r3, [r4, #104]	; 0x68
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d64:	50a1      	str	r1, [r4, r2]
           __HAL_UNLOCK(huart);
 8004d66:	3a0c      	subs	r2, #12
 8004d68:	54a3      	strb	r3, [r4, r2]
 8004d6a:	e74f      	b.n	8004c0c <UART_CheckIdleState+0xe0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d6c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d6e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d72:	2201      	movs	r2, #1
 8004d74:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d78:	6821      	ldr	r1, [r4, #0]
 8004d7a:	4d14      	ldr	r5, [pc, #80]	; (8004dcc <UART_CheckIdleState+0x2a0>)
 8004d7c:	680b      	ldr	r3, [r1, #0]
 8004d7e:	402b      	ands	r3, r5
 8004d80:	600b      	str	r3, [r1, #0]
 8004d82:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d86:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d8a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d8e:	6821      	ldr	r1, [r4, #0]
 8004d90:	688b      	ldr	r3, [r1, #8]
 8004d92:	4393      	bics	r3, r2
 8004d94:	608b      	str	r3, [r1, #8]
 8004d96:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d9a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d10a      	bne.n	8004db6 <UART_CheckIdleState+0x28a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004da0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004da4:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da8:	2010      	movs	r0, #16
 8004daa:	6822      	ldr	r2, [r4, #0]
 8004dac:	6813      	ldr	r3, [r2, #0]
 8004dae:	4383      	bics	r3, r0
 8004db0:	6013      	str	r3, [r2, #0]
 8004db2:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004db6:	2220      	movs	r2, #32
 8004db8:	2380      	movs	r3, #128	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004dba:	2184      	movs	r1, #132	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004dbc:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8004dc2:	66a3      	str	r3, [r4, #104]	; 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004dc4:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8004dc6:	3258      	adds	r2, #88	; 0x58
 8004dc8:	54a3      	strb	r3, [r4, r2]
 8004dca:	e71f      	b.n	8004c0c <UART_CheckIdleState+0xe0>
 8004dcc:	fffffedf 	.word	0xfffffedf

08004dd0 <HAL_UART_Init>:
{
 8004dd0:	b570      	push	{r4, r5, r6, lr}
 8004dd2:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8004dd4:	d100      	bne.n	8004dd8 <HAL_UART_Init+0x8>
 8004dd6:	e07c      	b.n	8004ed2 <HAL_UART_Init+0x102>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004dd8:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d100      	bne.n	8004de0 <HAL_UART_Init+0x10>
 8004dde:	e073      	b.n	8004ec8 <HAL_UART_Init+0xf8>
  huart->gState = HAL_UART_STATE_BUSY;
 8004de0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8004de2:	2101      	movs	r1, #1
 8004de4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004de6:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8004de8:	6813      	ldr	r3, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004dea:	6925      	ldr	r5, [r4, #16]
  __HAL_UART_DISABLE(huart);
 8004dec:	438b      	bics	r3, r1
 8004dee:	6013      	str	r3, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004df0:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004df2:	6810      	ldr	r0, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004df4:	432b      	orrs	r3, r5
 8004df6:	6965      	ldr	r5, [r4, #20]
 8004df8:	69e1      	ldr	r1, [r4, #28]
 8004dfa:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004dfc:	4d4e      	ldr	r5, [pc, #312]	; (8004f38 <HAL_UART_Init+0x168>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004dfe:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e00:	4028      	ands	r0, r5
 8004e02:	4303      	orrs	r3, r0
 8004e04:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e06:	6853      	ldr	r3, [r2, #4]
 8004e08:	484c      	ldr	r0, [pc, #304]	; (8004f3c <HAL_UART_Init+0x16c>)
  tmpreg |= huart->Init.OneBitSampling;
 8004e0a:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e0c:	4003      	ands	r3, r0
 8004e0e:	68e0      	ldr	r0, [r4, #12]
 8004e10:	4303      	orrs	r3, r0
 8004e12:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 8004e14:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e16:	6890      	ldr	r0, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8004e18:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e1a:	4d49      	ldr	r5, [pc, #292]	; (8004f40 <HAL_UART_Init+0x170>)
 8004e1c:	4028      	ands	r0, r5
 8004e1e:	4303      	orrs	r3, r0
 8004e20:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e22:	4b48      	ldr	r3, [pc, #288]	; (8004f44 <HAL_UART_Init+0x174>)
 8004e24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e26:	2303      	movs	r3, #3
 8004e28:	4013      	ands	r3, r2
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d912      	bls.n	8004e56 <HAL_UART_Init+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e30:	2380      	movs	r3, #128	; 0x80
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	4299      	cmp	r1, r3
 8004e36:	d100      	bne.n	8004e3a <HAL_UART_Init+0x6a>
 8004e38:	e07a      	b.n	8004f30 <HAL_UART_Init+0x160>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e3a:	f7fe f95b 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004e3e:	2800      	cmp	r0, #0
 8004e40:	d117      	bne.n	8004e72 <HAL_UART_Init+0xa2>
  huart->RxISR = NULL;
 8004e42:	2300      	movs	r3, #0
 8004e44:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8004e46:	66e3      	str	r3, [r4, #108]	; 0x6c
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d024      	beq.n	8004e98 <HAL_UART_Init+0xc8>
    UART_AdvFeatureConfig(huart);
 8004e4e:	0020      	movs	r0, r4
 8004e50:	f7ff fe04 	bl	8004a5c <UART_AdvFeatureConfig>
 8004e54:	e020      	b.n	8004e98 <HAL_UART_Init+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e56:	2080      	movs	r0, #128	; 0x80
 8004e58:	4a3b      	ldr	r2, [pc, #236]	; (8004f48 <HAL_UART_Init+0x178>)
 8004e5a:	0200      	lsls	r0, r0, #8
 8004e5c:	5cd3      	ldrb	r3, [r2, r3]
 8004e5e:	4281      	cmp	r1, r0
 8004e60:	d039      	beq.n	8004ed6 <HAL_UART_Init+0x106>
    switch (clocksource)
 8004e62:	2b04      	cmp	r3, #4
 8004e64:	d05a      	beq.n	8004f1c <HAL_UART_Init+0x14c>
 8004e66:	d828      	bhi.n	8004eba <HAL_UART_Init+0xea>
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0e6      	beq.n	8004e3a <HAL_UART_Init+0x6a>
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d126      	bne.n	8004ebe <HAL_UART_Init+0xee>
        pclk = (uint32_t) HSI_VALUE;
 8004e70:	4836      	ldr	r0, [pc, #216]	; (8004f4c <HAL_UART_Init+0x17c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e72:	6863      	ldr	r3, [r4, #4]
 8004e74:	6861      	ldr	r1, [r4, #4]
 8004e76:	085b      	lsrs	r3, r3, #1
 8004e78:	1818      	adds	r0, r3, r0
 8004e7a:	f7fb f94f 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e7e:	0002      	movs	r2, r0
 8004e80:	4b33      	ldr	r3, [pc, #204]	; (8004f50 <HAL_UART_Init+0x180>)
 8004e82:	3a10      	subs	r2, #16
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d81a      	bhi.n	8004ebe <HAL_UART_Init+0xee>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e88:	6823      	ldr	r3, [r4, #0]
 8004e8a:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8004e90:	66e3      	str	r3, [r4, #108]	; 0x6c
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1da      	bne.n	8004e4e <HAL_UART_Init+0x7e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e98:	6823      	ldr	r3, [r4, #0]
 8004e9a:	492e      	ldr	r1, [pc, #184]	; (8004f54 <HAL_UART_Init+0x184>)
 8004e9c:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8004e9e:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ea0:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ea2:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ea4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	438a      	bics	r2, r1
 8004eaa:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	3929      	subs	r1, #41	; 0x29
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004eb4:	f7ff fe3a 	bl	8004b2c <UART_CheckIdleState>
 8004eb8:	e005      	b.n	8004ec6 <HAL_UART_Init+0xf6>
    switch (clocksource)
 8004eba:	2b08      	cmp	r3, #8
 8004ebc:	d0d9      	beq.n	8004e72 <HAL_UART_Init+0xa2>
  huart->RxISR = NULL;
 8004ebe:	2300      	movs	r3, #0
    return HAL_ERROR;
 8004ec0:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8004ec2:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8004ec4:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8004ec6:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8004ec8:	2278      	movs	r2, #120	; 0x78
 8004eca:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8004ecc:	f7fc f9a8 	bl	8001220 <HAL_UART_MspInit>
 8004ed0:	e786      	b.n	8004de0 <HAL_UART_Init+0x10>
    return HAL_ERROR;
 8004ed2:	2001      	movs	r0, #1
 8004ed4:	e7f7      	b.n	8004ec6 <HAL_UART_Init+0xf6>
    switch (clocksource)
 8004ed6:	2b04      	cmp	r3, #4
 8004ed8:	d023      	beq.n	8004f22 <HAL_UART_Init+0x152>
 8004eda:	d81a      	bhi.n	8004f12 <HAL_UART_Init+0x142>
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d027      	beq.n	8004f30 <HAL_UART_Init+0x160>
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d1ec      	bne.n	8004ebe <HAL_UART_Init+0xee>
 8004ee4:	481c      	ldr	r0, [pc, #112]	; (8004f58 <HAL_UART_Init+0x188>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ee6:	6863      	ldr	r3, [r4, #4]
 8004ee8:	6861      	ldr	r1, [r4, #4]
 8004eea:	085b      	lsrs	r3, r3, #1
 8004eec:	1818      	adds	r0, r3, r0
 8004eee:	f7fb f915 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ef2:	0002      	movs	r2, r0
 8004ef4:	4b16      	ldr	r3, [pc, #88]	; (8004f50 <HAL_UART_Init+0x180>)
 8004ef6:	3a10      	subs	r2, #16
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d8e0      	bhi.n	8004ebe <HAL_UART_Init+0xee>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004efc:	4b17      	ldr	r3, [pc, #92]	; (8004f5c <HAL_UART_Init+0x18c>)
        huart->Instance->BRR = brrtemp;
 8004efe:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f00:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f02:	0700      	lsls	r0, r0, #28
 8004f04:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8004f06:	4318      	orrs	r0, r3
  huart->RxISR = NULL;
 8004f08:	2300      	movs	r3, #0
        huart->Instance->BRR = brrtemp;
 8004f0a:	60d0      	str	r0, [r2, #12]
  huart->RxISR = NULL;
 8004f0c:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8004f0e:	66e3      	str	r3, [r4, #108]	; 0x6c
 8004f10:	e7bf      	b.n	8004e92 <HAL_UART_Init+0xc2>
    switch (clocksource)
 8004f12:	2b08      	cmp	r3, #8
 8004f14:	d1d3      	bne.n	8004ebe <HAL_UART_Init+0xee>
 8004f16:	2080      	movs	r0, #128	; 0x80
 8004f18:	0240      	lsls	r0, r0, #9
 8004f1a:	e7e4      	b.n	8004ee6 <HAL_UART_Init+0x116>
        pclk = HAL_RCC_GetSysClockFreq();
 8004f1c:	f7fe f8c0 	bl	80030a0 <HAL_RCC_GetSysClockFreq>
        break;
 8004f20:	e78d      	b.n	8004e3e <HAL_UART_Init+0x6e>
        pclk = HAL_RCC_GetSysClockFreq();
 8004f22:	f7fe f8bd 	bl	80030a0 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8004f26:	2800      	cmp	r0, #0
 8004f28:	d100      	bne.n	8004f2c <HAL_UART_Init+0x15c>
 8004f2a:	e78a      	b.n	8004e42 <HAL_UART_Init+0x72>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f2c:	0040      	lsls	r0, r0, #1
 8004f2e:	e7da      	b.n	8004ee6 <HAL_UART_Init+0x116>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f30:	f7fe f8e0 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
        break;
 8004f34:	e7f7      	b.n	8004f26 <HAL_UART_Init+0x156>
 8004f36:	46c0      	nop			; (mov r8, r8)
 8004f38:	ffff69f3 	.word	0xffff69f3
 8004f3c:	ffffcfff 	.word	0xffffcfff
 8004f40:	fffff4ff 	.word	0xfffff4ff
 8004f44:	40021000 	.word	0x40021000
 8004f48:	080061b0 	.word	0x080061b0
 8004f4c:	007a1200 	.word	0x007a1200
 8004f50:	0000ffef 	.word	0x0000ffef
 8004f54:	ffffb7ff 	.word	0xffffb7ff
 8004f58:	00f42400 	.word	0x00f42400
 8004f5c:	0000fff0 	.word	0x0000fff0

08004f60 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004f60:	4770      	bx	lr
 8004f62:	46c0      	nop			; (mov r8, r8)

08004f64 <__errno>:
 8004f64:	4b01      	ldr	r3, [pc, #4]	; (8004f6c <__errno+0x8>)
 8004f66:	6818      	ldr	r0, [r3, #0]
 8004f68:	4770      	bx	lr
 8004f6a:	46c0      	nop			; (mov r8, r8)
 8004f6c:	20000014 	.word	0x20000014

08004f70 <__libc_init_array>:
 8004f70:	b570      	push	{r4, r5, r6, lr}
 8004f72:	2600      	movs	r6, #0
 8004f74:	4d0c      	ldr	r5, [pc, #48]	; (8004fa8 <__libc_init_array+0x38>)
 8004f76:	4c0d      	ldr	r4, [pc, #52]	; (8004fac <__libc_init_array+0x3c>)
 8004f78:	1b64      	subs	r4, r4, r5
 8004f7a:	10a4      	asrs	r4, r4, #2
 8004f7c:	42a6      	cmp	r6, r4
 8004f7e:	d109      	bne.n	8004f94 <__libc_init_array+0x24>
 8004f80:	2600      	movs	r6, #0
 8004f82:	f001 f8cf 	bl	8006124 <_init>
 8004f86:	4d0a      	ldr	r5, [pc, #40]	; (8004fb0 <__libc_init_array+0x40>)
 8004f88:	4c0a      	ldr	r4, [pc, #40]	; (8004fb4 <__libc_init_array+0x44>)
 8004f8a:	1b64      	subs	r4, r4, r5
 8004f8c:	10a4      	asrs	r4, r4, #2
 8004f8e:	42a6      	cmp	r6, r4
 8004f90:	d105      	bne.n	8004f9e <__libc_init_array+0x2e>
 8004f92:	bd70      	pop	{r4, r5, r6, pc}
 8004f94:	00b3      	lsls	r3, r6, #2
 8004f96:	58eb      	ldr	r3, [r5, r3]
 8004f98:	4798      	blx	r3
 8004f9a:	3601      	adds	r6, #1
 8004f9c:	e7ee      	b.n	8004f7c <__libc_init_array+0xc>
 8004f9e:	00b3      	lsls	r3, r6, #2
 8004fa0:	58eb      	ldr	r3, [r5, r3]
 8004fa2:	4798      	blx	r3
 8004fa4:	3601      	adds	r6, #1
 8004fa6:	e7f2      	b.n	8004f8e <__libc_init_array+0x1e>
 8004fa8:	0800624c 	.word	0x0800624c
 8004fac:	0800624c 	.word	0x0800624c
 8004fb0:	0800624c 	.word	0x0800624c
 8004fb4:	08006250 	.word	0x08006250

08004fb8 <memset>:
 8004fb8:	0003      	movs	r3, r0
 8004fba:	1882      	adds	r2, r0, r2
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d100      	bne.n	8004fc2 <memset+0xa>
 8004fc0:	4770      	bx	lr
 8004fc2:	7019      	strb	r1, [r3, #0]
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	e7f9      	b.n	8004fbc <memset+0x4>

08004fc8 <_puts_r>:
 8004fc8:	b570      	push	{r4, r5, r6, lr}
 8004fca:	0005      	movs	r5, r0
 8004fcc:	000e      	movs	r6, r1
 8004fce:	2800      	cmp	r0, #0
 8004fd0:	d004      	beq.n	8004fdc <_puts_r+0x14>
 8004fd2:	6983      	ldr	r3, [r0, #24]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d101      	bne.n	8004fdc <_puts_r+0x14>
 8004fd8:	f000 fa8e 	bl	80054f8 <__sinit>
 8004fdc:	69ab      	ldr	r3, [r5, #24]
 8004fde:	68ac      	ldr	r4, [r5, #8]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d102      	bne.n	8004fea <_puts_r+0x22>
 8004fe4:	0028      	movs	r0, r5
 8004fe6:	f000 fa87 	bl	80054f8 <__sinit>
 8004fea:	4b2d      	ldr	r3, [pc, #180]	; (80050a0 <_puts_r+0xd8>)
 8004fec:	429c      	cmp	r4, r3
 8004fee:	d122      	bne.n	8005036 <_puts_r+0x6e>
 8004ff0:	686c      	ldr	r4, [r5, #4]
 8004ff2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ff4:	07db      	lsls	r3, r3, #31
 8004ff6:	d405      	bmi.n	8005004 <_puts_r+0x3c>
 8004ff8:	89a3      	ldrh	r3, [r4, #12]
 8004ffa:	059b      	lsls	r3, r3, #22
 8004ffc:	d402      	bmi.n	8005004 <_puts_r+0x3c>
 8004ffe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005000:	f000 fb1b 	bl	800563a <__retarget_lock_acquire_recursive>
 8005004:	89a3      	ldrh	r3, [r4, #12]
 8005006:	071b      	lsls	r3, r3, #28
 8005008:	d502      	bpl.n	8005010 <_puts_r+0x48>
 800500a:	6923      	ldr	r3, [r4, #16]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d129      	bne.n	8005064 <_puts_r+0x9c>
 8005010:	0021      	movs	r1, r4
 8005012:	0028      	movs	r0, r5
 8005014:	f000 f8ca 	bl	80051ac <__swsetup_r>
 8005018:	2800      	cmp	r0, #0
 800501a:	d023      	beq.n	8005064 <_puts_r+0x9c>
 800501c:	2501      	movs	r5, #1
 800501e:	426d      	negs	r5, r5
 8005020:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005022:	07db      	lsls	r3, r3, #31
 8005024:	d405      	bmi.n	8005032 <_puts_r+0x6a>
 8005026:	89a3      	ldrh	r3, [r4, #12]
 8005028:	059b      	lsls	r3, r3, #22
 800502a:	d402      	bmi.n	8005032 <_puts_r+0x6a>
 800502c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800502e:	f000 fb05 	bl	800563c <__retarget_lock_release_recursive>
 8005032:	0028      	movs	r0, r5
 8005034:	bd70      	pop	{r4, r5, r6, pc}
 8005036:	4b1b      	ldr	r3, [pc, #108]	; (80050a4 <_puts_r+0xdc>)
 8005038:	429c      	cmp	r4, r3
 800503a:	d101      	bne.n	8005040 <_puts_r+0x78>
 800503c:	68ac      	ldr	r4, [r5, #8]
 800503e:	e7d8      	b.n	8004ff2 <_puts_r+0x2a>
 8005040:	4b19      	ldr	r3, [pc, #100]	; (80050a8 <_puts_r+0xe0>)
 8005042:	429c      	cmp	r4, r3
 8005044:	d1d5      	bne.n	8004ff2 <_puts_r+0x2a>
 8005046:	68ec      	ldr	r4, [r5, #12]
 8005048:	e7d3      	b.n	8004ff2 <_puts_r+0x2a>
 800504a:	3601      	adds	r6, #1
 800504c:	60a3      	str	r3, [r4, #8]
 800504e:	2b00      	cmp	r3, #0
 8005050:	da04      	bge.n	800505c <_puts_r+0x94>
 8005052:	69a2      	ldr	r2, [r4, #24]
 8005054:	429a      	cmp	r2, r3
 8005056:	dc16      	bgt.n	8005086 <_puts_r+0xbe>
 8005058:	290a      	cmp	r1, #10
 800505a:	d014      	beq.n	8005086 <_puts_r+0xbe>
 800505c:	6823      	ldr	r3, [r4, #0]
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	6022      	str	r2, [r4, #0]
 8005062:	7019      	strb	r1, [r3, #0]
 8005064:	68a3      	ldr	r3, [r4, #8]
 8005066:	7831      	ldrb	r1, [r6, #0]
 8005068:	3b01      	subs	r3, #1
 800506a:	2900      	cmp	r1, #0
 800506c:	d1ed      	bne.n	800504a <_puts_r+0x82>
 800506e:	60a3      	str	r3, [r4, #8]
 8005070:	2b00      	cmp	r3, #0
 8005072:	da0f      	bge.n	8005094 <_puts_r+0xcc>
 8005074:	0028      	movs	r0, r5
 8005076:	0022      	movs	r2, r4
 8005078:	310a      	adds	r1, #10
 800507a:	f000 f841 	bl	8005100 <__swbuf_r>
 800507e:	250a      	movs	r5, #10
 8005080:	1c43      	adds	r3, r0, #1
 8005082:	d1cd      	bne.n	8005020 <_puts_r+0x58>
 8005084:	e7ca      	b.n	800501c <_puts_r+0x54>
 8005086:	0022      	movs	r2, r4
 8005088:	0028      	movs	r0, r5
 800508a:	f000 f839 	bl	8005100 <__swbuf_r>
 800508e:	1c43      	adds	r3, r0, #1
 8005090:	d1e8      	bne.n	8005064 <_puts_r+0x9c>
 8005092:	e7c3      	b.n	800501c <_puts_r+0x54>
 8005094:	250a      	movs	r5, #10
 8005096:	6823      	ldr	r3, [r4, #0]
 8005098:	1c5a      	adds	r2, r3, #1
 800509a:	6022      	str	r2, [r4, #0]
 800509c:	701d      	strb	r5, [r3, #0]
 800509e:	e7bf      	b.n	8005020 <_puts_r+0x58>
 80050a0:	080061d8 	.word	0x080061d8
 80050a4:	080061f8 	.word	0x080061f8
 80050a8:	080061b8 	.word	0x080061b8

080050ac <puts>:
 80050ac:	b510      	push	{r4, lr}
 80050ae:	4b03      	ldr	r3, [pc, #12]	; (80050bc <puts+0x10>)
 80050b0:	0001      	movs	r1, r0
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	f7ff ff88 	bl	8004fc8 <_puts_r>
 80050b8:	bd10      	pop	{r4, pc}
 80050ba:	46c0      	nop			; (mov r8, r8)
 80050bc:	20000014 	.word	0x20000014

080050c0 <siprintf>:
 80050c0:	b40e      	push	{r1, r2, r3}
 80050c2:	b500      	push	{lr}
 80050c4:	490b      	ldr	r1, [pc, #44]	; (80050f4 <siprintf+0x34>)
 80050c6:	b09c      	sub	sp, #112	; 0x70
 80050c8:	ab1d      	add	r3, sp, #116	; 0x74
 80050ca:	9002      	str	r0, [sp, #8]
 80050cc:	9006      	str	r0, [sp, #24]
 80050ce:	9107      	str	r1, [sp, #28]
 80050d0:	9104      	str	r1, [sp, #16]
 80050d2:	4809      	ldr	r0, [pc, #36]	; (80050f8 <siprintf+0x38>)
 80050d4:	4909      	ldr	r1, [pc, #36]	; (80050fc <siprintf+0x3c>)
 80050d6:	cb04      	ldmia	r3!, {r2}
 80050d8:	9105      	str	r1, [sp, #20]
 80050da:	6800      	ldr	r0, [r0, #0]
 80050dc:	a902      	add	r1, sp, #8
 80050de:	9301      	str	r3, [sp, #4]
 80050e0:	f000 fc5e 	bl	80059a0 <_svfiprintf_r>
 80050e4:	2300      	movs	r3, #0
 80050e6:	9a02      	ldr	r2, [sp, #8]
 80050e8:	7013      	strb	r3, [r2, #0]
 80050ea:	b01c      	add	sp, #112	; 0x70
 80050ec:	bc08      	pop	{r3}
 80050ee:	b003      	add	sp, #12
 80050f0:	4718      	bx	r3
 80050f2:	46c0      	nop			; (mov r8, r8)
 80050f4:	7fffffff 	.word	0x7fffffff
 80050f8:	20000014 	.word	0x20000014
 80050fc:	ffff0208 	.word	0xffff0208

08005100 <__swbuf_r>:
 8005100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005102:	0005      	movs	r5, r0
 8005104:	000e      	movs	r6, r1
 8005106:	0014      	movs	r4, r2
 8005108:	2800      	cmp	r0, #0
 800510a:	d004      	beq.n	8005116 <__swbuf_r+0x16>
 800510c:	6983      	ldr	r3, [r0, #24]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <__swbuf_r+0x16>
 8005112:	f000 f9f1 	bl	80054f8 <__sinit>
 8005116:	4b22      	ldr	r3, [pc, #136]	; (80051a0 <__swbuf_r+0xa0>)
 8005118:	429c      	cmp	r4, r3
 800511a:	d12e      	bne.n	800517a <__swbuf_r+0x7a>
 800511c:	686c      	ldr	r4, [r5, #4]
 800511e:	69a3      	ldr	r3, [r4, #24]
 8005120:	60a3      	str	r3, [r4, #8]
 8005122:	89a3      	ldrh	r3, [r4, #12]
 8005124:	071b      	lsls	r3, r3, #28
 8005126:	d532      	bpl.n	800518e <__swbuf_r+0x8e>
 8005128:	6923      	ldr	r3, [r4, #16]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d02f      	beq.n	800518e <__swbuf_r+0x8e>
 800512e:	6823      	ldr	r3, [r4, #0]
 8005130:	6922      	ldr	r2, [r4, #16]
 8005132:	b2f7      	uxtb	r7, r6
 8005134:	1a98      	subs	r0, r3, r2
 8005136:	6963      	ldr	r3, [r4, #20]
 8005138:	b2f6      	uxtb	r6, r6
 800513a:	4283      	cmp	r3, r0
 800513c:	dc05      	bgt.n	800514a <__swbuf_r+0x4a>
 800513e:	0021      	movs	r1, r4
 8005140:	0028      	movs	r0, r5
 8005142:	f000 f937 	bl	80053b4 <_fflush_r>
 8005146:	2800      	cmp	r0, #0
 8005148:	d127      	bne.n	800519a <__swbuf_r+0x9a>
 800514a:	68a3      	ldr	r3, [r4, #8]
 800514c:	3001      	adds	r0, #1
 800514e:	3b01      	subs	r3, #1
 8005150:	60a3      	str	r3, [r4, #8]
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	1c5a      	adds	r2, r3, #1
 8005156:	6022      	str	r2, [r4, #0]
 8005158:	701f      	strb	r7, [r3, #0]
 800515a:	6963      	ldr	r3, [r4, #20]
 800515c:	4283      	cmp	r3, r0
 800515e:	d004      	beq.n	800516a <__swbuf_r+0x6a>
 8005160:	89a3      	ldrh	r3, [r4, #12]
 8005162:	07db      	lsls	r3, r3, #31
 8005164:	d507      	bpl.n	8005176 <__swbuf_r+0x76>
 8005166:	2e0a      	cmp	r6, #10
 8005168:	d105      	bne.n	8005176 <__swbuf_r+0x76>
 800516a:	0021      	movs	r1, r4
 800516c:	0028      	movs	r0, r5
 800516e:	f000 f921 	bl	80053b4 <_fflush_r>
 8005172:	2800      	cmp	r0, #0
 8005174:	d111      	bne.n	800519a <__swbuf_r+0x9a>
 8005176:	0030      	movs	r0, r6
 8005178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800517a:	4b0a      	ldr	r3, [pc, #40]	; (80051a4 <__swbuf_r+0xa4>)
 800517c:	429c      	cmp	r4, r3
 800517e:	d101      	bne.n	8005184 <__swbuf_r+0x84>
 8005180:	68ac      	ldr	r4, [r5, #8]
 8005182:	e7cc      	b.n	800511e <__swbuf_r+0x1e>
 8005184:	4b08      	ldr	r3, [pc, #32]	; (80051a8 <__swbuf_r+0xa8>)
 8005186:	429c      	cmp	r4, r3
 8005188:	d1c9      	bne.n	800511e <__swbuf_r+0x1e>
 800518a:	68ec      	ldr	r4, [r5, #12]
 800518c:	e7c7      	b.n	800511e <__swbuf_r+0x1e>
 800518e:	0021      	movs	r1, r4
 8005190:	0028      	movs	r0, r5
 8005192:	f000 f80b 	bl	80051ac <__swsetup_r>
 8005196:	2800      	cmp	r0, #0
 8005198:	d0c9      	beq.n	800512e <__swbuf_r+0x2e>
 800519a:	2601      	movs	r6, #1
 800519c:	4276      	negs	r6, r6
 800519e:	e7ea      	b.n	8005176 <__swbuf_r+0x76>
 80051a0:	080061d8 	.word	0x080061d8
 80051a4:	080061f8 	.word	0x080061f8
 80051a8:	080061b8 	.word	0x080061b8

080051ac <__swsetup_r>:
 80051ac:	4b37      	ldr	r3, [pc, #220]	; (800528c <__swsetup_r+0xe0>)
 80051ae:	b570      	push	{r4, r5, r6, lr}
 80051b0:	681d      	ldr	r5, [r3, #0]
 80051b2:	0006      	movs	r6, r0
 80051b4:	000c      	movs	r4, r1
 80051b6:	2d00      	cmp	r5, #0
 80051b8:	d005      	beq.n	80051c6 <__swsetup_r+0x1a>
 80051ba:	69ab      	ldr	r3, [r5, #24]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d102      	bne.n	80051c6 <__swsetup_r+0x1a>
 80051c0:	0028      	movs	r0, r5
 80051c2:	f000 f999 	bl	80054f8 <__sinit>
 80051c6:	4b32      	ldr	r3, [pc, #200]	; (8005290 <__swsetup_r+0xe4>)
 80051c8:	429c      	cmp	r4, r3
 80051ca:	d10f      	bne.n	80051ec <__swsetup_r+0x40>
 80051cc:	686c      	ldr	r4, [r5, #4]
 80051ce:	230c      	movs	r3, #12
 80051d0:	5ee2      	ldrsh	r2, [r4, r3]
 80051d2:	b293      	uxth	r3, r2
 80051d4:	0711      	lsls	r1, r2, #28
 80051d6:	d42d      	bmi.n	8005234 <__swsetup_r+0x88>
 80051d8:	06d9      	lsls	r1, r3, #27
 80051da:	d411      	bmi.n	8005200 <__swsetup_r+0x54>
 80051dc:	2309      	movs	r3, #9
 80051de:	2001      	movs	r0, #1
 80051e0:	6033      	str	r3, [r6, #0]
 80051e2:	3337      	adds	r3, #55	; 0x37
 80051e4:	4313      	orrs	r3, r2
 80051e6:	81a3      	strh	r3, [r4, #12]
 80051e8:	4240      	negs	r0, r0
 80051ea:	bd70      	pop	{r4, r5, r6, pc}
 80051ec:	4b29      	ldr	r3, [pc, #164]	; (8005294 <__swsetup_r+0xe8>)
 80051ee:	429c      	cmp	r4, r3
 80051f0:	d101      	bne.n	80051f6 <__swsetup_r+0x4a>
 80051f2:	68ac      	ldr	r4, [r5, #8]
 80051f4:	e7eb      	b.n	80051ce <__swsetup_r+0x22>
 80051f6:	4b28      	ldr	r3, [pc, #160]	; (8005298 <__swsetup_r+0xec>)
 80051f8:	429c      	cmp	r4, r3
 80051fa:	d1e8      	bne.n	80051ce <__swsetup_r+0x22>
 80051fc:	68ec      	ldr	r4, [r5, #12]
 80051fe:	e7e6      	b.n	80051ce <__swsetup_r+0x22>
 8005200:	075b      	lsls	r3, r3, #29
 8005202:	d513      	bpl.n	800522c <__swsetup_r+0x80>
 8005204:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005206:	2900      	cmp	r1, #0
 8005208:	d008      	beq.n	800521c <__swsetup_r+0x70>
 800520a:	0023      	movs	r3, r4
 800520c:	3344      	adds	r3, #68	; 0x44
 800520e:	4299      	cmp	r1, r3
 8005210:	d002      	beq.n	8005218 <__swsetup_r+0x6c>
 8005212:	0030      	movs	r0, r6
 8005214:	f000 fa80 	bl	8005718 <_free_r>
 8005218:	2300      	movs	r3, #0
 800521a:	6363      	str	r3, [r4, #52]	; 0x34
 800521c:	2224      	movs	r2, #36	; 0x24
 800521e:	89a3      	ldrh	r3, [r4, #12]
 8005220:	4393      	bics	r3, r2
 8005222:	81a3      	strh	r3, [r4, #12]
 8005224:	2300      	movs	r3, #0
 8005226:	6063      	str	r3, [r4, #4]
 8005228:	6923      	ldr	r3, [r4, #16]
 800522a:	6023      	str	r3, [r4, #0]
 800522c:	2308      	movs	r3, #8
 800522e:	89a2      	ldrh	r2, [r4, #12]
 8005230:	4313      	orrs	r3, r2
 8005232:	81a3      	strh	r3, [r4, #12]
 8005234:	6923      	ldr	r3, [r4, #16]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10b      	bne.n	8005252 <__swsetup_r+0xa6>
 800523a:	21a0      	movs	r1, #160	; 0xa0
 800523c:	2280      	movs	r2, #128	; 0x80
 800523e:	89a3      	ldrh	r3, [r4, #12]
 8005240:	0089      	lsls	r1, r1, #2
 8005242:	0092      	lsls	r2, r2, #2
 8005244:	400b      	ands	r3, r1
 8005246:	4293      	cmp	r3, r2
 8005248:	d003      	beq.n	8005252 <__swsetup_r+0xa6>
 800524a:	0021      	movs	r1, r4
 800524c:	0030      	movs	r0, r6
 800524e:	f000 fa1f 	bl	8005690 <__smakebuf_r>
 8005252:	220c      	movs	r2, #12
 8005254:	5ea3      	ldrsh	r3, [r4, r2]
 8005256:	2001      	movs	r0, #1
 8005258:	001a      	movs	r2, r3
 800525a:	b299      	uxth	r1, r3
 800525c:	4002      	ands	r2, r0
 800525e:	4203      	tst	r3, r0
 8005260:	d00f      	beq.n	8005282 <__swsetup_r+0xd6>
 8005262:	2200      	movs	r2, #0
 8005264:	60a2      	str	r2, [r4, #8]
 8005266:	6962      	ldr	r2, [r4, #20]
 8005268:	4252      	negs	r2, r2
 800526a:	61a2      	str	r2, [r4, #24]
 800526c:	2000      	movs	r0, #0
 800526e:	6922      	ldr	r2, [r4, #16]
 8005270:	4282      	cmp	r2, r0
 8005272:	d1ba      	bne.n	80051ea <__swsetup_r+0x3e>
 8005274:	060a      	lsls	r2, r1, #24
 8005276:	d5b8      	bpl.n	80051ea <__swsetup_r+0x3e>
 8005278:	2240      	movs	r2, #64	; 0x40
 800527a:	4313      	orrs	r3, r2
 800527c:	81a3      	strh	r3, [r4, #12]
 800527e:	3801      	subs	r0, #1
 8005280:	e7b3      	b.n	80051ea <__swsetup_r+0x3e>
 8005282:	0788      	lsls	r0, r1, #30
 8005284:	d400      	bmi.n	8005288 <__swsetup_r+0xdc>
 8005286:	6962      	ldr	r2, [r4, #20]
 8005288:	60a2      	str	r2, [r4, #8]
 800528a:	e7ef      	b.n	800526c <__swsetup_r+0xc0>
 800528c:	20000014 	.word	0x20000014
 8005290:	080061d8 	.word	0x080061d8
 8005294:	080061f8 	.word	0x080061f8
 8005298:	080061b8 	.word	0x080061b8

0800529c <__sflush_r>:
 800529c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800529e:	898b      	ldrh	r3, [r1, #12]
 80052a0:	0005      	movs	r5, r0
 80052a2:	000c      	movs	r4, r1
 80052a4:	071a      	lsls	r2, r3, #28
 80052a6:	d45f      	bmi.n	8005368 <__sflush_r+0xcc>
 80052a8:	684a      	ldr	r2, [r1, #4]
 80052aa:	2a00      	cmp	r2, #0
 80052ac:	dc04      	bgt.n	80052b8 <__sflush_r+0x1c>
 80052ae:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80052b0:	2a00      	cmp	r2, #0
 80052b2:	dc01      	bgt.n	80052b8 <__sflush_r+0x1c>
 80052b4:	2000      	movs	r0, #0
 80052b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80052b8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80052ba:	2f00      	cmp	r7, #0
 80052bc:	d0fa      	beq.n	80052b4 <__sflush_r+0x18>
 80052be:	2200      	movs	r2, #0
 80052c0:	2180      	movs	r1, #128	; 0x80
 80052c2:	682e      	ldr	r6, [r5, #0]
 80052c4:	602a      	str	r2, [r5, #0]
 80052c6:	001a      	movs	r2, r3
 80052c8:	0149      	lsls	r1, r1, #5
 80052ca:	400a      	ands	r2, r1
 80052cc:	420b      	tst	r3, r1
 80052ce:	d034      	beq.n	800533a <__sflush_r+0x9e>
 80052d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80052d2:	89a3      	ldrh	r3, [r4, #12]
 80052d4:	075b      	lsls	r3, r3, #29
 80052d6:	d506      	bpl.n	80052e6 <__sflush_r+0x4a>
 80052d8:	6863      	ldr	r3, [r4, #4]
 80052da:	1ac0      	subs	r0, r0, r3
 80052dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <__sflush_r+0x4a>
 80052e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80052e4:	1ac0      	subs	r0, r0, r3
 80052e6:	0002      	movs	r2, r0
 80052e8:	6a21      	ldr	r1, [r4, #32]
 80052ea:	2300      	movs	r3, #0
 80052ec:	0028      	movs	r0, r5
 80052ee:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80052f0:	47b8      	blx	r7
 80052f2:	89a1      	ldrh	r1, [r4, #12]
 80052f4:	1c43      	adds	r3, r0, #1
 80052f6:	d106      	bne.n	8005306 <__sflush_r+0x6a>
 80052f8:	682b      	ldr	r3, [r5, #0]
 80052fa:	2b1d      	cmp	r3, #29
 80052fc:	d831      	bhi.n	8005362 <__sflush_r+0xc6>
 80052fe:	4a2c      	ldr	r2, [pc, #176]	; (80053b0 <__sflush_r+0x114>)
 8005300:	40da      	lsrs	r2, r3
 8005302:	07d3      	lsls	r3, r2, #31
 8005304:	d52d      	bpl.n	8005362 <__sflush_r+0xc6>
 8005306:	2300      	movs	r3, #0
 8005308:	6063      	str	r3, [r4, #4]
 800530a:	6923      	ldr	r3, [r4, #16]
 800530c:	6023      	str	r3, [r4, #0]
 800530e:	04cb      	lsls	r3, r1, #19
 8005310:	d505      	bpl.n	800531e <__sflush_r+0x82>
 8005312:	1c43      	adds	r3, r0, #1
 8005314:	d102      	bne.n	800531c <__sflush_r+0x80>
 8005316:	682b      	ldr	r3, [r5, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d100      	bne.n	800531e <__sflush_r+0x82>
 800531c:	6560      	str	r0, [r4, #84]	; 0x54
 800531e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005320:	602e      	str	r6, [r5, #0]
 8005322:	2900      	cmp	r1, #0
 8005324:	d0c6      	beq.n	80052b4 <__sflush_r+0x18>
 8005326:	0023      	movs	r3, r4
 8005328:	3344      	adds	r3, #68	; 0x44
 800532a:	4299      	cmp	r1, r3
 800532c:	d002      	beq.n	8005334 <__sflush_r+0x98>
 800532e:	0028      	movs	r0, r5
 8005330:	f000 f9f2 	bl	8005718 <_free_r>
 8005334:	2000      	movs	r0, #0
 8005336:	6360      	str	r0, [r4, #52]	; 0x34
 8005338:	e7bd      	b.n	80052b6 <__sflush_r+0x1a>
 800533a:	2301      	movs	r3, #1
 800533c:	0028      	movs	r0, r5
 800533e:	6a21      	ldr	r1, [r4, #32]
 8005340:	47b8      	blx	r7
 8005342:	1c43      	adds	r3, r0, #1
 8005344:	d1c5      	bne.n	80052d2 <__sflush_r+0x36>
 8005346:	682b      	ldr	r3, [r5, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d0c2      	beq.n	80052d2 <__sflush_r+0x36>
 800534c:	2b1d      	cmp	r3, #29
 800534e:	d001      	beq.n	8005354 <__sflush_r+0xb8>
 8005350:	2b16      	cmp	r3, #22
 8005352:	d101      	bne.n	8005358 <__sflush_r+0xbc>
 8005354:	602e      	str	r6, [r5, #0]
 8005356:	e7ad      	b.n	80052b4 <__sflush_r+0x18>
 8005358:	2340      	movs	r3, #64	; 0x40
 800535a:	89a2      	ldrh	r2, [r4, #12]
 800535c:	4313      	orrs	r3, r2
 800535e:	81a3      	strh	r3, [r4, #12]
 8005360:	e7a9      	b.n	80052b6 <__sflush_r+0x1a>
 8005362:	2340      	movs	r3, #64	; 0x40
 8005364:	430b      	orrs	r3, r1
 8005366:	e7fa      	b.n	800535e <__sflush_r+0xc2>
 8005368:	690f      	ldr	r7, [r1, #16]
 800536a:	2f00      	cmp	r7, #0
 800536c:	d0a2      	beq.n	80052b4 <__sflush_r+0x18>
 800536e:	680a      	ldr	r2, [r1, #0]
 8005370:	600f      	str	r7, [r1, #0]
 8005372:	1bd2      	subs	r2, r2, r7
 8005374:	9201      	str	r2, [sp, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	079b      	lsls	r3, r3, #30
 800537a:	d100      	bne.n	800537e <__sflush_r+0xe2>
 800537c:	694a      	ldr	r2, [r1, #20]
 800537e:	60a2      	str	r2, [r4, #8]
 8005380:	9b01      	ldr	r3, [sp, #4]
 8005382:	2b00      	cmp	r3, #0
 8005384:	dc00      	bgt.n	8005388 <__sflush_r+0xec>
 8005386:	e795      	b.n	80052b4 <__sflush_r+0x18>
 8005388:	003a      	movs	r2, r7
 800538a:	0028      	movs	r0, r5
 800538c:	9b01      	ldr	r3, [sp, #4]
 800538e:	6a21      	ldr	r1, [r4, #32]
 8005390:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005392:	47b0      	blx	r6
 8005394:	2800      	cmp	r0, #0
 8005396:	dc06      	bgt.n	80053a6 <__sflush_r+0x10a>
 8005398:	2340      	movs	r3, #64	; 0x40
 800539a:	2001      	movs	r0, #1
 800539c:	89a2      	ldrh	r2, [r4, #12]
 800539e:	4240      	negs	r0, r0
 80053a0:	4313      	orrs	r3, r2
 80053a2:	81a3      	strh	r3, [r4, #12]
 80053a4:	e787      	b.n	80052b6 <__sflush_r+0x1a>
 80053a6:	9b01      	ldr	r3, [sp, #4]
 80053a8:	183f      	adds	r7, r7, r0
 80053aa:	1a1b      	subs	r3, r3, r0
 80053ac:	9301      	str	r3, [sp, #4]
 80053ae:	e7e7      	b.n	8005380 <__sflush_r+0xe4>
 80053b0:	20400001 	.word	0x20400001

080053b4 <_fflush_r>:
 80053b4:	690b      	ldr	r3, [r1, #16]
 80053b6:	b570      	push	{r4, r5, r6, lr}
 80053b8:	0005      	movs	r5, r0
 80053ba:	000c      	movs	r4, r1
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d102      	bne.n	80053c6 <_fflush_r+0x12>
 80053c0:	2500      	movs	r5, #0
 80053c2:	0028      	movs	r0, r5
 80053c4:	bd70      	pop	{r4, r5, r6, pc}
 80053c6:	2800      	cmp	r0, #0
 80053c8:	d004      	beq.n	80053d4 <_fflush_r+0x20>
 80053ca:	6983      	ldr	r3, [r0, #24]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <_fflush_r+0x20>
 80053d0:	f000 f892 	bl	80054f8 <__sinit>
 80053d4:	4b14      	ldr	r3, [pc, #80]	; (8005428 <_fflush_r+0x74>)
 80053d6:	429c      	cmp	r4, r3
 80053d8:	d11b      	bne.n	8005412 <_fflush_r+0x5e>
 80053da:	686c      	ldr	r4, [r5, #4]
 80053dc:	220c      	movs	r2, #12
 80053de:	5ea3      	ldrsh	r3, [r4, r2]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d0ed      	beq.n	80053c0 <_fflush_r+0xc>
 80053e4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80053e6:	07d2      	lsls	r2, r2, #31
 80053e8:	d404      	bmi.n	80053f4 <_fflush_r+0x40>
 80053ea:	059b      	lsls	r3, r3, #22
 80053ec:	d402      	bmi.n	80053f4 <_fflush_r+0x40>
 80053ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80053f0:	f000 f923 	bl	800563a <__retarget_lock_acquire_recursive>
 80053f4:	0028      	movs	r0, r5
 80053f6:	0021      	movs	r1, r4
 80053f8:	f7ff ff50 	bl	800529c <__sflush_r>
 80053fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80053fe:	0005      	movs	r5, r0
 8005400:	07db      	lsls	r3, r3, #31
 8005402:	d4de      	bmi.n	80053c2 <_fflush_r+0xe>
 8005404:	89a3      	ldrh	r3, [r4, #12]
 8005406:	059b      	lsls	r3, r3, #22
 8005408:	d4db      	bmi.n	80053c2 <_fflush_r+0xe>
 800540a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800540c:	f000 f916 	bl	800563c <__retarget_lock_release_recursive>
 8005410:	e7d7      	b.n	80053c2 <_fflush_r+0xe>
 8005412:	4b06      	ldr	r3, [pc, #24]	; (800542c <_fflush_r+0x78>)
 8005414:	429c      	cmp	r4, r3
 8005416:	d101      	bne.n	800541c <_fflush_r+0x68>
 8005418:	68ac      	ldr	r4, [r5, #8]
 800541a:	e7df      	b.n	80053dc <_fflush_r+0x28>
 800541c:	4b04      	ldr	r3, [pc, #16]	; (8005430 <_fflush_r+0x7c>)
 800541e:	429c      	cmp	r4, r3
 8005420:	d1dc      	bne.n	80053dc <_fflush_r+0x28>
 8005422:	68ec      	ldr	r4, [r5, #12]
 8005424:	e7da      	b.n	80053dc <_fflush_r+0x28>
 8005426:	46c0      	nop			; (mov r8, r8)
 8005428:	080061d8 	.word	0x080061d8
 800542c:	080061f8 	.word	0x080061f8
 8005430:	080061b8 	.word	0x080061b8

08005434 <std>:
 8005434:	2300      	movs	r3, #0
 8005436:	b510      	push	{r4, lr}
 8005438:	0004      	movs	r4, r0
 800543a:	6003      	str	r3, [r0, #0]
 800543c:	6043      	str	r3, [r0, #4]
 800543e:	6083      	str	r3, [r0, #8]
 8005440:	8181      	strh	r1, [r0, #12]
 8005442:	6643      	str	r3, [r0, #100]	; 0x64
 8005444:	0019      	movs	r1, r3
 8005446:	81c2      	strh	r2, [r0, #14]
 8005448:	6103      	str	r3, [r0, #16]
 800544a:	6143      	str	r3, [r0, #20]
 800544c:	6183      	str	r3, [r0, #24]
 800544e:	2208      	movs	r2, #8
 8005450:	305c      	adds	r0, #92	; 0x5c
 8005452:	f7ff fdb1 	bl	8004fb8 <memset>
 8005456:	4b05      	ldr	r3, [pc, #20]	; (800546c <std+0x38>)
 8005458:	6224      	str	r4, [r4, #32]
 800545a:	6263      	str	r3, [r4, #36]	; 0x24
 800545c:	4b04      	ldr	r3, [pc, #16]	; (8005470 <std+0x3c>)
 800545e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005460:	4b04      	ldr	r3, [pc, #16]	; (8005474 <std+0x40>)
 8005462:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005464:	4b04      	ldr	r3, [pc, #16]	; (8005478 <std+0x44>)
 8005466:	6323      	str	r3, [r4, #48]	; 0x30
 8005468:	bd10      	pop	{r4, pc}
 800546a:	46c0      	nop			; (mov r8, r8)
 800546c:	08005ec9 	.word	0x08005ec9
 8005470:	08005ef1 	.word	0x08005ef1
 8005474:	08005f29 	.word	0x08005f29
 8005478:	08005f55 	.word	0x08005f55

0800547c <_cleanup_r>:
 800547c:	b510      	push	{r4, lr}
 800547e:	4902      	ldr	r1, [pc, #8]	; (8005488 <_cleanup_r+0xc>)
 8005480:	f000 f8ba 	bl	80055f8 <_fwalk_reent>
 8005484:	bd10      	pop	{r4, pc}
 8005486:	46c0      	nop			; (mov r8, r8)
 8005488:	080053b5 	.word	0x080053b5

0800548c <__sfmoreglue>:
 800548c:	b570      	push	{r4, r5, r6, lr}
 800548e:	2568      	movs	r5, #104	; 0x68
 8005490:	1e4a      	subs	r2, r1, #1
 8005492:	4355      	muls	r5, r2
 8005494:	000e      	movs	r6, r1
 8005496:	0029      	movs	r1, r5
 8005498:	3174      	adds	r1, #116	; 0x74
 800549a:	f000 f9a9 	bl	80057f0 <_malloc_r>
 800549e:	1e04      	subs	r4, r0, #0
 80054a0:	d008      	beq.n	80054b4 <__sfmoreglue+0x28>
 80054a2:	2100      	movs	r1, #0
 80054a4:	002a      	movs	r2, r5
 80054a6:	6001      	str	r1, [r0, #0]
 80054a8:	6046      	str	r6, [r0, #4]
 80054aa:	300c      	adds	r0, #12
 80054ac:	60a0      	str	r0, [r4, #8]
 80054ae:	3268      	adds	r2, #104	; 0x68
 80054b0:	f7ff fd82 	bl	8004fb8 <memset>
 80054b4:	0020      	movs	r0, r4
 80054b6:	bd70      	pop	{r4, r5, r6, pc}

080054b8 <__sfp_lock_acquire>:
 80054b8:	b510      	push	{r4, lr}
 80054ba:	4802      	ldr	r0, [pc, #8]	; (80054c4 <__sfp_lock_acquire+0xc>)
 80054bc:	f000 f8bd 	bl	800563a <__retarget_lock_acquire_recursive>
 80054c0:	bd10      	pop	{r4, pc}
 80054c2:	46c0      	nop			; (mov r8, r8)
 80054c4:	200008fd 	.word	0x200008fd

080054c8 <__sfp_lock_release>:
 80054c8:	b510      	push	{r4, lr}
 80054ca:	4802      	ldr	r0, [pc, #8]	; (80054d4 <__sfp_lock_release+0xc>)
 80054cc:	f000 f8b6 	bl	800563c <__retarget_lock_release_recursive>
 80054d0:	bd10      	pop	{r4, pc}
 80054d2:	46c0      	nop			; (mov r8, r8)
 80054d4:	200008fd 	.word	0x200008fd

080054d8 <__sinit_lock_acquire>:
 80054d8:	b510      	push	{r4, lr}
 80054da:	4802      	ldr	r0, [pc, #8]	; (80054e4 <__sinit_lock_acquire+0xc>)
 80054dc:	f000 f8ad 	bl	800563a <__retarget_lock_acquire_recursive>
 80054e0:	bd10      	pop	{r4, pc}
 80054e2:	46c0      	nop			; (mov r8, r8)
 80054e4:	200008fe 	.word	0x200008fe

080054e8 <__sinit_lock_release>:
 80054e8:	b510      	push	{r4, lr}
 80054ea:	4802      	ldr	r0, [pc, #8]	; (80054f4 <__sinit_lock_release+0xc>)
 80054ec:	f000 f8a6 	bl	800563c <__retarget_lock_release_recursive>
 80054f0:	bd10      	pop	{r4, pc}
 80054f2:	46c0      	nop			; (mov r8, r8)
 80054f4:	200008fe 	.word	0x200008fe

080054f8 <__sinit>:
 80054f8:	b513      	push	{r0, r1, r4, lr}
 80054fa:	0004      	movs	r4, r0
 80054fc:	f7ff ffec 	bl	80054d8 <__sinit_lock_acquire>
 8005500:	69a3      	ldr	r3, [r4, #24]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d002      	beq.n	800550c <__sinit+0x14>
 8005506:	f7ff ffef 	bl	80054e8 <__sinit_lock_release>
 800550a:	bd13      	pop	{r0, r1, r4, pc}
 800550c:	64a3      	str	r3, [r4, #72]	; 0x48
 800550e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005510:	6523      	str	r3, [r4, #80]	; 0x50
 8005512:	4b13      	ldr	r3, [pc, #76]	; (8005560 <__sinit+0x68>)
 8005514:	4a13      	ldr	r2, [pc, #76]	; (8005564 <__sinit+0x6c>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	62a2      	str	r2, [r4, #40]	; 0x28
 800551a:	9301      	str	r3, [sp, #4]
 800551c:	42a3      	cmp	r3, r4
 800551e:	d101      	bne.n	8005524 <__sinit+0x2c>
 8005520:	2301      	movs	r3, #1
 8005522:	61a3      	str	r3, [r4, #24]
 8005524:	0020      	movs	r0, r4
 8005526:	f000 f81f 	bl	8005568 <__sfp>
 800552a:	6060      	str	r0, [r4, #4]
 800552c:	0020      	movs	r0, r4
 800552e:	f000 f81b 	bl	8005568 <__sfp>
 8005532:	60a0      	str	r0, [r4, #8]
 8005534:	0020      	movs	r0, r4
 8005536:	f000 f817 	bl	8005568 <__sfp>
 800553a:	2200      	movs	r2, #0
 800553c:	2104      	movs	r1, #4
 800553e:	60e0      	str	r0, [r4, #12]
 8005540:	6860      	ldr	r0, [r4, #4]
 8005542:	f7ff ff77 	bl	8005434 <std>
 8005546:	2201      	movs	r2, #1
 8005548:	2109      	movs	r1, #9
 800554a:	68a0      	ldr	r0, [r4, #8]
 800554c:	f7ff ff72 	bl	8005434 <std>
 8005550:	2202      	movs	r2, #2
 8005552:	2112      	movs	r1, #18
 8005554:	68e0      	ldr	r0, [r4, #12]
 8005556:	f7ff ff6d 	bl	8005434 <std>
 800555a:	2301      	movs	r3, #1
 800555c:	61a3      	str	r3, [r4, #24]
 800555e:	e7d2      	b.n	8005506 <__sinit+0xe>
 8005560:	080061b4 	.word	0x080061b4
 8005564:	0800547d 	.word	0x0800547d

08005568 <__sfp>:
 8005568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800556a:	0007      	movs	r7, r0
 800556c:	f7ff ffa4 	bl	80054b8 <__sfp_lock_acquire>
 8005570:	4b1f      	ldr	r3, [pc, #124]	; (80055f0 <__sfp+0x88>)
 8005572:	681e      	ldr	r6, [r3, #0]
 8005574:	69b3      	ldr	r3, [r6, #24]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d102      	bne.n	8005580 <__sfp+0x18>
 800557a:	0030      	movs	r0, r6
 800557c:	f7ff ffbc 	bl	80054f8 <__sinit>
 8005580:	3648      	adds	r6, #72	; 0x48
 8005582:	68b4      	ldr	r4, [r6, #8]
 8005584:	6873      	ldr	r3, [r6, #4]
 8005586:	3b01      	subs	r3, #1
 8005588:	d504      	bpl.n	8005594 <__sfp+0x2c>
 800558a:	6833      	ldr	r3, [r6, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d022      	beq.n	80055d6 <__sfp+0x6e>
 8005590:	6836      	ldr	r6, [r6, #0]
 8005592:	e7f6      	b.n	8005582 <__sfp+0x1a>
 8005594:	220c      	movs	r2, #12
 8005596:	5ea5      	ldrsh	r5, [r4, r2]
 8005598:	2d00      	cmp	r5, #0
 800559a:	d11a      	bne.n	80055d2 <__sfp+0x6a>
 800559c:	0020      	movs	r0, r4
 800559e:	4b15      	ldr	r3, [pc, #84]	; (80055f4 <__sfp+0x8c>)
 80055a0:	3058      	adds	r0, #88	; 0x58
 80055a2:	60e3      	str	r3, [r4, #12]
 80055a4:	6665      	str	r5, [r4, #100]	; 0x64
 80055a6:	f000 f847 	bl	8005638 <__retarget_lock_init_recursive>
 80055aa:	f7ff ff8d 	bl	80054c8 <__sfp_lock_release>
 80055ae:	0020      	movs	r0, r4
 80055b0:	2208      	movs	r2, #8
 80055b2:	0029      	movs	r1, r5
 80055b4:	6025      	str	r5, [r4, #0]
 80055b6:	60a5      	str	r5, [r4, #8]
 80055b8:	6065      	str	r5, [r4, #4]
 80055ba:	6125      	str	r5, [r4, #16]
 80055bc:	6165      	str	r5, [r4, #20]
 80055be:	61a5      	str	r5, [r4, #24]
 80055c0:	305c      	adds	r0, #92	; 0x5c
 80055c2:	f7ff fcf9 	bl	8004fb8 <memset>
 80055c6:	6365      	str	r5, [r4, #52]	; 0x34
 80055c8:	63a5      	str	r5, [r4, #56]	; 0x38
 80055ca:	64a5      	str	r5, [r4, #72]	; 0x48
 80055cc:	64e5      	str	r5, [r4, #76]	; 0x4c
 80055ce:	0020      	movs	r0, r4
 80055d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055d2:	3468      	adds	r4, #104	; 0x68
 80055d4:	e7d7      	b.n	8005586 <__sfp+0x1e>
 80055d6:	2104      	movs	r1, #4
 80055d8:	0038      	movs	r0, r7
 80055da:	f7ff ff57 	bl	800548c <__sfmoreglue>
 80055de:	1e04      	subs	r4, r0, #0
 80055e0:	6030      	str	r0, [r6, #0]
 80055e2:	d1d5      	bne.n	8005590 <__sfp+0x28>
 80055e4:	f7ff ff70 	bl	80054c8 <__sfp_lock_release>
 80055e8:	230c      	movs	r3, #12
 80055ea:	603b      	str	r3, [r7, #0]
 80055ec:	e7ef      	b.n	80055ce <__sfp+0x66>
 80055ee:	46c0      	nop			; (mov r8, r8)
 80055f0:	080061b4 	.word	0x080061b4
 80055f4:	ffff0001 	.word	0xffff0001

080055f8 <_fwalk_reent>:
 80055f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055fa:	0004      	movs	r4, r0
 80055fc:	0006      	movs	r6, r0
 80055fe:	2700      	movs	r7, #0
 8005600:	9101      	str	r1, [sp, #4]
 8005602:	3448      	adds	r4, #72	; 0x48
 8005604:	6863      	ldr	r3, [r4, #4]
 8005606:	68a5      	ldr	r5, [r4, #8]
 8005608:	9300      	str	r3, [sp, #0]
 800560a:	9b00      	ldr	r3, [sp, #0]
 800560c:	3b01      	subs	r3, #1
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	d504      	bpl.n	800561c <_fwalk_reent+0x24>
 8005612:	6824      	ldr	r4, [r4, #0]
 8005614:	2c00      	cmp	r4, #0
 8005616:	d1f5      	bne.n	8005604 <_fwalk_reent+0xc>
 8005618:	0038      	movs	r0, r7
 800561a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800561c:	89ab      	ldrh	r3, [r5, #12]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d908      	bls.n	8005634 <_fwalk_reent+0x3c>
 8005622:	220e      	movs	r2, #14
 8005624:	5eab      	ldrsh	r3, [r5, r2]
 8005626:	3301      	adds	r3, #1
 8005628:	d004      	beq.n	8005634 <_fwalk_reent+0x3c>
 800562a:	0029      	movs	r1, r5
 800562c:	0030      	movs	r0, r6
 800562e:	9b01      	ldr	r3, [sp, #4]
 8005630:	4798      	blx	r3
 8005632:	4307      	orrs	r7, r0
 8005634:	3568      	adds	r5, #104	; 0x68
 8005636:	e7e8      	b.n	800560a <_fwalk_reent+0x12>

08005638 <__retarget_lock_init_recursive>:
 8005638:	4770      	bx	lr

0800563a <__retarget_lock_acquire_recursive>:
 800563a:	4770      	bx	lr

0800563c <__retarget_lock_release_recursive>:
 800563c:	4770      	bx	lr
	...

08005640 <__swhatbuf_r>:
 8005640:	b570      	push	{r4, r5, r6, lr}
 8005642:	000e      	movs	r6, r1
 8005644:	001d      	movs	r5, r3
 8005646:	230e      	movs	r3, #14
 8005648:	5ec9      	ldrsh	r1, [r1, r3]
 800564a:	0014      	movs	r4, r2
 800564c:	b096      	sub	sp, #88	; 0x58
 800564e:	2900      	cmp	r1, #0
 8005650:	da08      	bge.n	8005664 <__swhatbuf_r+0x24>
 8005652:	220c      	movs	r2, #12
 8005654:	5eb3      	ldrsh	r3, [r6, r2]
 8005656:	2200      	movs	r2, #0
 8005658:	602a      	str	r2, [r5, #0]
 800565a:	061b      	lsls	r3, r3, #24
 800565c:	d411      	bmi.n	8005682 <__swhatbuf_r+0x42>
 800565e:	2380      	movs	r3, #128	; 0x80
 8005660:	00db      	lsls	r3, r3, #3
 8005662:	e00f      	b.n	8005684 <__swhatbuf_r+0x44>
 8005664:	466a      	mov	r2, sp
 8005666:	f000 fca1 	bl	8005fac <_fstat_r>
 800566a:	2800      	cmp	r0, #0
 800566c:	dbf1      	blt.n	8005652 <__swhatbuf_r+0x12>
 800566e:	23f0      	movs	r3, #240	; 0xf0
 8005670:	9901      	ldr	r1, [sp, #4]
 8005672:	021b      	lsls	r3, r3, #8
 8005674:	4019      	ands	r1, r3
 8005676:	4b05      	ldr	r3, [pc, #20]	; (800568c <__swhatbuf_r+0x4c>)
 8005678:	18c9      	adds	r1, r1, r3
 800567a:	424b      	negs	r3, r1
 800567c:	4159      	adcs	r1, r3
 800567e:	6029      	str	r1, [r5, #0]
 8005680:	e7ed      	b.n	800565e <__swhatbuf_r+0x1e>
 8005682:	2340      	movs	r3, #64	; 0x40
 8005684:	2000      	movs	r0, #0
 8005686:	6023      	str	r3, [r4, #0]
 8005688:	b016      	add	sp, #88	; 0x58
 800568a:	bd70      	pop	{r4, r5, r6, pc}
 800568c:	ffffe000 	.word	0xffffe000

08005690 <__smakebuf_r>:
 8005690:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005692:	2602      	movs	r6, #2
 8005694:	898b      	ldrh	r3, [r1, #12]
 8005696:	0005      	movs	r5, r0
 8005698:	000c      	movs	r4, r1
 800569a:	4233      	tst	r3, r6
 800569c:	d006      	beq.n	80056ac <__smakebuf_r+0x1c>
 800569e:	0023      	movs	r3, r4
 80056a0:	3347      	adds	r3, #71	; 0x47
 80056a2:	6023      	str	r3, [r4, #0]
 80056a4:	6123      	str	r3, [r4, #16]
 80056a6:	2301      	movs	r3, #1
 80056a8:	6163      	str	r3, [r4, #20]
 80056aa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80056ac:	466a      	mov	r2, sp
 80056ae:	ab01      	add	r3, sp, #4
 80056b0:	f7ff ffc6 	bl	8005640 <__swhatbuf_r>
 80056b4:	9900      	ldr	r1, [sp, #0]
 80056b6:	0007      	movs	r7, r0
 80056b8:	0028      	movs	r0, r5
 80056ba:	f000 f899 	bl	80057f0 <_malloc_r>
 80056be:	2800      	cmp	r0, #0
 80056c0:	d108      	bne.n	80056d4 <__smakebuf_r+0x44>
 80056c2:	220c      	movs	r2, #12
 80056c4:	5ea3      	ldrsh	r3, [r4, r2]
 80056c6:	059a      	lsls	r2, r3, #22
 80056c8:	d4ef      	bmi.n	80056aa <__smakebuf_r+0x1a>
 80056ca:	2203      	movs	r2, #3
 80056cc:	4393      	bics	r3, r2
 80056ce:	431e      	orrs	r6, r3
 80056d0:	81a6      	strh	r6, [r4, #12]
 80056d2:	e7e4      	b.n	800569e <__smakebuf_r+0xe>
 80056d4:	4b0f      	ldr	r3, [pc, #60]	; (8005714 <__smakebuf_r+0x84>)
 80056d6:	62ab      	str	r3, [r5, #40]	; 0x28
 80056d8:	2380      	movs	r3, #128	; 0x80
 80056da:	89a2      	ldrh	r2, [r4, #12]
 80056dc:	6020      	str	r0, [r4, #0]
 80056de:	4313      	orrs	r3, r2
 80056e0:	81a3      	strh	r3, [r4, #12]
 80056e2:	9b00      	ldr	r3, [sp, #0]
 80056e4:	6120      	str	r0, [r4, #16]
 80056e6:	6163      	str	r3, [r4, #20]
 80056e8:	9b01      	ldr	r3, [sp, #4]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00d      	beq.n	800570a <__smakebuf_r+0x7a>
 80056ee:	0028      	movs	r0, r5
 80056f0:	230e      	movs	r3, #14
 80056f2:	5ee1      	ldrsh	r1, [r4, r3]
 80056f4:	f000 fc6c 	bl	8005fd0 <_isatty_r>
 80056f8:	2800      	cmp	r0, #0
 80056fa:	d006      	beq.n	800570a <__smakebuf_r+0x7a>
 80056fc:	2203      	movs	r2, #3
 80056fe:	89a3      	ldrh	r3, [r4, #12]
 8005700:	4393      	bics	r3, r2
 8005702:	001a      	movs	r2, r3
 8005704:	2301      	movs	r3, #1
 8005706:	4313      	orrs	r3, r2
 8005708:	81a3      	strh	r3, [r4, #12]
 800570a:	89a0      	ldrh	r0, [r4, #12]
 800570c:	4307      	orrs	r7, r0
 800570e:	81a7      	strh	r7, [r4, #12]
 8005710:	e7cb      	b.n	80056aa <__smakebuf_r+0x1a>
 8005712:	46c0      	nop			; (mov r8, r8)
 8005714:	0800547d 	.word	0x0800547d

08005718 <_free_r>:
 8005718:	b570      	push	{r4, r5, r6, lr}
 800571a:	0005      	movs	r5, r0
 800571c:	2900      	cmp	r1, #0
 800571e:	d010      	beq.n	8005742 <_free_r+0x2a>
 8005720:	1f0c      	subs	r4, r1, #4
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	da00      	bge.n	800572a <_free_r+0x12>
 8005728:	18e4      	adds	r4, r4, r3
 800572a:	0028      	movs	r0, r5
 800572c:	f000 fc9e 	bl	800606c <__malloc_lock>
 8005730:	4a1d      	ldr	r2, [pc, #116]	; (80057a8 <_free_r+0x90>)
 8005732:	6813      	ldr	r3, [r2, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d105      	bne.n	8005744 <_free_r+0x2c>
 8005738:	6063      	str	r3, [r4, #4]
 800573a:	6014      	str	r4, [r2, #0]
 800573c:	0028      	movs	r0, r5
 800573e:	f000 fc9d 	bl	800607c <__malloc_unlock>
 8005742:	bd70      	pop	{r4, r5, r6, pc}
 8005744:	42a3      	cmp	r3, r4
 8005746:	d908      	bls.n	800575a <_free_r+0x42>
 8005748:	6821      	ldr	r1, [r4, #0]
 800574a:	1860      	adds	r0, r4, r1
 800574c:	4283      	cmp	r3, r0
 800574e:	d1f3      	bne.n	8005738 <_free_r+0x20>
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	1841      	adds	r1, r0, r1
 8005756:	6021      	str	r1, [r4, #0]
 8005758:	e7ee      	b.n	8005738 <_free_r+0x20>
 800575a:	001a      	movs	r2, r3
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d001      	beq.n	8005766 <_free_r+0x4e>
 8005762:	42a3      	cmp	r3, r4
 8005764:	d9f9      	bls.n	800575a <_free_r+0x42>
 8005766:	6811      	ldr	r1, [r2, #0]
 8005768:	1850      	adds	r0, r2, r1
 800576a:	42a0      	cmp	r0, r4
 800576c:	d10b      	bne.n	8005786 <_free_r+0x6e>
 800576e:	6820      	ldr	r0, [r4, #0]
 8005770:	1809      	adds	r1, r1, r0
 8005772:	1850      	adds	r0, r2, r1
 8005774:	6011      	str	r1, [r2, #0]
 8005776:	4283      	cmp	r3, r0
 8005778:	d1e0      	bne.n	800573c <_free_r+0x24>
 800577a:	6818      	ldr	r0, [r3, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	1841      	adds	r1, r0, r1
 8005780:	6011      	str	r1, [r2, #0]
 8005782:	6053      	str	r3, [r2, #4]
 8005784:	e7da      	b.n	800573c <_free_r+0x24>
 8005786:	42a0      	cmp	r0, r4
 8005788:	d902      	bls.n	8005790 <_free_r+0x78>
 800578a:	230c      	movs	r3, #12
 800578c:	602b      	str	r3, [r5, #0]
 800578e:	e7d5      	b.n	800573c <_free_r+0x24>
 8005790:	6821      	ldr	r1, [r4, #0]
 8005792:	1860      	adds	r0, r4, r1
 8005794:	4283      	cmp	r3, r0
 8005796:	d103      	bne.n	80057a0 <_free_r+0x88>
 8005798:	6818      	ldr	r0, [r3, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	1841      	adds	r1, r0, r1
 800579e:	6021      	str	r1, [r4, #0]
 80057a0:	6063      	str	r3, [r4, #4]
 80057a2:	6054      	str	r4, [r2, #4]
 80057a4:	e7ca      	b.n	800573c <_free_r+0x24>
 80057a6:	46c0      	nop			; (mov r8, r8)
 80057a8:	20000900 	.word	0x20000900

080057ac <sbrk_aligned>:
 80057ac:	b570      	push	{r4, r5, r6, lr}
 80057ae:	4e0f      	ldr	r6, [pc, #60]	; (80057ec <sbrk_aligned+0x40>)
 80057b0:	000d      	movs	r5, r1
 80057b2:	6831      	ldr	r1, [r6, #0]
 80057b4:	0004      	movs	r4, r0
 80057b6:	2900      	cmp	r1, #0
 80057b8:	d102      	bne.n	80057c0 <sbrk_aligned+0x14>
 80057ba:	f000 fb73 	bl	8005ea4 <_sbrk_r>
 80057be:	6030      	str	r0, [r6, #0]
 80057c0:	0029      	movs	r1, r5
 80057c2:	0020      	movs	r0, r4
 80057c4:	f000 fb6e 	bl	8005ea4 <_sbrk_r>
 80057c8:	1c43      	adds	r3, r0, #1
 80057ca:	d00a      	beq.n	80057e2 <sbrk_aligned+0x36>
 80057cc:	2303      	movs	r3, #3
 80057ce:	1cc5      	adds	r5, r0, #3
 80057d0:	439d      	bics	r5, r3
 80057d2:	42a8      	cmp	r0, r5
 80057d4:	d007      	beq.n	80057e6 <sbrk_aligned+0x3a>
 80057d6:	1a29      	subs	r1, r5, r0
 80057d8:	0020      	movs	r0, r4
 80057da:	f000 fb63 	bl	8005ea4 <_sbrk_r>
 80057de:	1c43      	adds	r3, r0, #1
 80057e0:	d101      	bne.n	80057e6 <sbrk_aligned+0x3a>
 80057e2:	2501      	movs	r5, #1
 80057e4:	426d      	negs	r5, r5
 80057e6:	0028      	movs	r0, r5
 80057e8:	bd70      	pop	{r4, r5, r6, pc}
 80057ea:	46c0      	nop			; (mov r8, r8)
 80057ec:	20000904 	.word	0x20000904

080057f0 <_malloc_r>:
 80057f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057f2:	2203      	movs	r2, #3
 80057f4:	1ccb      	adds	r3, r1, #3
 80057f6:	4393      	bics	r3, r2
 80057f8:	3308      	adds	r3, #8
 80057fa:	0006      	movs	r6, r0
 80057fc:	001f      	movs	r7, r3
 80057fe:	2b0c      	cmp	r3, #12
 8005800:	d232      	bcs.n	8005868 <_malloc_r+0x78>
 8005802:	270c      	movs	r7, #12
 8005804:	42b9      	cmp	r1, r7
 8005806:	d831      	bhi.n	800586c <_malloc_r+0x7c>
 8005808:	0030      	movs	r0, r6
 800580a:	f000 fc2f 	bl	800606c <__malloc_lock>
 800580e:	4d32      	ldr	r5, [pc, #200]	; (80058d8 <_malloc_r+0xe8>)
 8005810:	682b      	ldr	r3, [r5, #0]
 8005812:	001c      	movs	r4, r3
 8005814:	2c00      	cmp	r4, #0
 8005816:	d12e      	bne.n	8005876 <_malloc_r+0x86>
 8005818:	0039      	movs	r1, r7
 800581a:	0030      	movs	r0, r6
 800581c:	f7ff ffc6 	bl	80057ac <sbrk_aligned>
 8005820:	0004      	movs	r4, r0
 8005822:	1c43      	adds	r3, r0, #1
 8005824:	d11e      	bne.n	8005864 <_malloc_r+0x74>
 8005826:	682c      	ldr	r4, [r5, #0]
 8005828:	0025      	movs	r5, r4
 800582a:	2d00      	cmp	r5, #0
 800582c:	d14a      	bne.n	80058c4 <_malloc_r+0xd4>
 800582e:	6823      	ldr	r3, [r4, #0]
 8005830:	0029      	movs	r1, r5
 8005832:	18e3      	adds	r3, r4, r3
 8005834:	0030      	movs	r0, r6
 8005836:	9301      	str	r3, [sp, #4]
 8005838:	f000 fb34 	bl	8005ea4 <_sbrk_r>
 800583c:	9b01      	ldr	r3, [sp, #4]
 800583e:	4283      	cmp	r3, r0
 8005840:	d143      	bne.n	80058ca <_malloc_r+0xda>
 8005842:	6823      	ldr	r3, [r4, #0]
 8005844:	3703      	adds	r7, #3
 8005846:	1aff      	subs	r7, r7, r3
 8005848:	2303      	movs	r3, #3
 800584a:	439f      	bics	r7, r3
 800584c:	3708      	adds	r7, #8
 800584e:	2f0c      	cmp	r7, #12
 8005850:	d200      	bcs.n	8005854 <_malloc_r+0x64>
 8005852:	270c      	movs	r7, #12
 8005854:	0039      	movs	r1, r7
 8005856:	0030      	movs	r0, r6
 8005858:	f7ff ffa8 	bl	80057ac <sbrk_aligned>
 800585c:	1c43      	adds	r3, r0, #1
 800585e:	d034      	beq.n	80058ca <_malloc_r+0xda>
 8005860:	6823      	ldr	r3, [r4, #0]
 8005862:	19df      	adds	r7, r3, r7
 8005864:	6027      	str	r7, [r4, #0]
 8005866:	e013      	b.n	8005890 <_malloc_r+0xa0>
 8005868:	2b00      	cmp	r3, #0
 800586a:	dacb      	bge.n	8005804 <_malloc_r+0x14>
 800586c:	230c      	movs	r3, #12
 800586e:	2500      	movs	r5, #0
 8005870:	6033      	str	r3, [r6, #0]
 8005872:	0028      	movs	r0, r5
 8005874:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005876:	6822      	ldr	r2, [r4, #0]
 8005878:	1bd1      	subs	r1, r2, r7
 800587a:	d420      	bmi.n	80058be <_malloc_r+0xce>
 800587c:	290b      	cmp	r1, #11
 800587e:	d917      	bls.n	80058b0 <_malloc_r+0xc0>
 8005880:	19e2      	adds	r2, r4, r7
 8005882:	6027      	str	r7, [r4, #0]
 8005884:	42a3      	cmp	r3, r4
 8005886:	d111      	bne.n	80058ac <_malloc_r+0xbc>
 8005888:	602a      	str	r2, [r5, #0]
 800588a:	6863      	ldr	r3, [r4, #4]
 800588c:	6011      	str	r1, [r2, #0]
 800588e:	6053      	str	r3, [r2, #4]
 8005890:	0030      	movs	r0, r6
 8005892:	0025      	movs	r5, r4
 8005894:	f000 fbf2 	bl	800607c <__malloc_unlock>
 8005898:	2207      	movs	r2, #7
 800589a:	350b      	adds	r5, #11
 800589c:	1d23      	adds	r3, r4, #4
 800589e:	4395      	bics	r5, r2
 80058a0:	1aea      	subs	r2, r5, r3
 80058a2:	429d      	cmp	r5, r3
 80058a4:	d0e5      	beq.n	8005872 <_malloc_r+0x82>
 80058a6:	1b5b      	subs	r3, r3, r5
 80058a8:	50a3      	str	r3, [r4, r2]
 80058aa:	e7e2      	b.n	8005872 <_malloc_r+0x82>
 80058ac:	605a      	str	r2, [r3, #4]
 80058ae:	e7ec      	b.n	800588a <_malloc_r+0x9a>
 80058b0:	6862      	ldr	r2, [r4, #4]
 80058b2:	42a3      	cmp	r3, r4
 80058b4:	d101      	bne.n	80058ba <_malloc_r+0xca>
 80058b6:	602a      	str	r2, [r5, #0]
 80058b8:	e7ea      	b.n	8005890 <_malloc_r+0xa0>
 80058ba:	605a      	str	r2, [r3, #4]
 80058bc:	e7e8      	b.n	8005890 <_malloc_r+0xa0>
 80058be:	0023      	movs	r3, r4
 80058c0:	6864      	ldr	r4, [r4, #4]
 80058c2:	e7a7      	b.n	8005814 <_malloc_r+0x24>
 80058c4:	002c      	movs	r4, r5
 80058c6:	686d      	ldr	r5, [r5, #4]
 80058c8:	e7af      	b.n	800582a <_malloc_r+0x3a>
 80058ca:	230c      	movs	r3, #12
 80058cc:	0030      	movs	r0, r6
 80058ce:	6033      	str	r3, [r6, #0]
 80058d0:	f000 fbd4 	bl	800607c <__malloc_unlock>
 80058d4:	e7cd      	b.n	8005872 <_malloc_r+0x82>
 80058d6:	46c0      	nop			; (mov r8, r8)
 80058d8:	20000900 	.word	0x20000900

080058dc <__ssputs_r>:
 80058dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058de:	688e      	ldr	r6, [r1, #8]
 80058e0:	b085      	sub	sp, #20
 80058e2:	0007      	movs	r7, r0
 80058e4:	000c      	movs	r4, r1
 80058e6:	9203      	str	r2, [sp, #12]
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	429e      	cmp	r6, r3
 80058ec:	d83c      	bhi.n	8005968 <__ssputs_r+0x8c>
 80058ee:	2390      	movs	r3, #144	; 0x90
 80058f0:	898a      	ldrh	r2, [r1, #12]
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	421a      	tst	r2, r3
 80058f6:	d034      	beq.n	8005962 <__ssputs_r+0x86>
 80058f8:	6909      	ldr	r1, [r1, #16]
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	6960      	ldr	r0, [r4, #20]
 80058fe:	1a5b      	subs	r3, r3, r1
 8005900:	9302      	str	r3, [sp, #8]
 8005902:	2303      	movs	r3, #3
 8005904:	4343      	muls	r3, r0
 8005906:	0fdd      	lsrs	r5, r3, #31
 8005908:	18ed      	adds	r5, r5, r3
 800590a:	9b01      	ldr	r3, [sp, #4]
 800590c:	9802      	ldr	r0, [sp, #8]
 800590e:	3301      	adds	r3, #1
 8005910:	181b      	adds	r3, r3, r0
 8005912:	106d      	asrs	r5, r5, #1
 8005914:	42ab      	cmp	r3, r5
 8005916:	d900      	bls.n	800591a <__ssputs_r+0x3e>
 8005918:	001d      	movs	r5, r3
 800591a:	0553      	lsls	r3, r2, #21
 800591c:	d532      	bpl.n	8005984 <__ssputs_r+0xa8>
 800591e:	0029      	movs	r1, r5
 8005920:	0038      	movs	r0, r7
 8005922:	f7ff ff65 	bl	80057f0 <_malloc_r>
 8005926:	1e06      	subs	r6, r0, #0
 8005928:	d109      	bne.n	800593e <__ssputs_r+0x62>
 800592a:	230c      	movs	r3, #12
 800592c:	603b      	str	r3, [r7, #0]
 800592e:	2340      	movs	r3, #64	; 0x40
 8005930:	2001      	movs	r0, #1
 8005932:	89a2      	ldrh	r2, [r4, #12]
 8005934:	4240      	negs	r0, r0
 8005936:	4313      	orrs	r3, r2
 8005938:	81a3      	strh	r3, [r4, #12]
 800593a:	b005      	add	sp, #20
 800593c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800593e:	9a02      	ldr	r2, [sp, #8]
 8005940:	6921      	ldr	r1, [r4, #16]
 8005942:	f000 fb76 	bl	8006032 <memcpy>
 8005946:	89a3      	ldrh	r3, [r4, #12]
 8005948:	4a14      	ldr	r2, [pc, #80]	; (800599c <__ssputs_r+0xc0>)
 800594a:	401a      	ands	r2, r3
 800594c:	2380      	movs	r3, #128	; 0x80
 800594e:	4313      	orrs	r3, r2
 8005950:	81a3      	strh	r3, [r4, #12]
 8005952:	9b02      	ldr	r3, [sp, #8]
 8005954:	6126      	str	r6, [r4, #16]
 8005956:	18f6      	adds	r6, r6, r3
 8005958:	6026      	str	r6, [r4, #0]
 800595a:	6165      	str	r5, [r4, #20]
 800595c:	9e01      	ldr	r6, [sp, #4]
 800595e:	1aed      	subs	r5, r5, r3
 8005960:	60a5      	str	r5, [r4, #8]
 8005962:	9b01      	ldr	r3, [sp, #4]
 8005964:	429e      	cmp	r6, r3
 8005966:	d900      	bls.n	800596a <__ssputs_r+0x8e>
 8005968:	9e01      	ldr	r6, [sp, #4]
 800596a:	0032      	movs	r2, r6
 800596c:	9903      	ldr	r1, [sp, #12]
 800596e:	6820      	ldr	r0, [r4, #0]
 8005970:	f000 fb68 	bl	8006044 <memmove>
 8005974:	68a3      	ldr	r3, [r4, #8]
 8005976:	2000      	movs	r0, #0
 8005978:	1b9b      	subs	r3, r3, r6
 800597a:	60a3      	str	r3, [r4, #8]
 800597c:	6823      	ldr	r3, [r4, #0]
 800597e:	199e      	adds	r6, r3, r6
 8005980:	6026      	str	r6, [r4, #0]
 8005982:	e7da      	b.n	800593a <__ssputs_r+0x5e>
 8005984:	002a      	movs	r2, r5
 8005986:	0038      	movs	r0, r7
 8005988:	f000 fb80 	bl	800608c <_realloc_r>
 800598c:	1e06      	subs	r6, r0, #0
 800598e:	d1e0      	bne.n	8005952 <__ssputs_r+0x76>
 8005990:	0038      	movs	r0, r7
 8005992:	6921      	ldr	r1, [r4, #16]
 8005994:	f7ff fec0 	bl	8005718 <_free_r>
 8005998:	e7c7      	b.n	800592a <__ssputs_r+0x4e>
 800599a:	46c0      	nop			; (mov r8, r8)
 800599c:	fffffb7f 	.word	0xfffffb7f

080059a0 <_svfiprintf_r>:
 80059a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059a2:	b0a1      	sub	sp, #132	; 0x84
 80059a4:	9003      	str	r0, [sp, #12]
 80059a6:	001d      	movs	r5, r3
 80059a8:	898b      	ldrh	r3, [r1, #12]
 80059aa:	000f      	movs	r7, r1
 80059ac:	0016      	movs	r6, r2
 80059ae:	061b      	lsls	r3, r3, #24
 80059b0:	d511      	bpl.n	80059d6 <_svfiprintf_r+0x36>
 80059b2:	690b      	ldr	r3, [r1, #16]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10e      	bne.n	80059d6 <_svfiprintf_r+0x36>
 80059b8:	2140      	movs	r1, #64	; 0x40
 80059ba:	f7ff ff19 	bl	80057f0 <_malloc_r>
 80059be:	6038      	str	r0, [r7, #0]
 80059c0:	6138      	str	r0, [r7, #16]
 80059c2:	2800      	cmp	r0, #0
 80059c4:	d105      	bne.n	80059d2 <_svfiprintf_r+0x32>
 80059c6:	230c      	movs	r3, #12
 80059c8:	9a03      	ldr	r2, [sp, #12]
 80059ca:	3801      	subs	r0, #1
 80059cc:	6013      	str	r3, [r2, #0]
 80059ce:	b021      	add	sp, #132	; 0x84
 80059d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059d2:	2340      	movs	r3, #64	; 0x40
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	2300      	movs	r3, #0
 80059d8:	ac08      	add	r4, sp, #32
 80059da:	6163      	str	r3, [r4, #20]
 80059dc:	3320      	adds	r3, #32
 80059de:	7663      	strb	r3, [r4, #25]
 80059e0:	3310      	adds	r3, #16
 80059e2:	76a3      	strb	r3, [r4, #26]
 80059e4:	9507      	str	r5, [sp, #28]
 80059e6:	0035      	movs	r5, r6
 80059e8:	782b      	ldrb	r3, [r5, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d001      	beq.n	80059f2 <_svfiprintf_r+0x52>
 80059ee:	2b25      	cmp	r3, #37	; 0x25
 80059f0:	d147      	bne.n	8005a82 <_svfiprintf_r+0xe2>
 80059f2:	1bab      	subs	r3, r5, r6
 80059f4:	9305      	str	r3, [sp, #20]
 80059f6:	42b5      	cmp	r5, r6
 80059f8:	d00c      	beq.n	8005a14 <_svfiprintf_r+0x74>
 80059fa:	0032      	movs	r2, r6
 80059fc:	0039      	movs	r1, r7
 80059fe:	9803      	ldr	r0, [sp, #12]
 8005a00:	f7ff ff6c 	bl	80058dc <__ssputs_r>
 8005a04:	1c43      	adds	r3, r0, #1
 8005a06:	d100      	bne.n	8005a0a <_svfiprintf_r+0x6a>
 8005a08:	e0ae      	b.n	8005b68 <_svfiprintf_r+0x1c8>
 8005a0a:	6962      	ldr	r2, [r4, #20]
 8005a0c:	9b05      	ldr	r3, [sp, #20]
 8005a0e:	4694      	mov	ip, r2
 8005a10:	4463      	add	r3, ip
 8005a12:	6163      	str	r3, [r4, #20]
 8005a14:	782b      	ldrb	r3, [r5, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d100      	bne.n	8005a1c <_svfiprintf_r+0x7c>
 8005a1a:	e0a5      	b.n	8005b68 <_svfiprintf_r+0x1c8>
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	2300      	movs	r3, #0
 8005a20:	4252      	negs	r2, r2
 8005a22:	6062      	str	r2, [r4, #4]
 8005a24:	a904      	add	r1, sp, #16
 8005a26:	3254      	adds	r2, #84	; 0x54
 8005a28:	1852      	adds	r2, r2, r1
 8005a2a:	1c6e      	adds	r6, r5, #1
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	60e3      	str	r3, [r4, #12]
 8005a30:	60a3      	str	r3, [r4, #8]
 8005a32:	7013      	strb	r3, [r2, #0]
 8005a34:	65a3      	str	r3, [r4, #88]	; 0x58
 8005a36:	2205      	movs	r2, #5
 8005a38:	7831      	ldrb	r1, [r6, #0]
 8005a3a:	4854      	ldr	r0, [pc, #336]	; (8005b8c <_svfiprintf_r+0x1ec>)
 8005a3c:	f000 faee 	bl	800601c <memchr>
 8005a40:	1c75      	adds	r5, r6, #1
 8005a42:	2800      	cmp	r0, #0
 8005a44:	d11f      	bne.n	8005a86 <_svfiprintf_r+0xe6>
 8005a46:	6822      	ldr	r2, [r4, #0]
 8005a48:	06d3      	lsls	r3, r2, #27
 8005a4a:	d504      	bpl.n	8005a56 <_svfiprintf_r+0xb6>
 8005a4c:	2353      	movs	r3, #83	; 0x53
 8005a4e:	a904      	add	r1, sp, #16
 8005a50:	185b      	adds	r3, r3, r1
 8005a52:	2120      	movs	r1, #32
 8005a54:	7019      	strb	r1, [r3, #0]
 8005a56:	0713      	lsls	r3, r2, #28
 8005a58:	d504      	bpl.n	8005a64 <_svfiprintf_r+0xc4>
 8005a5a:	2353      	movs	r3, #83	; 0x53
 8005a5c:	a904      	add	r1, sp, #16
 8005a5e:	185b      	adds	r3, r3, r1
 8005a60:	212b      	movs	r1, #43	; 0x2b
 8005a62:	7019      	strb	r1, [r3, #0]
 8005a64:	7833      	ldrb	r3, [r6, #0]
 8005a66:	2b2a      	cmp	r3, #42	; 0x2a
 8005a68:	d016      	beq.n	8005a98 <_svfiprintf_r+0xf8>
 8005a6a:	0035      	movs	r5, r6
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	200a      	movs	r0, #10
 8005a70:	68e3      	ldr	r3, [r4, #12]
 8005a72:	782a      	ldrb	r2, [r5, #0]
 8005a74:	1c6e      	adds	r6, r5, #1
 8005a76:	3a30      	subs	r2, #48	; 0x30
 8005a78:	2a09      	cmp	r2, #9
 8005a7a:	d94e      	bls.n	8005b1a <_svfiprintf_r+0x17a>
 8005a7c:	2900      	cmp	r1, #0
 8005a7e:	d111      	bne.n	8005aa4 <_svfiprintf_r+0x104>
 8005a80:	e017      	b.n	8005ab2 <_svfiprintf_r+0x112>
 8005a82:	3501      	adds	r5, #1
 8005a84:	e7b0      	b.n	80059e8 <_svfiprintf_r+0x48>
 8005a86:	4b41      	ldr	r3, [pc, #260]	; (8005b8c <_svfiprintf_r+0x1ec>)
 8005a88:	6822      	ldr	r2, [r4, #0]
 8005a8a:	1ac0      	subs	r0, r0, r3
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	4083      	lsls	r3, r0
 8005a90:	4313      	orrs	r3, r2
 8005a92:	002e      	movs	r6, r5
 8005a94:	6023      	str	r3, [r4, #0]
 8005a96:	e7ce      	b.n	8005a36 <_svfiprintf_r+0x96>
 8005a98:	9b07      	ldr	r3, [sp, #28]
 8005a9a:	1d19      	adds	r1, r3, #4
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	9107      	str	r1, [sp, #28]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	db01      	blt.n	8005aa8 <_svfiprintf_r+0x108>
 8005aa4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005aa6:	e004      	b.n	8005ab2 <_svfiprintf_r+0x112>
 8005aa8:	425b      	negs	r3, r3
 8005aaa:	60e3      	str	r3, [r4, #12]
 8005aac:	2302      	movs	r3, #2
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	6023      	str	r3, [r4, #0]
 8005ab2:	782b      	ldrb	r3, [r5, #0]
 8005ab4:	2b2e      	cmp	r3, #46	; 0x2e
 8005ab6:	d10a      	bne.n	8005ace <_svfiprintf_r+0x12e>
 8005ab8:	786b      	ldrb	r3, [r5, #1]
 8005aba:	2b2a      	cmp	r3, #42	; 0x2a
 8005abc:	d135      	bne.n	8005b2a <_svfiprintf_r+0x18a>
 8005abe:	9b07      	ldr	r3, [sp, #28]
 8005ac0:	3502      	adds	r5, #2
 8005ac2:	1d1a      	adds	r2, r3, #4
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	9207      	str	r2, [sp, #28]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	db2b      	blt.n	8005b24 <_svfiprintf_r+0x184>
 8005acc:	9309      	str	r3, [sp, #36]	; 0x24
 8005ace:	4e30      	ldr	r6, [pc, #192]	; (8005b90 <_svfiprintf_r+0x1f0>)
 8005ad0:	2203      	movs	r2, #3
 8005ad2:	0030      	movs	r0, r6
 8005ad4:	7829      	ldrb	r1, [r5, #0]
 8005ad6:	f000 faa1 	bl	800601c <memchr>
 8005ada:	2800      	cmp	r0, #0
 8005adc:	d006      	beq.n	8005aec <_svfiprintf_r+0x14c>
 8005ade:	2340      	movs	r3, #64	; 0x40
 8005ae0:	1b80      	subs	r0, r0, r6
 8005ae2:	4083      	lsls	r3, r0
 8005ae4:	6822      	ldr	r2, [r4, #0]
 8005ae6:	3501      	adds	r5, #1
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	6023      	str	r3, [r4, #0]
 8005aec:	7829      	ldrb	r1, [r5, #0]
 8005aee:	2206      	movs	r2, #6
 8005af0:	4828      	ldr	r0, [pc, #160]	; (8005b94 <_svfiprintf_r+0x1f4>)
 8005af2:	1c6e      	adds	r6, r5, #1
 8005af4:	7621      	strb	r1, [r4, #24]
 8005af6:	f000 fa91 	bl	800601c <memchr>
 8005afa:	2800      	cmp	r0, #0
 8005afc:	d03c      	beq.n	8005b78 <_svfiprintf_r+0x1d8>
 8005afe:	4b26      	ldr	r3, [pc, #152]	; (8005b98 <_svfiprintf_r+0x1f8>)
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d125      	bne.n	8005b50 <_svfiprintf_r+0x1b0>
 8005b04:	2207      	movs	r2, #7
 8005b06:	9b07      	ldr	r3, [sp, #28]
 8005b08:	3307      	adds	r3, #7
 8005b0a:	4393      	bics	r3, r2
 8005b0c:	3308      	adds	r3, #8
 8005b0e:	9307      	str	r3, [sp, #28]
 8005b10:	6963      	ldr	r3, [r4, #20]
 8005b12:	9a04      	ldr	r2, [sp, #16]
 8005b14:	189b      	adds	r3, r3, r2
 8005b16:	6163      	str	r3, [r4, #20]
 8005b18:	e765      	b.n	80059e6 <_svfiprintf_r+0x46>
 8005b1a:	4343      	muls	r3, r0
 8005b1c:	0035      	movs	r5, r6
 8005b1e:	2101      	movs	r1, #1
 8005b20:	189b      	adds	r3, r3, r2
 8005b22:	e7a6      	b.n	8005a72 <_svfiprintf_r+0xd2>
 8005b24:	2301      	movs	r3, #1
 8005b26:	425b      	negs	r3, r3
 8005b28:	e7d0      	b.n	8005acc <_svfiprintf_r+0x12c>
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	200a      	movs	r0, #10
 8005b2e:	001a      	movs	r2, r3
 8005b30:	3501      	adds	r5, #1
 8005b32:	6063      	str	r3, [r4, #4]
 8005b34:	7829      	ldrb	r1, [r5, #0]
 8005b36:	1c6e      	adds	r6, r5, #1
 8005b38:	3930      	subs	r1, #48	; 0x30
 8005b3a:	2909      	cmp	r1, #9
 8005b3c:	d903      	bls.n	8005b46 <_svfiprintf_r+0x1a6>
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d0c5      	beq.n	8005ace <_svfiprintf_r+0x12e>
 8005b42:	9209      	str	r2, [sp, #36]	; 0x24
 8005b44:	e7c3      	b.n	8005ace <_svfiprintf_r+0x12e>
 8005b46:	4342      	muls	r2, r0
 8005b48:	0035      	movs	r5, r6
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	1852      	adds	r2, r2, r1
 8005b4e:	e7f1      	b.n	8005b34 <_svfiprintf_r+0x194>
 8005b50:	ab07      	add	r3, sp, #28
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	003a      	movs	r2, r7
 8005b56:	0021      	movs	r1, r4
 8005b58:	4b10      	ldr	r3, [pc, #64]	; (8005b9c <_svfiprintf_r+0x1fc>)
 8005b5a:	9803      	ldr	r0, [sp, #12]
 8005b5c:	e000      	b.n	8005b60 <_svfiprintf_r+0x1c0>
 8005b5e:	bf00      	nop
 8005b60:	9004      	str	r0, [sp, #16]
 8005b62:	9b04      	ldr	r3, [sp, #16]
 8005b64:	3301      	adds	r3, #1
 8005b66:	d1d3      	bne.n	8005b10 <_svfiprintf_r+0x170>
 8005b68:	89bb      	ldrh	r3, [r7, #12]
 8005b6a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005b6c:	065b      	lsls	r3, r3, #25
 8005b6e:	d400      	bmi.n	8005b72 <_svfiprintf_r+0x1d2>
 8005b70:	e72d      	b.n	80059ce <_svfiprintf_r+0x2e>
 8005b72:	2001      	movs	r0, #1
 8005b74:	4240      	negs	r0, r0
 8005b76:	e72a      	b.n	80059ce <_svfiprintf_r+0x2e>
 8005b78:	ab07      	add	r3, sp, #28
 8005b7a:	9300      	str	r3, [sp, #0]
 8005b7c:	003a      	movs	r2, r7
 8005b7e:	0021      	movs	r1, r4
 8005b80:	4b06      	ldr	r3, [pc, #24]	; (8005b9c <_svfiprintf_r+0x1fc>)
 8005b82:	9803      	ldr	r0, [sp, #12]
 8005b84:	f000 f87c 	bl	8005c80 <_printf_i>
 8005b88:	e7ea      	b.n	8005b60 <_svfiprintf_r+0x1c0>
 8005b8a:	46c0      	nop			; (mov r8, r8)
 8005b8c:	08006218 	.word	0x08006218
 8005b90:	0800621e 	.word	0x0800621e
 8005b94:	08006222 	.word	0x08006222
 8005b98:	00000000 	.word	0x00000000
 8005b9c:	080058dd 	.word	0x080058dd

08005ba0 <_printf_common>:
 8005ba0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ba2:	0015      	movs	r5, r2
 8005ba4:	9301      	str	r3, [sp, #4]
 8005ba6:	688a      	ldr	r2, [r1, #8]
 8005ba8:	690b      	ldr	r3, [r1, #16]
 8005baa:	000c      	movs	r4, r1
 8005bac:	9000      	str	r0, [sp, #0]
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	da00      	bge.n	8005bb4 <_printf_common+0x14>
 8005bb2:	0013      	movs	r3, r2
 8005bb4:	0022      	movs	r2, r4
 8005bb6:	602b      	str	r3, [r5, #0]
 8005bb8:	3243      	adds	r2, #67	; 0x43
 8005bba:	7812      	ldrb	r2, [r2, #0]
 8005bbc:	2a00      	cmp	r2, #0
 8005bbe:	d001      	beq.n	8005bc4 <_printf_common+0x24>
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	602b      	str	r3, [r5, #0]
 8005bc4:	6823      	ldr	r3, [r4, #0]
 8005bc6:	069b      	lsls	r3, r3, #26
 8005bc8:	d502      	bpl.n	8005bd0 <_printf_common+0x30>
 8005bca:	682b      	ldr	r3, [r5, #0]
 8005bcc:	3302      	adds	r3, #2
 8005bce:	602b      	str	r3, [r5, #0]
 8005bd0:	6822      	ldr	r2, [r4, #0]
 8005bd2:	2306      	movs	r3, #6
 8005bd4:	0017      	movs	r7, r2
 8005bd6:	401f      	ands	r7, r3
 8005bd8:	421a      	tst	r2, r3
 8005bda:	d027      	beq.n	8005c2c <_printf_common+0x8c>
 8005bdc:	0023      	movs	r3, r4
 8005bde:	3343      	adds	r3, #67	; 0x43
 8005be0:	781b      	ldrb	r3, [r3, #0]
 8005be2:	1e5a      	subs	r2, r3, #1
 8005be4:	4193      	sbcs	r3, r2
 8005be6:	6822      	ldr	r2, [r4, #0]
 8005be8:	0692      	lsls	r2, r2, #26
 8005bea:	d430      	bmi.n	8005c4e <_printf_common+0xae>
 8005bec:	0022      	movs	r2, r4
 8005bee:	9901      	ldr	r1, [sp, #4]
 8005bf0:	9800      	ldr	r0, [sp, #0]
 8005bf2:	9e08      	ldr	r6, [sp, #32]
 8005bf4:	3243      	adds	r2, #67	; 0x43
 8005bf6:	47b0      	blx	r6
 8005bf8:	1c43      	adds	r3, r0, #1
 8005bfa:	d025      	beq.n	8005c48 <_printf_common+0xa8>
 8005bfc:	2306      	movs	r3, #6
 8005bfe:	6820      	ldr	r0, [r4, #0]
 8005c00:	682a      	ldr	r2, [r5, #0]
 8005c02:	68e1      	ldr	r1, [r4, #12]
 8005c04:	2500      	movs	r5, #0
 8005c06:	4003      	ands	r3, r0
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d103      	bne.n	8005c14 <_printf_common+0x74>
 8005c0c:	1a8d      	subs	r5, r1, r2
 8005c0e:	43eb      	mvns	r3, r5
 8005c10:	17db      	asrs	r3, r3, #31
 8005c12:	401d      	ands	r5, r3
 8005c14:	68a3      	ldr	r3, [r4, #8]
 8005c16:	6922      	ldr	r2, [r4, #16]
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	dd01      	ble.n	8005c20 <_printf_common+0x80>
 8005c1c:	1a9b      	subs	r3, r3, r2
 8005c1e:	18ed      	adds	r5, r5, r3
 8005c20:	2700      	movs	r7, #0
 8005c22:	42bd      	cmp	r5, r7
 8005c24:	d120      	bne.n	8005c68 <_printf_common+0xc8>
 8005c26:	2000      	movs	r0, #0
 8005c28:	e010      	b.n	8005c4c <_printf_common+0xac>
 8005c2a:	3701      	adds	r7, #1
 8005c2c:	68e3      	ldr	r3, [r4, #12]
 8005c2e:	682a      	ldr	r2, [r5, #0]
 8005c30:	1a9b      	subs	r3, r3, r2
 8005c32:	42bb      	cmp	r3, r7
 8005c34:	ddd2      	ble.n	8005bdc <_printf_common+0x3c>
 8005c36:	0022      	movs	r2, r4
 8005c38:	2301      	movs	r3, #1
 8005c3a:	9901      	ldr	r1, [sp, #4]
 8005c3c:	9800      	ldr	r0, [sp, #0]
 8005c3e:	9e08      	ldr	r6, [sp, #32]
 8005c40:	3219      	adds	r2, #25
 8005c42:	47b0      	blx	r6
 8005c44:	1c43      	adds	r3, r0, #1
 8005c46:	d1f0      	bne.n	8005c2a <_printf_common+0x8a>
 8005c48:	2001      	movs	r0, #1
 8005c4a:	4240      	negs	r0, r0
 8005c4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c4e:	2030      	movs	r0, #48	; 0x30
 8005c50:	18e1      	adds	r1, r4, r3
 8005c52:	3143      	adds	r1, #67	; 0x43
 8005c54:	7008      	strb	r0, [r1, #0]
 8005c56:	0021      	movs	r1, r4
 8005c58:	1c5a      	adds	r2, r3, #1
 8005c5a:	3145      	adds	r1, #69	; 0x45
 8005c5c:	7809      	ldrb	r1, [r1, #0]
 8005c5e:	18a2      	adds	r2, r4, r2
 8005c60:	3243      	adds	r2, #67	; 0x43
 8005c62:	3302      	adds	r3, #2
 8005c64:	7011      	strb	r1, [r2, #0]
 8005c66:	e7c1      	b.n	8005bec <_printf_common+0x4c>
 8005c68:	0022      	movs	r2, r4
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	9901      	ldr	r1, [sp, #4]
 8005c6e:	9800      	ldr	r0, [sp, #0]
 8005c70:	9e08      	ldr	r6, [sp, #32]
 8005c72:	321a      	adds	r2, #26
 8005c74:	47b0      	blx	r6
 8005c76:	1c43      	adds	r3, r0, #1
 8005c78:	d0e6      	beq.n	8005c48 <_printf_common+0xa8>
 8005c7a:	3701      	adds	r7, #1
 8005c7c:	e7d1      	b.n	8005c22 <_printf_common+0x82>
	...

08005c80 <_printf_i>:
 8005c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c82:	b08b      	sub	sp, #44	; 0x2c
 8005c84:	9206      	str	r2, [sp, #24]
 8005c86:	000a      	movs	r2, r1
 8005c88:	3243      	adds	r2, #67	; 0x43
 8005c8a:	9307      	str	r3, [sp, #28]
 8005c8c:	9005      	str	r0, [sp, #20]
 8005c8e:	9204      	str	r2, [sp, #16]
 8005c90:	7e0a      	ldrb	r2, [r1, #24]
 8005c92:	000c      	movs	r4, r1
 8005c94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c96:	2a78      	cmp	r2, #120	; 0x78
 8005c98:	d807      	bhi.n	8005caa <_printf_i+0x2a>
 8005c9a:	2a62      	cmp	r2, #98	; 0x62
 8005c9c:	d809      	bhi.n	8005cb2 <_printf_i+0x32>
 8005c9e:	2a00      	cmp	r2, #0
 8005ca0:	d100      	bne.n	8005ca4 <_printf_i+0x24>
 8005ca2:	e0c1      	b.n	8005e28 <_printf_i+0x1a8>
 8005ca4:	2a58      	cmp	r2, #88	; 0x58
 8005ca6:	d100      	bne.n	8005caa <_printf_i+0x2a>
 8005ca8:	e08c      	b.n	8005dc4 <_printf_i+0x144>
 8005caa:	0026      	movs	r6, r4
 8005cac:	3642      	adds	r6, #66	; 0x42
 8005cae:	7032      	strb	r2, [r6, #0]
 8005cb0:	e022      	b.n	8005cf8 <_printf_i+0x78>
 8005cb2:	0010      	movs	r0, r2
 8005cb4:	3863      	subs	r0, #99	; 0x63
 8005cb6:	2815      	cmp	r0, #21
 8005cb8:	d8f7      	bhi.n	8005caa <_printf_i+0x2a>
 8005cba:	f7fa fa25 	bl	8000108 <__gnu_thumb1_case_shi>
 8005cbe:	0016      	.short	0x0016
 8005cc0:	fff6001f 	.word	0xfff6001f
 8005cc4:	fff6fff6 	.word	0xfff6fff6
 8005cc8:	001ffff6 	.word	0x001ffff6
 8005ccc:	fff6fff6 	.word	0xfff6fff6
 8005cd0:	fff6fff6 	.word	0xfff6fff6
 8005cd4:	003600a8 	.word	0x003600a8
 8005cd8:	fff6009a 	.word	0xfff6009a
 8005cdc:	00b9fff6 	.word	0x00b9fff6
 8005ce0:	0036fff6 	.word	0x0036fff6
 8005ce4:	fff6fff6 	.word	0xfff6fff6
 8005ce8:	009e      	.short	0x009e
 8005cea:	0026      	movs	r6, r4
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	3642      	adds	r6, #66	; 0x42
 8005cf0:	1d11      	adds	r1, r2, #4
 8005cf2:	6019      	str	r1, [r3, #0]
 8005cf4:	6813      	ldr	r3, [r2, #0]
 8005cf6:	7033      	strb	r3, [r6, #0]
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e0a7      	b.n	8005e4c <_printf_i+0x1cc>
 8005cfc:	6808      	ldr	r0, [r1, #0]
 8005cfe:	6819      	ldr	r1, [r3, #0]
 8005d00:	1d0a      	adds	r2, r1, #4
 8005d02:	0605      	lsls	r5, r0, #24
 8005d04:	d50b      	bpl.n	8005d1e <_printf_i+0x9e>
 8005d06:	680d      	ldr	r5, [r1, #0]
 8005d08:	601a      	str	r2, [r3, #0]
 8005d0a:	2d00      	cmp	r5, #0
 8005d0c:	da03      	bge.n	8005d16 <_printf_i+0x96>
 8005d0e:	232d      	movs	r3, #45	; 0x2d
 8005d10:	9a04      	ldr	r2, [sp, #16]
 8005d12:	426d      	negs	r5, r5
 8005d14:	7013      	strb	r3, [r2, #0]
 8005d16:	4b61      	ldr	r3, [pc, #388]	; (8005e9c <_printf_i+0x21c>)
 8005d18:	270a      	movs	r7, #10
 8005d1a:	9303      	str	r3, [sp, #12]
 8005d1c:	e01b      	b.n	8005d56 <_printf_i+0xd6>
 8005d1e:	680d      	ldr	r5, [r1, #0]
 8005d20:	601a      	str	r2, [r3, #0]
 8005d22:	0641      	lsls	r1, r0, #25
 8005d24:	d5f1      	bpl.n	8005d0a <_printf_i+0x8a>
 8005d26:	b22d      	sxth	r5, r5
 8005d28:	e7ef      	b.n	8005d0a <_printf_i+0x8a>
 8005d2a:	680d      	ldr	r5, [r1, #0]
 8005d2c:	6819      	ldr	r1, [r3, #0]
 8005d2e:	1d08      	adds	r0, r1, #4
 8005d30:	6018      	str	r0, [r3, #0]
 8005d32:	062e      	lsls	r6, r5, #24
 8005d34:	d501      	bpl.n	8005d3a <_printf_i+0xba>
 8005d36:	680d      	ldr	r5, [r1, #0]
 8005d38:	e003      	b.n	8005d42 <_printf_i+0xc2>
 8005d3a:	066d      	lsls	r5, r5, #25
 8005d3c:	d5fb      	bpl.n	8005d36 <_printf_i+0xb6>
 8005d3e:	680d      	ldr	r5, [r1, #0]
 8005d40:	b2ad      	uxth	r5, r5
 8005d42:	4b56      	ldr	r3, [pc, #344]	; (8005e9c <_printf_i+0x21c>)
 8005d44:	2708      	movs	r7, #8
 8005d46:	9303      	str	r3, [sp, #12]
 8005d48:	2a6f      	cmp	r2, #111	; 0x6f
 8005d4a:	d000      	beq.n	8005d4e <_printf_i+0xce>
 8005d4c:	3702      	adds	r7, #2
 8005d4e:	0023      	movs	r3, r4
 8005d50:	2200      	movs	r2, #0
 8005d52:	3343      	adds	r3, #67	; 0x43
 8005d54:	701a      	strb	r2, [r3, #0]
 8005d56:	6863      	ldr	r3, [r4, #4]
 8005d58:	60a3      	str	r3, [r4, #8]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	db03      	blt.n	8005d66 <_printf_i+0xe6>
 8005d5e:	2204      	movs	r2, #4
 8005d60:	6821      	ldr	r1, [r4, #0]
 8005d62:	4391      	bics	r1, r2
 8005d64:	6021      	str	r1, [r4, #0]
 8005d66:	2d00      	cmp	r5, #0
 8005d68:	d102      	bne.n	8005d70 <_printf_i+0xf0>
 8005d6a:	9e04      	ldr	r6, [sp, #16]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00c      	beq.n	8005d8a <_printf_i+0x10a>
 8005d70:	9e04      	ldr	r6, [sp, #16]
 8005d72:	0028      	movs	r0, r5
 8005d74:	0039      	movs	r1, r7
 8005d76:	f7fa fa57 	bl	8000228 <__aeabi_uidivmod>
 8005d7a:	9b03      	ldr	r3, [sp, #12]
 8005d7c:	3e01      	subs	r6, #1
 8005d7e:	5c5b      	ldrb	r3, [r3, r1]
 8005d80:	7033      	strb	r3, [r6, #0]
 8005d82:	002b      	movs	r3, r5
 8005d84:	0005      	movs	r5, r0
 8005d86:	429f      	cmp	r7, r3
 8005d88:	d9f3      	bls.n	8005d72 <_printf_i+0xf2>
 8005d8a:	2f08      	cmp	r7, #8
 8005d8c:	d109      	bne.n	8005da2 <_printf_i+0x122>
 8005d8e:	6823      	ldr	r3, [r4, #0]
 8005d90:	07db      	lsls	r3, r3, #31
 8005d92:	d506      	bpl.n	8005da2 <_printf_i+0x122>
 8005d94:	6863      	ldr	r3, [r4, #4]
 8005d96:	6922      	ldr	r2, [r4, #16]
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	dc02      	bgt.n	8005da2 <_printf_i+0x122>
 8005d9c:	2330      	movs	r3, #48	; 0x30
 8005d9e:	3e01      	subs	r6, #1
 8005da0:	7033      	strb	r3, [r6, #0]
 8005da2:	9b04      	ldr	r3, [sp, #16]
 8005da4:	1b9b      	subs	r3, r3, r6
 8005da6:	6123      	str	r3, [r4, #16]
 8005da8:	9b07      	ldr	r3, [sp, #28]
 8005daa:	0021      	movs	r1, r4
 8005dac:	9300      	str	r3, [sp, #0]
 8005dae:	9805      	ldr	r0, [sp, #20]
 8005db0:	9b06      	ldr	r3, [sp, #24]
 8005db2:	aa09      	add	r2, sp, #36	; 0x24
 8005db4:	f7ff fef4 	bl	8005ba0 <_printf_common>
 8005db8:	1c43      	adds	r3, r0, #1
 8005dba:	d14c      	bne.n	8005e56 <_printf_i+0x1d6>
 8005dbc:	2001      	movs	r0, #1
 8005dbe:	4240      	negs	r0, r0
 8005dc0:	b00b      	add	sp, #44	; 0x2c
 8005dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dc4:	3145      	adds	r1, #69	; 0x45
 8005dc6:	700a      	strb	r2, [r1, #0]
 8005dc8:	4a34      	ldr	r2, [pc, #208]	; (8005e9c <_printf_i+0x21c>)
 8005dca:	9203      	str	r2, [sp, #12]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	6821      	ldr	r1, [r4, #0]
 8005dd0:	ca20      	ldmia	r2!, {r5}
 8005dd2:	601a      	str	r2, [r3, #0]
 8005dd4:	0608      	lsls	r0, r1, #24
 8005dd6:	d516      	bpl.n	8005e06 <_printf_i+0x186>
 8005dd8:	07cb      	lsls	r3, r1, #31
 8005dda:	d502      	bpl.n	8005de2 <_printf_i+0x162>
 8005ddc:	2320      	movs	r3, #32
 8005dde:	4319      	orrs	r1, r3
 8005de0:	6021      	str	r1, [r4, #0]
 8005de2:	2710      	movs	r7, #16
 8005de4:	2d00      	cmp	r5, #0
 8005de6:	d1b2      	bne.n	8005d4e <_printf_i+0xce>
 8005de8:	2320      	movs	r3, #32
 8005dea:	6822      	ldr	r2, [r4, #0]
 8005dec:	439a      	bics	r2, r3
 8005dee:	6022      	str	r2, [r4, #0]
 8005df0:	e7ad      	b.n	8005d4e <_printf_i+0xce>
 8005df2:	2220      	movs	r2, #32
 8005df4:	6809      	ldr	r1, [r1, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	6022      	str	r2, [r4, #0]
 8005dfa:	0022      	movs	r2, r4
 8005dfc:	2178      	movs	r1, #120	; 0x78
 8005dfe:	3245      	adds	r2, #69	; 0x45
 8005e00:	7011      	strb	r1, [r2, #0]
 8005e02:	4a27      	ldr	r2, [pc, #156]	; (8005ea0 <_printf_i+0x220>)
 8005e04:	e7e1      	b.n	8005dca <_printf_i+0x14a>
 8005e06:	0648      	lsls	r0, r1, #25
 8005e08:	d5e6      	bpl.n	8005dd8 <_printf_i+0x158>
 8005e0a:	b2ad      	uxth	r5, r5
 8005e0c:	e7e4      	b.n	8005dd8 <_printf_i+0x158>
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	680d      	ldr	r5, [r1, #0]
 8005e12:	1d10      	adds	r0, r2, #4
 8005e14:	6949      	ldr	r1, [r1, #20]
 8005e16:	6018      	str	r0, [r3, #0]
 8005e18:	6813      	ldr	r3, [r2, #0]
 8005e1a:	062e      	lsls	r6, r5, #24
 8005e1c:	d501      	bpl.n	8005e22 <_printf_i+0x1a2>
 8005e1e:	6019      	str	r1, [r3, #0]
 8005e20:	e002      	b.n	8005e28 <_printf_i+0x1a8>
 8005e22:	066d      	lsls	r5, r5, #25
 8005e24:	d5fb      	bpl.n	8005e1e <_printf_i+0x19e>
 8005e26:	8019      	strh	r1, [r3, #0]
 8005e28:	2300      	movs	r3, #0
 8005e2a:	9e04      	ldr	r6, [sp, #16]
 8005e2c:	6123      	str	r3, [r4, #16]
 8005e2e:	e7bb      	b.n	8005da8 <_printf_i+0x128>
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	1d11      	adds	r1, r2, #4
 8005e34:	6019      	str	r1, [r3, #0]
 8005e36:	6816      	ldr	r6, [r2, #0]
 8005e38:	2100      	movs	r1, #0
 8005e3a:	0030      	movs	r0, r6
 8005e3c:	6862      	ldr	r2, [r4, #4]
 8005e3e:	f000 f8ed 	bl	800601c <memchr>
 8005e42:	2800      	cmp	r0, #0
 8005e44:	d001      	beq.n	8005e4a <_printf_i+0x1ca>
 8005e46:	1b80      	subs	r0, r0, r6
 8005e48:	6060      	str	r0, [r4, #4]
 8005e4a:	6863      	ldr	r3, [r4, #4]
 8005e4c:	6123      	str	r3, [r4, #16]
 8005e4e:	2300      	movs	r3, #0
 8005e50:	9a04      	ldr	r2, [sp, #16]
 8005e52:	7013      	strb	r3, [r2, #0]
 8005e54:	e7a8      	b.n	8005da8 <_printf_i+0x128>
 8005e56:	6923      	ldr	r3, [r4, #16]
 8005e58:	0032      	movs	r2, r6
 8005e5a:	9906      	ldr	r1, [sp, #24]
 8005e5c:	9805      	ldr	r0, [sp, #20]
 8005e5e:	9d07      	ldr	r5, [sp, #28]
 8005e60:	47a8      	blx	r5
 8005e62:	1c43      	adds	r3, r0, #1
 8005e64:	d0aa      	beq.n	8005dbc <_printf_i+0x13c>
 8005e66:	6823      	ldr	r3, [r4, #0]
 8005e68:	079b      	lsls	r3, r3, #30
 8005e6a:	d415      	bmi.n	8005e98 <_printf_i+0x218>
 8005e6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e6e:	68e0      	ldr	r0, [r4, #12]
 8005e70:	4298      	cmp	r0, r3
 8005e72:	daa5      	bge.n	8005dc0 <_printf_i+0x140>
 8005e74:	0018      	movs	r0, r3
 8005e76:	e7a3      	b.n	8005dc0 <_printf_i+0x140>
 8005e78:	0022      	movs	r2, r4
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	9906      	ldr	r1, [sp, #24]
 8005e7e:	9805      	ldr	r0, [sp, #20]
 8005e80:	9e07      	ldr	r6, [sp, #28]
 8005e82:	3219      	adds	r2, #25
 8005e84:	47b0      	blx	r6
 8005e86:	1c43      	adds	r3, r0, #1
 8005e88:	d098      	beq.n	8005dbc <_printf_i+0x13c>
 8005e8a:	3501      	adds	r5, #1
 8005e8c:	68e3      	ldr	r3, [r4, #12]
 8005e8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e90:	1a9b      	subs	r3, r3, r2
 8005e92:	42ab      	cmp	r3, r5
 8005e94:	dcf0      	bgt.n	8005e78 <_printf_i+0x1f8>
 8005e96:	e7e9      	b.n	8005e6c <_printf_i+0x1ec>
 8005e98:	2500      	movs	r5, #0
 8005e9a:	e7f7      	b.n	8005e8c <_printf_i+0x20c>
 8005e9c:	08006229 	.word	0x08006229
 8005ea0:	0800623a 	.word	0x0800623a

08005ea4 <_sbrk_r>:
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	b570      	push	{r4, r5, r6, lr}
 8005ea8:	4d06      	ldr	r5, [pc, #24]	; (8005ec4 <_sbrk_r+0x20>)
 8005eaa:	0004      	movs	r4, r0
 8005eac:	0008      	movs	r0, r1
 8005eae:	602b      	str	r3, [r5, #0]
 8005eb0:	f7fb fa74 	bl	800139c <_sbrk>
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	d103      	bne.n	8005ec0 <_sbrk_r+0x1c>
 8005eb8:	682b      	ldr	r3, [r5, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d000      	beq.n	8005ec0 <_sbrk_r+0x1c>
 8005ebe:	6023      	str	r3, [r4, #0]
 8005ec0:	bd70      	pop	{r4, r5, r6, pc}
 8005ec2:	46c0      	nop			; (mov r8, r8)
 8005ec4:	20000908 	.word	0x20000908

08005ec8 <__sread>:
 8005ec8:	b570      	push	{r4, r5, r6, lr}
 8005eca:	000c      	movs	r4, r1
 8005ecc:	250e      	movs	r5, #14
 8005ece:	5f49      	ldrsh	r1, [r1, r5]
 8005ed0:	f000 f90c 	bl	80060ec <_read_r>
 8005ed4:	2800      	cmp	r0, #0
 8005ed6:	db03      	blt.n	8005ee0 <__sread+0x18>
 8005ed8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005eda:	181b      	adds	r3, r3, r0
 8005edc:	6563      	str	r3, [r4, #84]	; 0x54
 8005ede:	bd70      	pop	{r4, r5, r6, pc}
 8005ee0:	89a3      	ldrh	r3, [r4, #12]
 8005ee2:	4a02      	ldr	r2, [pc, #8]	; (8005eec <__sread+0x24>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	81a3      	strh	r3, [r4, #12]
 8005ee8:	e7f9      	b.n	8005ede <__sread+0x16>
 8005eea:	46c0      	nop			; (mov r8, r8)
 8005eec:	ffffefff 	.word	0xffffefff

08005ef0 <__swrite>:
 8005ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef2:	001f      	movs	r7, r3
 8005ef4:	898b      	ldrh	r3, [r1, #12]
 8005ef6:	0005      	movs	r5, r0
 8005ef8:	000c      	movs	r4, r1
 8005efa:	0016      	movs	r6, r2
 8005efc:	05db      	lsls	r3, r3, #23
 8005efe:	d505      	bpl.n	8005f0c <__swrite+0x1c>
 8005f00:	230e      	movs	r3, #14
 8005f02:	5ec9      	ldrsh	r1, [r1, r3]
 8005f04:	2200      	movs	r2, #0
 8005f06:	2302      	movs	r3, #2
 8005f08:	f000 f874 	bl	8005ff4 <_lseek_r>
 8005f0c:	89a3      	ldrh	r3, [r4, #12]
 8005f0e:	4a05      	ldr	r2, [pc, #20]	; (8005f24 <__swrite+0x34>)
 8005f10:	0028      	movs	r0, r5
 8005f12:	4013      	ands	r3, r2
 8005f14:	81a3      	strh	r3, [r4, #12]
 8005f16:	0032      	movs	r2, r6
 8005f18:	230e      	movs	r3, #14
 8005f1a:	5ee1      	ldrsh	r1, [r4, r3]
 8005f1c:	003b      	movs	r3, r7
 8005f1e:	f000 f81f 	bl	8005f60 <_write_r>
 8005f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f24:	ffffefff 	.word	0xffffefff

08005f28 <__sseek>:
 8005f28:	b570      	push	{r4, r5, r6, lr}
 8005f2a:	000c      	movs	r4, r1
 8005f2c:	250e      	movs	r5, #14
 8005f2e:	5f49      	ldrsh	r1, [r1, r5]
 8005f30:	f000 f860 	bl	8005ff4 <_lseek_r>
 8005f34:	89a3      	ldrh	r3, [r4, #12]
 8005f36:	1c42      	adds	r2, r0, #1
 8005f38:	d103      	bne.n	8005f42 <__sseek+0x1a>
 8005f3a:	4a05      	ldr	r2, [pc, #20]	; (8005f50 <__sseek+0x28>)
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	81a3      	strh	r3, [r4, #12]
 8005f40:	bd70      	pop	{r4, r5, r6, pc}
 8005f42:	2280      	movs	r2, #128	; 0x80
 8005f44:	0152      	lsls	r2, r2, #5
 8005f46:	4313      	orrs	r3, r2
 8005f48:	81a3      	strh	r3, [r4, #12]
 8005f4a:	6560      	str	r0, [r4, #84]	; 0x54
 8005f4c:	e7f8      	b.n	8005f40 <__sseek+0x18>
 8005f4e:	46c0      	nop			; (mov r8, r8)
 8005f50:	ffffefff 	.word	0xffffefff

08005f54 <__sclose>:
 8005f54:	b510      	push	{r4, lr}
 8005f56:	230e      	movs	r3, #14
 8005f58:	5ec9      	ldrsh	r1, [r1, r3]
 8005f5a:	f000 f815 	bl	8005f88 <_close_r>
 8005f5e:	bd10      	pop	{r4, pc}

08005f60 <_write_r>:
 8005f60:	b570      	push	{r4, r5, r6, lr}
 8005f62:	0004      	movs	r4, r0
 8005f64:	0008      	movs	r0, r1
 8005f66:	0011      	movs	r1, r2
 8005f68:	001a      	movs	r2, r3
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	4d05      	ldr	r5, [pc, #20]	; (8005f84 <_write_r+0x24>)
 8005f6e:	602b      	str	r3, [r5, #0]
 8005f70:	f7fb f9f8 	bl	8001364 <_write>
 8005f74:	1c43      	adds	r3, r0, #1
 8005f76:	d103      	bne.n	8005f80 <_write_r+0x20>
 8005f78:	682b      	ldr	r3, [r5, #0]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d000      	beq.n	8005f80 <_write_r+0x20>
 8005f7e:	6023      	str	r3, [r4, #0]
 8005f80:	bd70      	pop	{r4, r5, r6, pc}
 8005f82:	46c0      	nop			; (mov r8, r8)
 8005f84:	20000908 	.word	0x20000908

08005f88 <_close_r>:
 8005f88:	2300      	movs	r3, #0
 8005f8a:	b570      	push	{r4, r5, r6, lr}
 8005f8c:	4d06      	ldr	r5, [pc, #24]	; (8005fa8 <_close_r+0x20>)
 8005f8e:	0004      	movs	r4, r0
 8005f90:	0008      	movs	r0, r1
 8005f92:	602b      	str	r3, [r5, #0]
 8005f94:	f7fb f9f4 	bl	8001380 <_close>
 8005f98:	1c43      	adds	r3, r0, #1
 8005f9a:	d103      	bne.n	8005fa4 <_close_r+0x1c>
 8005f9c:	682b      	ldr	r3, [r5, #0]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d000      	beq.n	8005fa4 <_close_r+0x1c>
 8005fa2:	6023      	str	r3, [r4, #0]
 8005fa4:	bd70      	pop	{r4, r5, r6, pc}
 8005fa6:	46c0      	nop			; (mov r8, r8)
 8005fa8:	20000908 	.word	0x20000908

08005fac <_fstat_r>:
 8005fac:	2300      	movs	r3, #0
 8005fae:	b570      	push	{r4, r5, r6, lr}
 8005fb0:	4d06      	ldr	r5, [pc, #24]	; (8005fcc <_fstat_r+0x20>)
 8005fb2:	0004      	movs	r4, r0
 8005fb4:	0008      	movs	r0, r1
 8005fb6:	0011      	movs	r1, r2
 8005fb8:	602b      	str	r3, [r5, #0]
 8005fba:	f7fb f9e5 	bl	8001388 <_fstat>
 8005fbe:	1c43      	adds	r3, r0, #1
 8005fc0:	d103      	bne.n	8005fca <_fstat_r+0x1e>
 8005fc2:	682b      	ldr	r3, [r5, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d000      	beq.n	8005fca <_fstat_r+0x1e>
 8005fc8:	6023      	str	r3, [r4, #0]
 8005fca:	bd70      	pop	{r4, r5, r6, pc}
 8005fcc:	20000908 	.word	0x20000908

08005fd0 <_isatty_r>:
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	b570      	push	{r4, r5, r6, lr}
 8005fd4:	4d06      	ldr	r5, [pc, #24]	; (8005ff0 <_isatty_r+0x20>)
 8005fd6:	0004      	movs	r4, r0
 8005fd8:	0008      	movs	r0, r1
 8005fda:	602b      	str	r3, [r5, #0]
 8005fdc:	f7fb f9da 	bl	8001394 <_isatty>
 8005fe0:	1c43      	adds	r3, r0, #1
 8005fe2:	d103      	bne.n	8005fec <_isatty_r+0x1c>
 8005fe4:	682b      	ldr	r3, [r5, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d000      	beq.n	8005fec <_isatty_r+0x1c>
 8005fea:	6023      	str	r3, [r4, #0]
 8005fec:	bd70      	pop	{r4, r5, r6, pc}
 8005fee:	46c0      	nop			; (mov r8, r8)
 8005ff0:	20000908 	.word	0x20000908

08005ff4 <_lseek_r>:
 8005ff4:	b570      	push	{r4, r5, r6, lr}
 8005ff6:	0004      	movs	r4, r0
 8005ff8:	0008      	movs	r0, r1
 8005ffa:	0011      	movs	r1, r2
 8005ffc:	001a      	movs	r2, r3
 8005ffe:	2300      	movs	r3, #0
 8006000:	4d05      	ldr	r5, [pc, #20]	; (8006018 <_lseek_r+0x24>)
 8006002:	602b      	str	r3, [r5, #0]
 8006004:	f7fb f9c8 	bl	8001398 <_lseek>
 8006008:	1c43      	adds	r3, r0, #1
 800600a:	d103      	bne.n	8006014 <_lseek_r+0x20>
 800600c:	682b      	ldr	r3, [r5, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d000      	beq.n	8006014 <_lseek_r+0x20>
 8006012:	6023      	str	r3, [r4, #0]
 8006014:	bd70      	pop	{r4, r5, r6, pc}
 8006016:	46c0      	nop			; (mov r8, r8)
 8006018:	20000908 	.word	0x20000908

0800601c <memchr>:
 800601c:	b2c9      	uxtb	r1, r1
 800601e:	1882      	adds	r2, r0, r2
 8006020:	4290      	cmp	r0, r2
 8006022:	d101      	bne.n	8006028 <memchr+0xc>
 8006024:	2000      	movs	r0, #0
 8006026:	4770      	bx	lr
 8006028:	7803      	ldrb	r3, [r0, #0]
 800602a:	428b      	cmp	r3, r1
 800602c:	d0fb      	beq.n	8006026 <memchr+0xa>
 800602e:	3001      	adds	r0, #1
 8006030:	e7f6      	b.n	8006020 <memchr+0x4>

08006032 <memcpy>:
 8006032:	2300      	movs	r3, #0
 8006034:	b510      	push	{r4, lr}
 8006036:	429a      	cmp	r2, r3
 8006038:	d100      	bne.n	800603c <memcpy+0xa>
 800603a:	bd10      	pop	{r4, pc}
 800603c:	5ccc      	ldrb	r4, [r1, r3]
 800603e:	54c4      	strb	r4, [r0, r3]
 8006040:	3301      	adds	r3, #1
 8006042:	e7f8      	b.n	8006036 <memcpy+0x4>

08006044 <memmove>:
 8006044:	b510      	push	{r4, lr}
 8006046:	4288      	cmp	r0, r1
 8006048:	d902      	bls.n	8006050 <memmove+0xc>
 800604a:	188b      	adds	r3, r1, r2
 800604c:	4298      	cmp	r0, r3
 800604e:	d303      	bcc.n	8006058 <memmove+0x14>
 8006050:	2300      	movs	r3, #0
 8006052:	e007      	b.n	8006064 <memmove+0x20>
 8006054:	5c8b      	ldrb	r3, [r1, r2]
 8006056:	5483      	strb	r3, [r0, r2]
 8006058:	3a01      	subs	r2, #1
 800605a:	d2fb      	bcs.n	8006054 <memmove+0x10>
 800605c:	bd10      	pop	{r4, pc}
 800605e:	5ccc      	ldrb	r4, [r1, r3]
 8006060:	54c4      	strb	r4, [r0, r3]
 8006062:	3301      	adds	r3, #1
 8006064:	429a      	cmp	r2, r3
 8006066:	d1fa      	bne.n	800605e <memmove+0x1a>
 8006068:	e7f8      	b.n	800605c <memmove+0x18>
	...

0800606c <__malloc_lock>:
 800606c:	b510      	push	{r4, lr}
 800606e:	4802      	ldr	r0, [pc, #8]	; (8006078 <__malloc_lock+0xc>)
 8006070:	f7ff fae3 	bl	800563a <__retarget_lock_acquire_recursive>
 8006074:	bd10      	pop	{r4, pc}
 8006076:	46c0      	nop			; (mov r8, r8)
 8006078:	200008fc 	.word	0x200008fc

0800607c <__malloc_unlock>:
 800607c:	b510      	push	{r4, lr}
 800607e:	4802      	ldr	r0, [pc, #8]	; (8006088 <__malloc_unlock+0xc>)
 8006080:	f7ff fadc 	bl	800563c <__retarget_lock_release_recursive>
 8006084:	bd10      	pop	{r4, pc}
 8006086:	46c0      	nop			; (mov r8, r8)
 8006088:	200008fc 	.word	0x200008fc

0800608c <_realloc_r>:
 800608c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800608e:	0007      	movs	r7, r0
 8006090:	000e      	movs	r6, r1
 8006092:	0014      	movs	r4, r2
 8006094:	2900      	cmp	r1, #0
 8006096:	d105      	bne.n	80060a4 <_realloc_r+0x18>
 8006098:	0011      	movs	r1, r2
 800609a:	f7ff fba9 	bl	80057f0 <_malloc_r>
 800609e:	0005      	movs	r5, r0
 80060a0:	0028      	movs	r0, r5
 80060a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80060a4:	2a00      	cmp	r2, #0
 80060a6:	d103      	bne.n	80060b0 <_realloc_r+0x24>
 80060a8:	f7ff fb36 	bl	8005718 <_free_r>
 80060ac:	0025      	movs	r5, r4
 80060ae:	e7f7      	b.n	80060a0 <_realloc_r+0x14>
 80060b0:	f000 f830 	bl	8006114 <_malloc_usable_size_r>
 80060b4:	9001      	str	r0, [sp, #4]
 80060b6:	4284      	cmp	r4, r0
 80060b8:	d803      	bhi.n	80060c2 <_realloc_r+0x36>
 80060ba:	0035      	movs	r5, r6
 80060bc:	0843      	lsrs	r3, r0, #1
 80060be:	42a3      	cmp	r3, r4
 80060c0:	d3ee      	bcc.n	80060a0 <_realloc_r+0x14>
 80060c2:	0021      	movs	r1, r4
 80060c4:	0038      	movs	r0, r7
 80060c6:	f7ff fb93 	bl	80057f0 <_malloc_r>
 80060ca:	1e05      	subs	r5, r0, #0
 80060cc:	d0e8      	beq.n	80060a0 <_realloc_r+0x14>
 80060ce:	9b01      	ldr	r3, [sp, #4]
 80060d0:	0022      	movs	r2, r4
 80060d2:	429c      	cmp	r4, r3
 80060d4:	d900      	bls.n	80060d8 <_realloc_r+0x4c>
 80060d6:	001a      	movs	r2, r3
 80060d8:	0031      	movs	r1, r6
 80060da:	0028      	movs	r0, r5
 80060dc:	f7ff ffa9 	bl	8006032 <memcpy>
 80060e0:	0031      	movs	r1, r6
 80060e2:	0038      	movs	r0, r7
 80060e4:	f7ff fb18 	bl	8005718 <_free_r>
 80060e8:	e7da      	b.n	80060a0 <_realloc_r+0x14>
	...

080060ec <_read_r>:
 80060ec:	b570      	push	{r4, r5, r6, lr}
 80060ee:	0004      	movs	r4, r0
 80060f0:	0008      	movs	r0, r1
 80060f2:	0011      	movs	r1, r2
 80060f4:	001a      	movs	r2, r3
 80060f6:	2300      	movs	r3, #0
 80060f8:	4d05      	ldr	r5, [pc, #20]	; (8006110 <_read_r+0x24>)
 80060fa:	602b      	str	r3, [r5, #0]
 80060fc:	f7fb f924 	bl	8001348 <_read>
 8006100:	1c43      	adds	r3, r0, #1
 8006102:	d103      	bne.n	800610c <_read_r+0x20>
 8006104:	682b      	ldr	r3, [r5, #0]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d000      	beq.n	800610c <_read_r+0x20>
 800610a:	6023      	str	r3, [r4, #0]
 800610c:	bd70      	pop	{r4, r5, r6, pc}
 800610e:	46c0      	nop			; (mov r8, r8)
 8006110:	20000908 	.word	0x20000908

08006114 <_malloc_usable_size_r>:
 8006114:	1f0b      	subs	r3, r1, #4
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	1f18      	subs	r0, r3, #4
 800611a:	2b00      	cmp	r3, #0
 800611c:	da01      	bge.n	8006122 <_malloc_usable_size_r+0xe>
 800611e:	580b      	ldr	r3, [r1, r0]
 8006120:	18c0      	adds	r0, r0, r3
 8006122:	4770      	bx	lr

08006124 <_init>:
 8006124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006126:	46c0      	nop			; (mov r8, r8)
 8006128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800612a:	bc08      	pop	{r3}
 800612c:	469e      	mov	lr, r3
 800612e:	4770      	bx	lr

08006130 <_fini>:
 8006130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006132:	46c0      	nop			; (mov r8, r8)
 8006134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006136:	bc08      	pop	{r3}
 8006138:	469e      	mov	lr, r3
 800613a:	4770      	bx	lr
