/*
 *         
 * 
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *         
 *     
 * DO NOT EDIT THIS FILE!
 */

#if defined(INCLUDE_LIB_CINT)

#include <cint_config.h>
#include <cint_types.h>
#include <cint_porting.h>

#if defined(CPRIMOD_SUPPORT)

#include <soc/cprimod/cprimod.h>

/* Macros section */

/* Functions section */
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_test_api_non_dispatch,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_test_api_dispatch,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_basic_frame_parser_active_table_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_basic_frame_table_id_t*, cprimod_basic_frame_table_id_t, table, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_basic_frame_parser_active_table_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, table, 0, 0,
                         int, int, sync_enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_basic_frame_parser_table_num_entries_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, table, 0, 0,
                         uint32*, uint32, num_entries, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_basic_frame_parser_table_num_entries_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, table, 0, 0,
                         uint32, uint32, num_entries, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_basic_frame_assembly_active_table_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_basic_frame_table_id_t*, cprimod_basic_frame_table_id_t, table, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_basic_frame_assembly_active_table_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, table, 0, 0,
                         int, int, sync_enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_basic_frame_assembly_table_num_entries_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, table, 0, 0,
                         uint32*, uint32, num_entries, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_basic_frame_assembly_table_num_entries_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, table, 0, 0,
                         uint32, uint32, num_entries, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_basic_frame_parser_switch_active_table,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_basic_frame_assembly_switch_active_table,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_rx_axc_basic_frame_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         uint32, uint32, start_bit, 0, 0,
                         uint32, uint32, num_bit, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rx_axc_basic_frame_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_rx_axc_basic_frame_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_rx_axc_basic_frame_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, table, 0, 0,
                         cprimod_basic_frame_usage_entry_t*, cprimod_basic_frame_usage_entry_t, usage_table, 1, 0,
                         int*, int, num_entries, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_tx_axc_basic_frame_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         uint32, uint32, start_bit, 0, 0,
                         uint32, uint32, num_bit, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_axc_basic_frame_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_tx_axc_basic_frame_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_tx_axc_basic_frame_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, table, 0, 0,
                         cprimod_basic_frame_usage_entry_t*, cprimod_basic_frame_usage_entry_t, usage_table, 1, 0,
                         int*, int, num_entries, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_basic_frame_debug,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, rx_table, 0, 0,
                         cprimod_basic_frame_table_id_t, cprimod_basic_frame_table_id_t, tx_table, 0, 0,
                         uint32, uint32, flags, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_rx_axc_container_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_cpri_container_config_t*, cprimod_cpri_container_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_rx_axc_container_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_cpri_container_config_t*, cprimod_cpri_container_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_rx_axc_container_config_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_tx_axc_container_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_cpri_container_config_t*, cprimod_cpri_container_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_tx_axc_container_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_cpri_container_config_t*, cprimod_cpri_container_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_tx_axc_container_config_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_rx_axc_container_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         cprimod_rsvd4_container_config_t*, cprimod_rsvd4_container_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_rx_axc_container_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         cprimod_rsvd4_container_config_t*, cprimod_rsvd4_container_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rsvd4_rx_axc_container_config_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_tx_axc_container_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         cprimod_rsvd4_container_config_t*, cprimod_rsvd4_container_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_tx_axc_container_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         cprimod_rsvd4_container_config_t*, cprimod_rsvd4_container_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rsvd4_tx_axc_container_config_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rx_roe_payload_size_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_payload_size_info_t*, cprimod_payload_size_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rx_roe_payload_size_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_payload_size_info_t*, cprimod_payload_size_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_tx_roe_payload_size_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_payload_size_info_t*, cprimod_payload_size_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_tx_roe_payload_size_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         cprimod_payload_size_info_t*, cprimod_payload_size_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_encap_data_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_encap_decap_data_config_t*, cprimod_encap_decap_data_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_encap_data_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_encap_decap_data_config_t*, cprimod_encap_decap_data_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_decap_data_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_encap_decap_data_config_t*, cprimod_encap_decap_data_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_decap_data_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_encap_decap_data_config_t*, cprimod_encap_decap_data_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_encap_data_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_rsvd4_encap_data_config_t*, cprimod_rsvd4_encap_data_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_encap_data_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_rsvd4_encap_data_config_t*, cprimod_rsvd4_encap_data_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_decap_data_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_rsvd4_decap_data_config_t*, cprimod_rsvd4_decap_data_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_decap_data_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_rsvd4_decap_data_config_t*, cprimod_rsvd4_decap_data_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_header_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_encap_header_config_t*, cprimod_encap_header_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_header_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_encap_header_config_t*, cprimod_encap_header_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rx_rsvd4_gsm_tsn_bitmap_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         uint32*, uint32, tsn_bitmap, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rx_rsvd4_gsm_tsn_bitmap_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         uint32, uint32, tsn_bitmap, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_ordering_info_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_encap_ordering_info_entry_t*, cprimod_encap_ordering_info_entry_t, user_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_ordering_info_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_encap_ordering_info_entry_t*, cprimod_encap_ordering_info_entry_t, user_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_ordering_info_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_decap_ordering_info_entry_t*, cprimod_decap_ordering_info_entry_t, user_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_ordering_info_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_decap_ordering_info_entry_t*, cprimod_decap_ordering_info_entry_t, user_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         cprimod_encap_ordering_info_sequence_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue, 0, 0,
                         uint32, uint32, control, 0, 0,
                         uint32, uint32, pcnt_size, 0, 0,
                         uint32, uint32, qcnt_size, 0, 0,
                         cprimod_cpri_ordering_info_offset_t*, cprimod_cpri_ordering_info_offset_t, offset_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_encap_ordering_info_sequence_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue, 0, 0,
                         uint32, uint32, control, 0, 0,
                         cprimod_cpri_ordering_info_offset_t*, cprimod_cpri_ordering_info_offset_t, offset_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_decap_ordering_info_sequence_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue, 0, 0,
                         uint32, uint32, pcnt_size, 0, 0,
                         uint32, uint32, qcnt_size, 0, 0,
                         cprimod_cpri_ordering_info_offset_t*, cprimod_cpri_ordering_info_offset_t, offset_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_ordering_info_sequence_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue, 0, 0,
                         cprimod_cpri_ordering_info_offset_t*, cprimod_cpri_ordering_info_offset_t, offset_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_mac_da_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_mac_addr_t, cprimod_mac_addr_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_mac_da_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_mac_addr_t, cprimod_mac_addr_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_mac_sa_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_mac_addr_t, cprimod_mac_addr_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_mac_sa_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_mac_addr_t, cprimod_mac_addr_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_encap_vlan_id_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_vlan_table_id_t, cprimod_vlan_table_id_t, table_id, 0, 0,
                         uint32, uint32, index, 0, 0,
                         uint32*, uint32, vlan_id, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_encap_vlan_id_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_vlan_table_id_t, cprimod_vlan_table_id_t, table_id, 0, 0,
                         uint32, uint32, index, 0, 0,
                         uint32, uint32, vlan_id, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_ethertype_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_ethertype_t, cprimod_ethertype_t, type_id, 0, 0,
                         uint16*, uint16, ethertype, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_ethertype_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_ethertype_t, cprimod_ethertype_t, type_id, 0, 0,
                         uint16, uint16, ethertype, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_ethertype_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_ethertype_t, cprimod_ethertype_t, type_id, 0, 0,
                         uint16*, uint16, ethertype, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_ethertype_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_ethertype_t, cprimod_ethertype_t, type_id, 0, 0,
                         uint16, uint16, ethertype, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_encap_memory_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, queue_num, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_rx_framer_state_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, queue_num, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_decap_memory_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, queue_num, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_tx_framer_state_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, queue_num, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_decap_flow_classification_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, subtype, 0, 0,
                         uint32*, uint32, queue_num, 1, 0,
                         cprimod_cls_option_t*, cprimod_cls_option_t, cls_option, 1, 0,
                         cprimod_cls_flow_type_t*, cprimod_cls_flow_type_t, flow_type, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_decap_flow_classification_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, subtype, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_cls_option_t, cprimod_cls_option_t, cls_option, 0, 0,
                         cprimod_cls_flow_type_t, cprimod_cls_flow_type_t, flow_type, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_decap_flow_classification_config_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, subtype, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_flow_to_queue_mapping_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         uint32*, uint32, queue_num, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_flow_to_queue_mapping_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         uint32, uint32, queue_num, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_decap_flow_to_queue_mapping_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_queue_to_ordering_info_index_mapping_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         uint32*, uint32, ordering_info_index, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_queue_to_ordering_info_index_mapping_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         uint32, uint32, ordering_info_index, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_tx_framer_tgen_tick_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, divider, 1, 0,
                         uint32*, uint32, basic_frame_tick, 1, 0,
                         uint32*, uint32, tick_bitmap, 1, 0,
                         uint32*, uint32, tick_bitmap_size, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_tx_framer_tgen_tick_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, divider, 0, 0,
                         uint32, uint32, basic_frame_tick, 0, 0,
                         uint32, uint32, tick_bitmap, 0, 0,
                         uint32, uint32, tick_bitmap_size, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_tgen_enable,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_tgen_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, timestamp_offset, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_tgen_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64, uint64, timestamp_offset, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_tgen_next_bfn_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, tgen_bfn, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_tgen_next_bfn_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, tgen_bfn, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_tgen_next_hfn_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, tgen_hfn, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_tgen_next_hfn_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, tgen_hfn, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_next_bfn_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, tgen_bfn, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_next_hfn_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, tgen_hfn, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_tgen_select_counter_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_tgen_counter_select_t*, cprimod_tgen_counter_select_t, tgen_counter_select, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_tx_framer_tgen_select_counter_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_tgen_counter_select_t, cprimod_tgen_counter_select_t, tgen_counter_select, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_header_compare_entry_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_header_compare_entry_t*, cprimod_header_compare_entry_t, compare_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_header_compare_entry_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_header_compare_entry_t*, cprimod_header_compare_entry_t, compare_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_header_compare_entry_for_flow_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, flow_id, 0, 0,
                         cprimod_flow_type_t, cprimod_flow_type_t, flow_type, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_modulo_rule_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, modulo_rule_num, 0, 0,
                         cprimod_transmission_rule_type_t, cprimod_transmission_rule_type_t, modulo_rule_type, 0, 0,
                         cprimod_modulo_rule_entry_t*, cprimod_modulo_rule_entry_t, modulo_rule, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_modulo_rule_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, modulo_rule_num, 0, 0,
                         cprimod_transmission_rule_type_t, cprimod_transmission_rule_type_t, modulo_rule_type, 0, 0,
                         cprimod_modulo_rule_entry_t*, cprimod_modulo_rule_entry_t, modulo_rule, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_modulo_rule_flow_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         cprimod_flow_type_t, cprimod_flow_type_t, flow_type, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_modulo_rule_flow_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         cprimod_flow_type_t, cprimod_flow_type_t, flow_type, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_dual_bitmap_rule_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, dbm_rule_num, 0, 0,
                         cprimod_dbm_rule_entry_t*, cprimod_dbm_rule_entry_t, dbm_rule, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_dual_bitmap_rule_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, dbm_rule_num, 0, 0,
                         cprimod_dbm_rule_entry_t*, cprimod_dbm_rule_entry_t, dbm_rule, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_secondary_dual_bitmap_rule_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, dbm_rule_num, 0, 0,
                         cprimod_secondary_dbm_rule_entry_t*, cprimod_secondary_dbm_rule_entry_t, dbm_rule, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_secondary_dual_bitmap_rule_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, dbm_rule_num, 0, 0,
                         cprimod_secondary_dbm_rule_entry_t*, cprimod_secondary_dbm_rule_entry_t, dbm_rule, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_dbm_position_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, index, 0, 0,
                         cprimod_dbm_pos_table_entry_t*, cprimod_dbm_pos_table_entry_t, pos_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_dbm_position_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, index, 0, 0,
                         cprimod_dbm_pos_table_entry_t*, cprimod_dbm_pos_table_entry_t, pos_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_dbm_position_flow_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         cprimod_flow_type_t, cprimod_flow_type_t, flow_type, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_dbm_position_flow_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         cprimod_flow_type_t, cprimod_flow_type_t, flow_type, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rx_interface_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_interface_config_t*, cprimod_port_interface_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rx_interface_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         cprimod_port_interface_config_t*, cprimod_port_interface_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_tx_interface_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_interface_config_t*, cprimod_port_interface_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_tx_interface_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         cprimod_port_interface_config_t*, cprimod_port_interface_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_config_t*, cprimod_port_rsvd4_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_config_t*, cprimod_port_rsvd4_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_config_t*, cprimod_port_rsvd4_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_config_t*, cprimod_port_rsvd4_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rx_frame_optional_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rx_config_field_t, cprimod_rx_config_field_t, field, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rx_frame_optional_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rx_config_field_t, cprimod_rx_config_field_t, field, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_tx_frame_optional_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_tx_config_field_t, cprimod_tx_config_field_t, field, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_tx_frame_optional_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_tx_config_field_t, cprimod_tx_config_field_t, field, 0, 0,
                         uint32, uint32, value, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_frame_optional_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_config_field_t, cprimod_rsvd4_rx_config_field_t, field, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_frame_optional_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_config_field_t, cprimod_rsvd4_rx_config_field_t, field, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_speed_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_speed_mult_t*, cprimod_port_rsvd4_speed_mult_t, speed, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_speed_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         cprimod_port_rsvd4_speed_mult_t, cprimod_port_rsvd4_speed_mult_t, speed, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_speed_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_speed_mult_t*, cprimod_port_rsvd4_speed_mult_t, speed, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_speed_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         cprimod_port_rsvd4_speed_mult_t, cprimod_port_rsvd4_speed_mult_t, speed, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_fsm_state_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_fsm_state_t*, cprimod_rsvd4_rx_fsm_state_t, state, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_fsm_state_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_fsm_state_t, cprimod_rsvd4_rx_fsm_state_t, state, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_overide_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_overide_t, cprimod_rsvd4_rx_overide_t, parameter, 0, 0,
                         int*, int, enable, 1, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_port_rsvd4_rx_overide_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_overide_t, cprimod_rsvd4_rx_overide_t, parameter, 0, 0,
                         int, int, enable, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_frame_optional_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_config_field_t, cprimod_rsvd4_tx_config_field_t, field, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_frame_optional_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_config_field_t, cprimod_rsvd4_tx_config_field_t, field, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_fsm_state_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_fsm_state_t*, cprimod_rsvd4_tx_fsm_state_t, state, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_fsm_state_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_fsm_state_t, cprimod_rsvd4_tx_fsm_state_t, state, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_overide_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_overide_t, cprimod_rsvd4_tx_overide_t, parameter, 0, 0,
                         int*, int, enable, 1, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_port_rsvd4_tx_overide_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_overide_t, cprimod_rsvd4_tx_overide_t, parameter, 0, 0,
                         int, int, enable, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_rx_pcs_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rx_pcs_status_t, cprimod_rx_pcs_status_t, status, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_core_init,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_core_access_t*, phymod_core_access_t, phy, 1, 0,
                         phymod_core_init_config_t*, phymod_core_init_config_t, init_config, 1, 0,
                         phymod_core_status_t*, phymod_core_status_t, core_status, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_init,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         cprimod_port_init_config_t*, cprimod_port_init_config_t, port_config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_rx_master_frame_sync_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, master_frame_number, 1, 0,
                         uint64*, uint64, master_frame_start_time, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_rx_master_frame_sync_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, master_frame_number, 0, 0,
                         uint64, uint64, master_frame_start_time, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_rx_control_word_sync_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, hyper_frame_num, 1, 0,
                         uint32*, uint32, radio_frame_num, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_rx_control_word_l1_inband_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_cw_l1_inband_info_t*, cprimod_cpri_cw_l1_inband_info_t, l1_inband_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_rx_control_word_l1_signal_signal_protection_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, signal_map, 0, 0,
                         uint32*, uint32, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_rx_control_word_l1_signal_signal_protection_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, signal_map, 0, 0,
                         uint32, uint32, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_cw_slow_hdlc_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_slow_hdlc_config_info_t*, cprimod_slow_hdlc_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_cw_slow_hdlc_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_slow_hdlc_config_info_t*, cprimod_slow_hdlc_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_cw_fast_eth_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_fast_eth_config_info_t*, cprimod_fast_eth_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_cw_fast_eth_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_fast_eth_config_info_t*, cprimod_fast_eth_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_rx_vsd_cw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_rx_vsd_config_info_t*, cprimod_cpri_rx_vsd_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_rx_vsd_cw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_rx_vsd_config_info_t*, cprimod_cpri_rx_vsd_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_rx_vsd_ctrl_flow_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         cprimod_cpri_rx_vsd_flow_info_t*, cprimod_cpri_rx_vsd_flow_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_rx_vsd_ctrl_flow_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_rx_vsd_ctrl_flow_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         cprimod_cpri_rx_vsd_flow_info_t*, cprimod_cpri_rx_vsd_flow_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_control_queue_tag_to_flow_id_map_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, tag_id, 0, 0,
                         uint32*, uint32, flow_id, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_encap_control_queue_tag_to_flow_id_map_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, tag_id, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_tx_vsd_cw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_tx_vsd_config_info_t*, cprimod_cpri_tx_vsd_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_tx_vsd_cw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_tx_vsd_config_info_t*, cprimod_cpri_tx_vsd_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_port_tx_vsd_ctrl_flow_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         uint32*, uint32, group_list, 1, 0,
                         cprimod_cpri_tx_vsd_flow_info_t*, cprimod_cpri_tx_vsd_flow_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_tx_vsd_ctrl_flow_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         uint32*, uint32, group_list, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_port_tx_vsd_ctrl_flow_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         uint32*, uint32, group_list, 1, 0,
                         cprimod_cpri_tx_vsd_flow_info_t*, cprimod_cpri_tx_vsd_flow_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_rx_vsd_raw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_cpri_rx_vsd_raw_config_t*, cprimod_cpri_rx_vsd_raw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_rx_vsd_raw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_cpri_rx_vsd_raw_config_t*, cprimod_cpri_rx_vsd_raw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_tx_vsd_raw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_cpri_tx_vsd_raw_config_t*, cprimod_cpri_tx_vsd_raw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_tx_vsd_raw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_cpri_tx_vsd_raw_config_t*, cprimod_cpri_tx_vsd_raw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_tx_vsd_raw_filter_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, bfn0_value, 1, 0,
                         uint32*, uint32, bfn0_mask, 1, 0,
                         uint32*, uint32, bfn1_value, 1, 0,
                         uint32*, uint32, bfn1_mask, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_tx_vsd_raw_filter_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, bfn0_value, 0, 0,
                         uint32, uint32, bfn0_mask, 0, 0,
                         uint32, uint32, bfn1_value, 0, 0,
                         uint32, uint32, bfn1_mask, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_rx_brcm_rsvd5_control_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, schan_start, 1, 0,
                         uint32*, uint32, schan_size, 1, 0,
                         uint32*, uint32, queue_num, 1, 0,
                         int*, int, parity_disable, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_rx_brcm_rsvd5_control_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, schan_start, 0, 0,
                         uint32, uint32, schan_size, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         int, int, parity_disable, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_tx_brcm_rsvd5_control_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, schan_start, 1, 0,
                         uint32*, uint32, schan_size, 1, 0,
                         uint32*, uint32, queue_num, 1, 0,
                         int*, int, crc_enable, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_tx_brcm_rsvd5_control_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, schan_start, 0, 0,
                         uint32, uint32, schan_size, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         int, int, crc_enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_rx_gcw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_cpri_rx_gcw_config_t*, cprimod_cpri_rx_gcw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_rx_gcw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_cpri_rx_gcw_config_t*, cprimod_cpri_rx_gcw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_tx_gcw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_cpri_tx_gcw_config_t*, cprimod_cpri_tx_gcw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_tx_gcw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_cpri_tx_gcw_config_t*, cprimod_cpri_tx_gcw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_tx_gcw_filter_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, bfn0_value, 1, 0,
                         uint32*, uint32, bfn0_mask, 1, 0,
                         uint32*, uint32, bfn1_value, 1, 0,
                         uint32*, uint32, bfn1_mask, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_tx_gcw_filter_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, bfn0_value, 0, 0,
                         uint32, uint32, bfn0_mask, 0, 0,
                         uint32, uint32, bfn1_value, 0, 0,
                         uint32, uint32, bfn1_mask, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_tx_control_word_l1_inband_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_cw_l1_inband_info_t*, cprimod_cpri_cw_l1_inband_info_t, control_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_tx_control_word_l1_inband_info_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_cw_l1_inband_info_t*, cprimod_cpri_cw_l1_inband_info_t, control_info, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_rsvd4_rx_control_message_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         uint32, uint32, default_tag, 0, 0,
                         uint32, uint32, no_match_tag, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_rx_control_flow_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         cprimod_control_flow_config_t*, cprimod_control_flow_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_rx_control_flow_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         cprimod_control_flow_config_t*, cprimod_control_flow_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_rx_sync_profile_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, profile_id, 0, 0,
                         cprimod_sync_profile_entry_t*, cprimod_sync_profile_entry_t, entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_rx_sync_profile_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, profile_id, 0, 0,
                         cprimod_sync_profile_entry_t*, cprimod_sync_profile_entry_t, entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rx_tag_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, default_tag, 0, 0,
                         uint32, uint32, no_match_tag, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rx_tag_gen_entry_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_tag_gen_entry_t*, cprimod_tag_gen_entry_t, entry, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rx_tag_gen_entry_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_tag_gen_entry_t*, cprimod_tag_gen_entry_t, entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rx_control_flow_tag_option_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         cprimod_cpri_tag_option_t, cprimod_cpri_tag_option_t, tag_option, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_rsvd4_tx_control_flow_group_member_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         uint32, uint32, priority, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_control_msg_proc_type_t, cprimod_control_msg_proc_type_t, proc_type, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_tx_control_flow_group_member_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         uint32, uint32, priority, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_rsvd4_tx_eth_message_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, msg_node, 0, 0,
                         uint32, uint32, msg_subnode, 0, 0,
                         uint32, uint32, msg_type, 0, 0,
                         uint32, uint32, msg_padding, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_tx_single_raw_message_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, msg_id, 0, 0,
                         uint32, uint32, msg_type, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rsvd4_tx_single_tunnel_message_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_crc_option_t, cprimod_cpri_crc_option_t, crc_option, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_tx_control_flow_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         cprimod_rsvd4_tx_config_info_t*, cprimod_rsvd4_tx_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_tx_control_flow_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         cprimod_rsvd4_tx_config_info_t*, cprimod_rsvd4_tx_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_tx_control_flow_header_index_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, roe_flow_id, 0, 0,
                         uint32*, uint32, index, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_tx_control_flow_header_index_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, roe_flow_id, 0, 0,
                         uint32, uint32, index, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_rsvd4_tx_control_header_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         uint32*, uint32, header_node, 1, 0,
                         uint32*, uint32, header_subnode, 1, 0,
                         uint32*, uint32, payload_node, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_rsvd4_tx_control_header_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         uint32, uint32, header_node, 0, 0,
                         uint32, uint32, header_subnode, 0, 0,
                         uint32, uint32, payload_node, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rsvd4_fast_eth_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_fast_eth_config_t*, cprimod_cpri_fast_eth_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_or_enet_port_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_or_enet_port_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_rx_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_rx_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_tx_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_tx_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_interrupt_link_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, is_link_intr_status, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_interrupt_callback_register,
                         int, int, unit, 0, 0,
                         cprimod_cpri_port_intr_type_t, cprimod_cpri_port_intr_type_t, cpri_intr_type, 0, 0,
                         cprimod_cpri_port_interrupt_callback_t, cprimod_cpri_port_interrupt_callback_t, callback, 0, 0,
                         void*, void, cb_data, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_interrupt_callback_unregister,
                         int, int, unit, 0, 0,
                         cprimod_cpri_port_intr_type_t, cprimod_cpri_port_intr_type_t, cpri_intr_type, 0, 0,
                         cprimod_cpri_port_interrupt_callback_t, cprimod_cpri_port_interrupt_callback_t, callback, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_port_interrupt_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_port_intr_type_t, cprimod_cpri_port_intr_type_t, cpri_intr_type, 0, 0,
                         int, int, data, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_port_interrupt_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_port_intr_type_t, cprimod_cpri_port_intr_type_t, cpri_intr_type, 0, 0,
                         int, int, data, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         cprimod_cpri_cpm_interrupt_data_init,
                         int, int, unit, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_port_interrupt_process,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_fast_clk_bit_time_period_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, bit_time_period, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_fast_clk_bit_time_period_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, bit_time_period, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_bit_time_period_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         uint32*, uint32, bit_time_period, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_bit_time_period_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         cprimod_port_speed_t, cprimod_port_speed_t, speed, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_timestamp_capture_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         cprimod_1588_capture_config_t*, cprimod_1588_capture_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_timestamp_capture_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         cprimod_1588_capture_config_t*, cprimod_1588_capture_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         cprimod_1588_captured_timestamp_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         uint8, uint8, fifo0_sw1, 0, 0,
                         uint8, uint8, mx_cnt, 0, 0,
                         uint8*, uint8, count, 1, 0,
                         uint64*, uint64, captured_time, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_timestamp_adjust_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         cprimod_1588_time_t*, cprimod_1588_time_t, adjust_time, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_timestamp_adjust_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         cprimod_1588_time_t*, cprimod_1588_time_t, adjust_time, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_timestamp_fifo_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         uint16*, uint16, modulo, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_timestamp_fifo_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         uint16, uint16, modulo, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_timestamp_cmic_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         uint16*, uint16, modulo, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_1588_timestamp_cmic_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, direction, 0, 0,
                         uint16, uint16, modulo, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_basic_frame_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         uint32*, uint32, frame_len_in_bits, 1, 0,
                         uint32*, uint32, control_word_len_in_bits, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_agnostic_mode_basic_frame_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_interface_bus_width_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, is_10bit_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_tunnel_mode_basic_frame_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         int, int, enable, 0, 0,
                         int, int, restore_rsvd4, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_rsvd4_agnostic_mode_basic_frame_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_encap_presentation_time_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_encap_presentation_time_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_encap_presentation_time_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_encap_presentation_time_config_t*, cprimod_encap_presentation_time_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_encap_presentation_time_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_encap_presentation_time_config_t*, cprimod_encap_presentation_time_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_encap_presentation_time_adjust_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, time, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_encap_presentation_time_adjust_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, time, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_encap_presentation_time_approximate_increment_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, time, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_encap_presentation_time_approximate_increment_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, time, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_agnostic_mode_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         cprimod_cpri_roe_ordering_info_option_t*, cprimod_cpri_roe_ordering_info_option_t, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_agnostic_mode_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         cprimod_cpri_roe_ordering_info_option_t, cprimod_cpri_roe_ordering_info_option_t, mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_decap_agnostic_mode_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_decap_agnostic_mode_config_t*, cprimod_decap_agnostic_mode_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_decap_agnostic_mode_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_decap_agnostic_mode_config_t*, cprimod_decap_agnostic_mode_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_presentation_time_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, mod_offset, 1, 0,
                         uint32*, uint32, mod_count, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decap_presentation_time_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, mod_offset, 0, 0,
                         uint32, uint32, mod_count, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_compression_lookup_table_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, max_depth, 0, 0,
                         int*, int, table_depth, 1, 0,
                         uint32*, uint32, table, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_compression_lookup_table_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, table_depth, 0, 0,
                         uint32*, uint32, table, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_decompression_lookup_table_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, max_depth, 0, 0,
                         int*, int, table_depth, 1, 0,
                         uint32*, uint32, table, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_decompression_lookup_table_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, table_depth, 0, 0,
                         uint32*, uint32, table, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_decap_queue_flow_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         int*, int, enable, 1, 0,
                         uint32_t*, uint32_t, xon_threshold, 1, 0,
                         uint32_t*, uint32_t, xoff_threshold, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_decap_queue_flow_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         int, int, enable, 0, 0,
                         uint32_t, uint32_t, xon_threshold, 0, 0,
                         uint32_t, uint32_t, xoff_threshold, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_fec_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_fec_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_fec_timestamp_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         cprimod_fec_timestamp_config_t*, cprimod_fec_timestamp_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_fec_timestamp_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         cprimod_fec_timestamp_config_t*, cprimod_fec_timestamp_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_fec_aux_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_fec_aux_config_para_t, cprimod_fec_aux_config_para_t, parameter_id, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_fec_aux_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_fec_aux_config_para_t, cprimod_fec_aux_config_para_t, parameter_id, 0, 0,
                         uint32, uint32, value, 0, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_fec_stat_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_fec_stat_type_t, cprimod_cpri_fec_stat_type_t, stat_type, 0, 0,
                         uint32*, uint32, value, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_ecc_interrupt_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_ecc_interrupt_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_ecc_intr_info_t*, cprimod_cpri_ecc_intr_info_t, ecc_err_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT_ECC_INJECT
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_port_ecc_interrupt_test,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

#endif /* CPRIMOD_SUPPORT_ECC_INJECT */
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_pll_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int*, int, pll_sel, 1, 0,
                         int*, int, pll_lock, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_reset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, rst, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_reset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, rst, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_init,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_rx_gcw_word_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, group_index, 0, 0,
                         uint16*, uint16, gcw_word, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_tx_gcw_word_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, group_index, 0, 0,
                         uint16, uint16, gcw_word, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_mac_drain_start,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_mac_drain_stop,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_mac_credit_reset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, rst, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_mac_credit_reset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, rst, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_port_link_up_event,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_port_link_down_event,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_rx_tunnel_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         uint32*, uint32, payload_size, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_rx_tunnel_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         uint32, uint32, payload_size, 0, 0,
                         int, int, restore_rsvd4, 0, 0,
                         cprimod_port_speed_t, cprimod_port_speed_t, restore_speed, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_port_tx_agnostic_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         cprimod_agnostic_mode_type_t*, cprimod_agnostic_mode_type_t, mode, 1, 0,
                         uint32*, uint32, payload_size, 1, 0);

CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         cprimod_cpri_port_tx_agnostic_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         cprimod_agnostic_mode_type_t, cprimod_agnostic_mode_type_t, mode, 0, 0,
                         uint32, uint32, payload_size, 0, 0,
                         int, int, restore_rsvd4, 0, 0,
                         cprimod_port_speed_t, cprimod_port_speed_t, restore_speed, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_rx_agnostic_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         cprimod_agnostic_mode_type_t*, cprimod_agnostic_mode_type_t, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_port_pmd_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_pmd_port_status_t, cprimod_pmd_port_status_t, status, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_link_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, link, 1, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_encap_header_field_mapping_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_encap_header_field_mapping_t*, cprimod_cpri_encap_header_field_mapping_t, mapping, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_encap_header_field_mapping_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_encap_header_field_mapping_t*, cprimod_cpri_encap_header_field_mapping_t, mapping, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_decap_header_field_mapping_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_decap_header_field_mapping_t*, cprimod_cpri_decap_header_field_mapping_t, mapping, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_decap_header_field_mapping_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_decap_header_field_mapping_t*, cprimod_cpri_decap_header_field_mapping_t, mapping, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_header_field_adjustment_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         int*, int, ext_hdr_enable, 1, 0,
                         int*, int, len_field_adj, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         cprimod_cpri_header_field_adjustment_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_direction_t, cprimod_direction_t, dir, 0, 0,
                         int, int, ext_hdr_enable, 0, 0,
                         int, int, len_field_adj, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_decap_header_field_mask_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_roe_header_field_t, cprimod_cpri_roe_header_field_t, field_id, 0, 0,
                         uint32*, uint32, mask, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_decap_header_field_mask_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_roe_header_field_t, cprimod_cpri_roe_header_field_t, field_id, 0, 0,
                         uint32, uint32, mask, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_compression_saturation_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, threshold_value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_compression_saturation_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, threshold_value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_decompression_saturation_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, sat_value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_port_decompression_saturation_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, sat_value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rsvd4_tx_padding_size_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, padding_size, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rsvd4_tx_padding_size_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, padding_size, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_rx_datapath_reset,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_tx_datapath_reset,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_port_rx_pipeline_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         cprimod_cpri_port_tx_pipeline_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_speed_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         cprimod_port_init_config_t*, cprimod_port_init_config_t, port_config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_cpri_tx_framer_tgen_tick_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_speed_t, cprimod_port_speed_t, speed, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         cprimod_rsvd4_tx_framer_tgen_tick_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_speed_mult_t, cprimod_port_rsvd4_speed_mult_t, speed, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_debug_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_debug_attr_t, cprimod_cpri_debug_attr_t, type, 0, 0,
                         int, int, index, 0, 0,
                         int, int, buffer_size, 0, 0,
                         uint32*, uint32, data, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         cprimod_cpri_port_debug_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_debug_attr_t, cprimod_cpri_debug_attr_t, type, 0, 0,
                         int, int, index, 0, 0,
                         int, int, buffer_size, 0, 0,
                         uint32*, uint32, data, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         cprimod_cpri_port_debug_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_cpri_debug_attr_t, cprimod_cpri_debug_attr_t, type, 0, 0,
                         int, int, index, 0, 0);


/* Functions and Macros mapping */
static cint_function_t __cint_functions[] =
{
    CINT_FWRAPPER_ENTRY(cprimod_test_api_non_dispatch),
    CINT_FWRAPPER_ENTRY(cprimod_test_api_dispatch),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_parser_active_table_get),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_parser_active_table_set),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_parser_table_num_entries_get),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_parser_table_num_entries_set),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_assembly_active_table_get),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_assembly_active_table_set),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_assembly_table_num_entries_get),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_assembly_table_num_entries_set),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_parser_switch_active_table),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_assembly_switch_active_table),
    CINT_FWRAPPER_ENTRY(cprimod_rx_axc_basic_frame_add),
    CINT_FWRAPPER_ENTRY(cprimod_rx_axc_basic_frame_delete),
    CINT_FWRAPPER_ENTRY(cprimod_rx_axc_basic_frame_clear),
    CINT_FWRAPPER_ENTRY(cprimod_rx_axc_basic_frame_get),
    CINT_FWRAPPER_ENTRY(cprimod_tx_axc_basic_frame_add),
    CINT_FWRAPPER_ENTRY(cprimod_tx_axc_basic_frame_delete),
    CINT_FWRAPPER_ENTRY(cprimod_tx_axc_basic_frame_clear),
    CINT_FWRAPPER_ENTRY(cprimod_tx_axc_basic_frame_get),
    CINT_FWRAPPER_ENTRY(cprimod_basic_frame_debug),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_rx_axc_container_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_rx_axc_container_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_rx_axc_container_config_clear),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_tx_axc_container_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_tx_axc_container_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_tx_axc_container_config_clear),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_axc_container_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_axc_container_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_axc_container_config_clear),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_axc_container_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_axc_container_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_axc_container_config_clear),
    CINT_FWRAPPER_ENTRY(cprimod_rx_roe_payload_size_get),
    CINT_FWRAPPER_ENTRY(cprimod_rx_roe_payload_size_set),
    CINT_FWRAPPER_ENTRY(cprimod_tx_roe_payload_size_get),
    CINT_FWRAPPER_ENTRY(cprimod_tx_roe_payload_size_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_encap_data_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_encap_data_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_decap_data_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_decap_data_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_encap_data_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_encap_data_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_decap_data_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_decap_data_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_header_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_header_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rx_rsvd4_gsm_tsn_bitmap_get),
    CINT_FWRAPPER_ENTRY(cprimod_rx_rsvd4_gsm_tsn_bitmap_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_ordering_info_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_ordering_info_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_decap_ordering_info_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_decap_ordering_info_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_ordering_info_sequence_offset_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_ordering_info_sequence_offset_set),
    CINT_FWRAPPER_ENTRY(cprimod_decap_ordering_info_sequence_offset_get),
    CINT_FWRAPPER_ENTRY(cprimod_decap_ordering_info_sequence_offset_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_mac_da_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_mac_da_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_mac_sa_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_mac_sa_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_vlan_id_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_vlan_id_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_decap_ethertype_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_decap_ethertype_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_ethertype_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_ethertype_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_memory_clear),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_rx_framer_state_clear),
    CINT_FWRAPPER_ENTRY(cprimod_decap_memory_clear),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_tx_framer_state_clear),
    CINT_FWRAPPER_ENTRY(cprimod_decap_flow_classification_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_decap_flow_classification_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_decap_flow_classification_config_clear),
    CINT_FWRAPPER_ENTRY(cprimod_decap_flow_to_queue_mapping_get),
    CINT_FWRAPPER_ENTRY(cprimod_decap_flow_to_queue_mapping_set),
    CINT_FWRAPPER_ENTRY(cprimod_decap_flow_to_queue_mapping_clear),
    CINT_FWRAPPER_ENTRY(cprimod_decap_queue_to_ordering_info_index_mapping_get),
    CINT_FWRAPPER_ENTRY(cprimod_decap_queue_to_ordering_info_index_mapping_set),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_tick_get),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_tick_set),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_enable),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_offset_get),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_offset_set),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_next_bfn_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_next_bfn_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_next_hfn_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_next_hfn_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_next_bfn_get),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_next_hfn_get),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_select_counter_get),
    CINT_FWRAPPER_ENTRY(cprimod_tx_framer_tgen_select_counter_set),
    CINT_FWRAPPER_ENTRY(cprimod_header_compare_entry_add),
    CINT_FWRAPPER_ENTRY(cprimod_header_compare_entry_delete),
    CINT_FWRAPPER_ENTRY(cprimod_header_compare_entry_for_flow_delete),
    CINT_FWRAPPER_ENTRY(cprimod_modulo_rule_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_modulo_rule_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_modulo_rule_flow_enable_get),
    CINT_FWRAPPER_ENTRY(cprimod_modulo_rule_flow_enable_set),
    CINT_FWRAPPER_ENTRY(cprimod_dual_bitmap_rule_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_dual_bitmap_rule_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_secondary_dual_bitmap_rule_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_secondary_dual_bitmap_rule_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_dbm_position_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_dbm_position_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_dbm_position_flow_enable_get),
    CINT_FWRAPPER_ENTRY(cprimod_dbm_position_flow_enable_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rx_interface_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rx_interface_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_tx_interface_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_tx_interface_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rx_frame_optional_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rx_frame_optional_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_tx_frame_optional_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_tx_frame_optional_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_frame_optional_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_frame_optional_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_speed_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_speed_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_speed_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_speed_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_fsm_state_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_fsm_state_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_overide_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_rx_overide_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_frame_optional_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_frame_optional_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_fsm_state_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_fsm_state_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_overide_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_rsvd4_tx_overide_set),
    CINT_FWRAPPER_ENTRY(cprimod_port_rx_pcs_status_get),
    CINT_FWRAPPER_ENTRY(cprimod_core_init),
    CINT_FWRAPPER_ENTRY(cprimod_port_init),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_master_frame_sync_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_master_frame_sync_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_rx_control_word_sync_info_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_rx_control_word_l1_inband_info_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_rx_control_word_l1_signal_signal_protection_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_rx_control_word_l1_signal_signal_protection_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_cw_slow_hdlc_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_cw_slow_hdlc_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_cw_fast_eth_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_cw_fast_eth_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_vsd_cw_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_vsd_cw_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_vsd_ctrl_flow_add),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_vsd_ctrl_flow_delete),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_vsd_ctrl_flow_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_control_queue_tag_to_flow_id_map_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_control_queue_tag_to_flow_id_map_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_vsd_cw_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_vsd_cw_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_vsd_ctrl_flow_add),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_vsd_ctrl_flow_delete),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_vsd_ctrl_flow_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_vsd_raw_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_vsd_raw_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_vsd_raw_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_vsd_raw_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_vsd_raw_filter_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_vsd_raw_filter_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_brcm_rsvd5_control_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_brcm_rsvd5_control_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_brcm_rsvd5_control_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_brcm_rsvd5_control_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_gcw_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_gcw_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_gcw_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_gcw_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_gcw_filter_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_gcw_filter_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_tx_control_word_l1_inband_info_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_tx_control_word_l1_inband_info_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_control_message_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_control_flow_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_control_flow_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_sync_profile_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_rx_sync_profile_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_rx_tag_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rx_tag_gen_entry_add),
    CINT_FWRAPPER_ENTRY(cprimod_rx_tag_gen_entry_delete),
    CINT_FWRAPPER_ENTRY(cprimod_rx_control_flow_tag_option_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_control_flow_group_member_add),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_control_flow_group_member_delete),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_eth_message_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_single_raw_message_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_single_tunnel_message_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_control_flow_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_control_flow_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_control_flow_header_index_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_control_flow_header_index_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_control_header_entry_get),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_control_header_entry_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_fast_eth_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_or_enet_port_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_or_enet_port_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_enable_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_enable_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_enable_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_enable_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_interrupt_link_status_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_interrupt_callback_register),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_interrupt_callback_unregister),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_interrupt_enable_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_interrupt_enable_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_cpm_interrupt_data_init),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_interrupt_process),
    CINT_FWRAPPER_ENTRY(cprimod_fast_clk_bit_time_period_get),
    CINT_FWRAPPER_ENTRY(cprimod_fast_clk_bit_time_period_set),
    CINT_FWRAPPER_ENTRY(cprimod_1588_bit_time_period_get),
    CINT_FWRAPPER_ENTRY(cprimod_1588_bit_time_period_set),
    CINT_FWRAPPER_ENTRY(cprimod_1588_timestamp_capture_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_1588_timestamp_capture_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_1588_captured_timestamp_get),
    CINT_FWRAPPER_ENTRY(cprimod_1588_timestamp_adjust_get),
    CINT_FWRAPPER_ENTRY(cprimod_1588_timestamp_adjust_set),
    CINT_FWRAPPER_ENTRY(cprimod_1588_timestamp_fifo_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_1588_timestamp_fifo_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_1588_timestamp_cmic_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_1588_timestamp_cmic_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_basic_frame_info_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_agnostic_mode_basic_frame_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_interface_bus_width_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_tunnel_mode_basic_frame_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_agnostic_mode_basic_frame_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_presentation_time_enable_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_presentation_time_enable_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_presentation_time_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_presentation_time_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_presentation_time_adjust_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_presentation_time_adjust_set),
    CINT_FWRAPPER_ENTRY(cprimod_encap_presentation_time_approximate_increment_get),
    CINT_FWRAPPER_ENTRY(cprimod_encap_presentation_time_approximate_increment_set),
    CINT_FWRAPPER_ENTRY(cprimod_decap_agnostic_mode_enable_get),
    CINT_FWRAPPER_ENTRY(cprimod_decap_agnostic_mode_enable_set),
    CINT_FWRAPPER_ENTRY(cprimod_decap_agnostic_mode_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_decap_agnostic_mode_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_decap_presentation_time_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_decap_presentation_time_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_compression_lookup_table_get),
    CINT_FWRAPPER_ENTRY(cprimod_compression_lookup_table_set),
    CINT_FWRAPPER_ENTRY(cprimod_decompression_lookup_table_get),
    CINT_FWRAPPER_ENTRY(cprimod_decompression_lookup_table_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_decap_queue_flow_control_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_decap_queue_flow_control_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_fec_enable_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_fec_enable_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_fec_timestamp_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_fec_timestamp_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_fec_aux_config_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_fec_aux_config_set),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_fec_stat_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_ecc_interrupt_enable_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_ecc_interrupt_status_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT_ECC_INJECT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_ecc_interrupt_test),
#endif /* CPRIMOD_SUPPORT_ECC_INJECT */
    CINT_FWRAPPER_ENTRY(cprimod_cpri_pll_status_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_reset_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_reset_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_init),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_gcw_word_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_gcw_word_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_mac_drain_start),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_mac_drain_stop),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_mac_credit_reset_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_mac_credit_reset_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_link_up_event),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_link_down_event),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_tunnel_mode_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_tunnel_mode_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_agnostic_mode_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_agnostic_mode_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_agnostic_mode_get),
    CINT_FWRAPPER_ENTRY(cprimod_port_pmd_status_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_link_get),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_encap_header_field_mapping_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_encap_header_field_mapping_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_decap_header_field_mapping_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_decap_header_field_mapping_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_header_field_adjustment_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_header_field_adjustment_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_decap_header_field_mask_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_decap_header_field_mask_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_compression_saturation_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_compression_saturation_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_decompression_saturation_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_decompression_saturation_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_padding_size_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_padding_size_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_rx_datapath_reset),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_tx_datapath_reset),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_rx_pipeline_clear),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_tx_pipeline_clear),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_speed_set),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(cprimod_cpri_tx_framer_tgen_tick_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_rsvd4_tx_framer_tgen_tick_config_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_debug_get),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_debug_set),
    CINT_FWRAPPER_ENTRY(cprimod_cpri_port_debug_clear),
    { NULL }
};

/* Functions pointers section */
static cint_function_pointer_t __cint_function_pointers[2];

static int
__cint_fpointer__cprimod_firmware_loader_f(const phymod_core_access_t* core, uint32_t length, const uint8_t* data)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+0, 3, 1, &core, &length, &data, &returnval);
    return returnval;
}


static cint_parameter_desc_t __cint_parameters_cprimod_firmware_loader_f[] =
{
    {"int", "r", 0, 0},
    {"const phymod_core_access_t", "core", 1, 0},
    {"uint32_t", "length", 0, 0},
    {"const uint8_t", "data", 1, 0},
    { NULL }
};


static cint_function_pointer_t __cint_function_pointers[] = 
{
    {
    "cprimod_firmware_loader_f",
    (cint_fpointer_t) __cint_fpointer__cprimod_firmware_loader_f,
    __cint_parameters_cprimod_firmware_loader_f
    },
    { NULL }
};

/* Structs section */
static void*
__cint_maddr__cprimod_basic_frame_usage_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_basic_frame_usage_entry_t* s = (cprimod_basic_frame_usage_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->axc_id);break;
        case 1: rv = &(s->start_bit);break;
        case 2: rv = &(s->num_bits);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_container_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_container_config_t* s = (cprimod_cpri_container_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->map_method);break;
        case 1: rv = &(s->Naxc);break;
        case 2: rv = &(s->K);break;
        case 3: rv = &(s->Nst);break;
        case 4: rv = &(s->Na);break;
        case 5: rv = &(s->Nc);break;
        case 6: rv = &(s->Nv);break;
        case 7: rv = &(s->frame_sync_mode);break;
        case 8: rv = &(s->basic_frame_offset);break;
        case 9: rv = &(s->radio_frame_offset);break;
        case 10: rv = &(s->hyper_frame_offset);break;
        case 11: rv = &(s->cblk_cnt);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_rsvd4_container_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_rsvd4_container_config_t* s = (cprimod_rsvd4_container_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->axc_id);break;
        case 1: rv = &(s->stuffing_cnt);break;
        case 2: rv = &(s->msg_ts_mode);break;
        case 3: rv = &(s->msg_ts_cnt);break;
        case 4: rv = &(s->frame_sync_mode);break;
        case 5: rv = &(s->master_frame_offset);break;
        case 6: rv = &(s->message_number_offset);break;
        case 7: rv = &(s->container_block_cnt);break;
        case 8: rv = &(s->use_ts_dbm);break;
        case 9: rv = &(s->ts_dbm_prof_num);break;
        case 10: rv = &(s->num_active_slots);break;
        case 11: rv = &(s->msg_addr);break;
        case 12: rv = &(s->msg_type);break;
        case 13: rv = &(s->msg_ts_offset);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_payload_size_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_payload_size_info_t* s = (cprimod_payload_size_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->packet_size);break;
        case 1: rv = &(s->last_packet_num);break;
        case 2: rv = &(s->last_packet_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_encap_decap_data_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_encap_decap_data_config_t* s = (cprimod_encap_decap_data_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->sample_size);break;
        case 1: rv = &(s->truncation_enable);break;
        case 2: rv = &(s->truncation_type);break;
        case 3: rv = &(s->compression_type);break;
        case 4: rv = &(s->mux_enable);break;
        case 5: rv = &(s->bit_reversal);break;
        case 6: rv = &(s->buffer_size);break;
        case 7: rv = &(s->priority);break;
        case 8: rv = &(s->cycle_size);break;
        case 9: rv = &(s->is_agnostic);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_rsvd4_encap_data_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_rsvd4_encap_data_config_t* s = (cprimod_rsvd4_encap_data_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->buffer_size);break;
        case 1: rv = &(s->priority);break;
        case 2: rv = &(s->gsm_pad_size);break;
        case 3: rv = &(s->gsm_extra_pad_size);break;
        case 4: rv = &(s->gsm_pad_enable);break;
        case 5: rv = &(s->gsm_control_location);break;
        case 6: rv = &(s->bit_reversal);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_rsvd4_decap_data_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_rsvd4_decap_data_config_t* s = (cprimod_rsvd4_decap_data_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->buffer_size);break;
        case 1: rv = &(s->cycle_size);break;
        case 2: rv = &(s->gsm_pad_size);break;
        case 3: rv = &(s->gsm_extra_pad_size);break;
        case 4: rv = &(s->gsm_pad_enable);break;
        case 5: rv = &(s->gsm_control_location);break;
        case 6: rv = &(s->bit_reversal);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_encap_header_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_encap_header_config_t* s = (cprimod_encap_header_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->header_type);break;
        case 1: rv = &(s->flow_id);break;
        case 2: rv = &(s->roe_subtype);break;
        case 3: rv = &(s->ordering_info_index);break;
        case 4: rv = &(s->mac_da_index);break;
        case 5: rv = &(s->mac_sa_index);break;
        case 6: rv = &(s->vlan_type);break;
        case 7: rv = &(s->vlan_id_0_index);break;
        case 8: rv = &(s->vlan_id_1_index);break;
        case 9: rv = &(s->vlan_0_priority);break;
        case 10: rv = &(s->vlan_1_priority);break;
        case 11: rv = &(s->vlan_eth_type_index);break;
        case 12: rv = &(s->use_tagid_for_vlan);break;
        case 13: rv = &(s->use_tagid_for_flowid);break;
        case 14: rv = &(s->use_opcode);break;
        case 15: rv = &(s->roe_opcode);break;
        case 16: rv = &(s->version);break;
        case 17: rv = &(s->roe_frame_format);break;
        case 18: rv = &(s->ecpri_pc_id);break;
        case 19: rv = &(s->ecpri_msg_type);break;
        case 20: rv = &(s->ecpri12_header_byte0);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_encap_ordering_info_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_encap_ordering_info_entry_t* s = (cprimod_encap_ordering_info_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->pcnt_prop);break;
        case 2: rv = &(s->pcnt_size);break;
        case 3: rv = &(s->pcnt_increment);break;
        case 4: rv = &(s->pcnt_max);break;
        case 5: rv = &(s->qcnt_prop);break;
        case 6: rv = &(s->qcnt_size);break;
        case 7: rv = &(s->qcnt_increment);break;
        case 8: rv = &(s->qcnt_max);break;
        case 9: rv = &(s->seq_reserve_value);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_decap_ordering_info_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_decap_ordering_info_entry_t* s = (cprimod_decap_ordering_info_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->pcnt_extended);break;
        case 2: rv = &(s->pcnt_pkt_count);break;
        case 3: rv = &(s->pcnt_size);break;
        case 4: rv = &(s->pcnt_increment);break;
        case 5: rv = &(s->pcnt_max);break;
        case 6: rv = &(s->pcnt_bias);break;
        case 7: rv = &(s->pcnt_increment_p2);break;
        case 8: rv = &(s->qcnt_size);break;
        case 9: rv = &(s->qcnt_increment);break;
        case 10: rv = &(s->qcnt_max);break;
        case 11: rv = &(s->qcnt_bias);break;
        case 12: rv = &(s->qcnt_increment_p2);break;
        case 13: rv = &(s->modulo_2);break;
        case 14: rv = &(s->gsm_tsn_bitmap);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_ordering_info_offset_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_ordering_info_offset_t* s = (cprimod_cpri_ordering_info_offset_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->p_size);break;
        case 1: rv = &(s->p_offset);break;
        case 2: rv = &(s->q_size);break;
        case 3: rv = &(s->q_offset);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_header_compare_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_header_compare_entry_t* s = (cprimod_header_compare_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->valid);break;
        case 1: rv = &(s->match_data);break;
        case 2: rv = &(s->mask);break;
        case 3: rv = &(s->flow_id);break;
        case 4: rv = &(s->flow_type);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_modulo_rule_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_modulo_rule_entry_t* s = (cprimod_modulo_rule_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->active);break;
        case 1: rv = &(s->modulo_value);break;
        case 2: rv = &(s->modulo_index);break;
        case 3: rv = &(s->dbm_enable);break;
        case 4: rv = &(s->flow_dbm_id);break;
        case 5: rv = &(s->flow_type);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_dbm_rule_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_dbm_rule_entry_t* s = (cprimod_dbm_rule_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->bm1_mult);break;
        case 1: rv = &(s->bm1);break;
        case 2: rv = &(s->bm1_size);break;
        case 3: rv = &(s->bm2);break;
        case 4: rv = &(s->bm2_size);break;
        case 5: rv = &(s->num_slots);break;
        case 6: rv = &(s->pos_grp_index);break;
        case 7: rv = &(s->pos_grp_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_secondary_dbm_rule_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_secondary_dbm_rule_entry_t* s = (cprimod_secondary_dbm_rule_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->bm1_mult);break;
        case 1: rv = &(s->bm1);break;
        case 2: rv = &(s->bm1_size);break;
        case 3: rv = &(s->bm2);break;
        case 4: rv = &(s->bm2_size);break;
        case 5: rv = &(s->num_slots);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_dbm_pos_table_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_dbm_pos_table_entry_t* s = (cprimod_dbm_pos_table_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->valid);break;
        case 1: rv = &(s->flow_id);break;
        case 2: rv = &(s->flow_type);break;
        case 3: rv = &(s->index);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_port_interface_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_port_interface_config_t* s = (cprimod_port_interface_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->speed);break;
        case 1: rv = &(s->interface);break;
        case 2: rv = &(s->port_encap_type);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_port_rsvd4_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_port_rsvd4_config_t* s = (cprimod_port_rsvd4_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->speed);break;
        case 1: rv = &(s->interface);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_polarity_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_polarity_t* s = (cprimod_polarity_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_polarity);break;
        case 1: rv = &(s->tx_polarity);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_lane_map_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_lane_map_t* s = (cprimod_lane_map_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->num_of_lanes);break;
        case 1: rv = &(s->lane_map_rx);break;
        case 2: rv = &(s->lane_map_tx);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_firmware_core_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_firmware_core_config_t* s = (cprimod_firmware_core_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->CoreConfigFromPCS);break;
        case 1: rv = &(s->VcoRate);break;
        case 2: rv = &(s->disable_write_pll_iqp);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_afe_pll_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_afe_pll_t* s = (cprimod_afe_pll_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->afe_pll_change_default);break;
        case 1: rv = &(s->ams_pll_iqp);break;
        case 2: rv = &(s->ams_pll_en_hrz);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_pll_parm_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_pll_parm_t* s = (cprimod_pll_parm_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->change_pll);break;
        case 1: rv = &(s->vcoRate);break;
        case 2: rv = &(s->div2);break;
        case 3: rv = &(s->div4);break;
        case 4: rv = &(s->afe_pll);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_core_init_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_core_init_config_t* s = (cprimod_core_init_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->lane_map);break;
        case 1: rv = &(s->firmware_load_method);break;
        case 2: rv = &(s->firmware_loader);break;
        case 3: rv = &(s->firmware_core_config);break;
        case 4: rv = &(s->flags);break;
        case 5: rv = &(s->tx_input_voltage);break;
        case 6: rv = &(s->pll0);break;
        case 7: rv = &(s->pll1);break;
        case 8: rv = &(s->trcvr_host_managed);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_core_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_core_status_t* s = (cprimod_core_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pmd_active);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_port_init_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_port_init_config_t* s = (cprimod_port_init_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->polarity_rx);break;
        case 1: rv = &(s->polarity_tx);break;
        case 2: rv = &(s->interface);break;
        case 3: rv = &(s->tx_cpri_speed);break;
        case 4: rv = &(s->rx_cpri_speed);break;
        case 5: rv = &(s->tx_rsvd4_speed);break;
        case 6: rv = &(s->rx_rsvd4_speed);break;
        case 7: rv = &(s->roe_stuffing_bit);break;
        case 8: rv = &(s->roe_reserved_bit);break;
        case 9: rv = &(s->serdes_scrambler_seed);break;
        case 10: rv = &(s->serdes_scrambler_enable);break;
        case 11: rv = &(s->mix_cpri_enet);break;
        case 12: rv = &(s->vco_for_lane);break;
        case 13: rv = &(s->pll_in_use);break;
        case 14: rv = &(s->tx_params);break;
        case 15: rv = &(s->tx_params_user_config);break;
        case 16: rv = &(s->parity_enable);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_slow_hdlc_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_slow_hdlc_config_info_t* s = (cprimod_slow_hdlc_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->tx_crc_mode);break;
        case 1: rv = &(s->tx_flag_size);break;
        case 2: rv = &(s->tx_filling_flag_pattern);break;
        case 3: rv = &(s->crc_init_val);break;
        case 4: rv = &(s->use_fe_mac);break;
        case 5: rv = &(s->crc_byte_swap);break;
        case 6: rv = &(s->no_fcs_err_check);break;
        case 7: rv = &(s->cw_sel);break;
        case 8: rv = &(s->cw_size);break;
        case 9: rv = &(s->fcs_size);break;
        case 10: rv = &(s->runt_frame_drop);break;
        case 11: rv = &(s->long_frame_drop);break;
        case 12: rv = &(s->min_frame_size);break;
        case 13: rv = &(s->max_frame_size);break;
        case 14: rv = &(s->queue_num);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_fast_eth_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_fast_eth_config_info_t* s = (cprimod_fast_eth_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->tx_crc_mode);break;
        case 1: rv = &(s->schan_start);break;
        case 2: rv = &(s->schan_size);break;
        case 3: rv = &(s->cw_sel);break;
        case 4: rv = &(s->cw_size);break;
        case 5: rv = &(s->min_packet_size);break;
        case 6: rv = &(s->max_packet_size);break;
        case 7: rv = &(s->min_packet_drop);break;
        case 8: rv = &(s->max_packet_drop);break;
        case 9: rv = &(s->strip_crc);break;
        case 10: rv = &(s->min_ipg);break;
        case 11: rv = &(s->queue_num);break;
        case 12: rv = &(s->no_fcs_err_check);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_rx_vsd_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_rx_vsd_config_info_t* s = (cprimod_cpri_rx_vsd_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->subchan_start);break;
        case 1: rv = &(s->subchan_size);break;
        case 2: rv = &(s->subchan_bytes);break;
        case 3: rv = &(s->subchan_steps);break;
        case 4: rv = &(s->flow_bytes);break;
        case 5: rv = &(s->queue_num);break;
        case 6: rv = &(s->rsvd_sector_mask);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_rx_vsd_ctrl_flow_config_xxx_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_rx_vsd_ctrl_flow_config_xxx_t* s = (cprimod_cpri_rx_vsd_ctrl_flow_config_xxx_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->hyper_frame_number);break;
        case 1: rv = &(s->hyper_frame_modulo);break;
        case 2: rv = &(s->filter_zero_data);break;
        case 3: rv = &(s->section_num);break;
        case 4: rv = &(s->num_sector);break;
        case 5: rv = &(s->tag_id);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_tx_vsd_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_tx_vsd_config_info_t* s = (cprimod_cpri_tx_vsd_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->subchan_start);break;
        case 1: rv = &(s->subchan_size);break;
        case 2: rv = &(s->subchan_bytes);break;
        case 3: rv = &(s->subchan_steps);break;
        case 4: rv = &(s->flow_bytes);break;
        case 5: rv = &(s->queue_num);break;
        case 6: rv = &(s->rsvd_sector_mask);break;
        case 7: rv = &(s->byte_order_swap);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_tx_vsd_flow_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_tx_vsd_flow_config_info_t* s = (cprimod_cpri_tx_vsd_flow_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->hyper_frame_number);break;
        case 1: rv = &(s->hyper_frame_modulo);break;
        case 2: rv = &(s->repeat_mode);break;
        case 3: rv = &(s->section_num);break;
        case 4: rv = &(s->num_sector);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_rx_vsd_raw_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_rx_vsd_raw_config_t* s = (cprimod_cpri_rx_vsd_raw_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->schan_start);break;
        case 1: rv = &(s->schan_size);break;
        case 2: rv = &(s->cw_sel);break;
        case 3: rv = &(s->cw_size);break;
        case 4: rv = &(s->filter_mode);break;
        case 5: rv = &(s->hyper_frame_index);break;
        case 6: rv = &(s->hyper_frame_modulo);break;
        case 7: rv = &(s->match_offset);break;
        case 8: rv = &(s->match_value);break;
        case 9: rv = &(s->match_mask);break;
        case 10: rv = &(s->queue_num);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_tx_vsd_raw_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_tx_vsd_raw_config_t* s = (cprimod_cpri_tx_vsd_raw_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->schan_start);break;
        case 1: rv = &(s->schan_size);break;
        case 2: rv = &(s->cw_sel);break;
        case 3: rv = &(s->cw_size);break;
        case 4: rv = &(s->hyper_frame_index);break;
        case 5: rv = &(s->hyper_frame_modulo);break;
        case 6: rv = &(s->queue_num);break;
        case 7: rv = &(s->map_mode);break;
        case 8: rv = &(s->repeat_enable);break;
        case 9: rv = &(s->bfn0_filter_enable);break;
        case 10: rv = &(s->bfn1_filter_enable);break;
        case 11: rv = &(s->idle_value);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_rx_gcw_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_rx_gcw_config_t* s = (cprimod_cpri_rx_gcw_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->Ns);break;
        case 1: rv = &(s->Xs);break;
        case 2: rv = &(s->Y);break;
        case 3: rv = &(s->mask);break;
        case 4: rv = &(s->filter_mode);break;
        case 5: rv = &(s->hyper_frame_index);break;
        case 6: rv = &(s->hyper_frame_modulo);break;
        case 7: rv = &(s->match_mask);break;
        case 8: rv = &(s->match_value);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_tx_gcw_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_tx_gcw_config_t* s = (cprimod_cpri_tx_gcw_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->Ns);break;
        case 1: rv = &(s->Xs);break;
        case 2: rv = &(s->Y);break;
        case 3: rv = &(s->mask);break;
        case 4: rv = &(s->hyper_frame_index);break;
        case 5: rv = &(s->hyper_frame_modulo);break;
        case 6: rv = &(s->repeat_enable);break;
        case 7: rv = &(s->bfn0_filter_enable);break;
        case 8: rv = &(s->bfn1_filter_enable);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_cpri_tx_control_word_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_tx_control_word_t* s = (cprimod_cpri_tx_control_word_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enet_ptr);break;
        case 1: rv = &(s->l1_fun);break;
        case 2: rv = &(s->hdlc_rate);break;
        case 3: rv = &(s->protocol_ver);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_control_flow_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_control_flow_config_t* s = (cprimod_control_flow_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->proc_type);break;
        case 1: rv = &(s->queue_num);break;
        case 2: rv = &(s->sync_profile);break;
        case 3: rv = &(s->sync_enable);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_sync_profile_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_sync_profile_entry_t* s = (cprimod_sync_profile_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->count_cycle);break;
        case 1: rv = &(s->message_offset);break;
        case 2: rv = &(s->master_frame_offset);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_rsvd4_tx_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_rsvd4_tx_config_info_t* s = (cprimod_rsvd4_tx_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->proc_type);break;
        case 1: rv = &(s->queue_num);break;
        case 2: rv = &(s->crc_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_interrupt_callback_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_interrupt_callback_entry_t* s = (cprimod_interrupt_callback_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->cb_func);break;
        case 1: rv = &(s->cb_data);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_1588_capture_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_1588_capture_config_t* s = (cprimod_1588_capture_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->mode);break;
        case 1: rv = &(s->capture_bfn_num);break;
        case 2: rv = &(s->capture_hfn_num);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_1588_time_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_1588_time_t* s = (cprimod_1588_time_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->nano_sec);break;
        case 1: rv = &(s->sub_nano_sec);break;
        case 2: rv = &(s->sign_bit);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_encap_presentation_time_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_encap_presentation_time_config_t* s = (cprimod_encap_presentation_time_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->mod_count);break;
        case 1: rv = &(s->frame_sync_mode);break;
        case 2: rv = &(s->radio_frame_offset);break;
        case 3: rv = &(s->hyper_frame_offset);break;
        case 4: rv = &(s->approx_inc_disable);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_decap_agnostic_mode_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_decap_agnostic_mode_config_t* s = (cprimod_decap_agnostic_mode_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->mod_count);break;
        case 1: rv = &(s->packet_size);break;
        case 2: rv = &(s->queue_num);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__cprimod_fec_timestamp_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_fec_timestamp_config_t* s = (cprimod_fec_timestamp_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->fec_fifo_ts_source_select);break;
        case 2: rv = &(s->fec_cmic_ts_source_select);break;
        case 3: rv = &(s->control_bit_offset_0);break;
        case 4: rv = &(s->control_bit_offset_1);break;
        case 5: rv = &(s->control_bit_offset_2);break;
        case 6: rv = &(s->control_bit_offset_3);break;
        default: rv = NULL; break;
    }
    return rv;
}

#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__cprimod_cpri_ecc_intr_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_ecc_intr_info_t* s = (cprimod_cpri_ecc_intr_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->port);break;
        case 1: rv = &(s->err_mem_info);break;
        case 2: rv = &(s->ecc_reg_info);break;
        case 3: rv = &(s->ecc_num_bits_err);break;
        case 4: rv = &(s->err_addr);break;
        case 5: rv = &(s->mem_str);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__cprimod_cpri_encap_header_field_mapping_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_encap_header_field_mapping_t* s = (cprimod_cpri_encap_header_field_mapping_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->hdr_byte0_sel);break;
        case 1: rv = &(s->hdr_byte1_sel);break;
        case 2: rv = &(s->hdr_byte2_sel);break;
        case 3: rv = &(s->hdr_byte3_sel);break;
        case 4: rv = &(s->hdr_byte4_sel);break;
        case 5: rv = &(s->hdr_byte5_sel);break;
        case 6: rv = &(s->hdr_byte6_sel);break;
        case 7: rv = &(s->hdr_byte7_sel);break;
        case 8: rv = &(s->hdr_byte8_sel);break;
        case 9: rv = &(s->hdr_byte9_sel);break;
        case 10: rv = &(s->hdr_byte10_sel);break;
        case 11: rv = &(s->hdr_byte11_sel);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__cprimod_cpri_decap_header_field_mapping_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    cprimod_cpri_decap_header_field_mapping_t* s = (cprimod_cpri_decap_header_field_mapping_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->subtype_sel);break;
        case 1: rv = &(s->flowid_sel);break;
        case 2: rv = &(s->length_15_8_sel);break;
        case 3: rv = &(s->length_7_0_sel);break;
        case 4: rv = &(s->orderinginfo_31_24_sel);break;
        case 5: rv = &(s->orderinginfo_23_16_sel);break;
        case 6: rv = &(s->orderinginfo_15_8_sel);break;
        case 7: rv = &(s->orderinginfo_7_0_sel);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */

static cint_parameter_desc_t __cint_struct_members__cprimod_basic_frame_usage_entry_t[] = 
{
    {"uint32", "axc_id", 0, 0},
    {"uint32", "start_bit", 0, 0},
    {"uint32", "num_bits", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_container_config_t[] = 
{
    {"cprimod_cpri_frame_map_method_t", "map_method", 0, 0},
    {"uint32", "Naxc", 0, 0},
    {"uint32", "K", 0, 0},
    {"uint32", "Nst", 0, 0},
    {"uint32", "Na", 0, 0},
    {"uint32", "Nc", 0, 0},
    {"uint32", "Nv", 0, 0},
    {"cprimod_cpri_frame_sync_mode_t", "frame_sync_mode", 0, 0},
    {"uint32", "basic_frame_offset", 0, 0},
    {"uint32", "radio_frame_offset", 0, 0},
    {"uint32", "hyper_frame_offset", 0, 0},
    {"uint32", "cblk_cnt", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_rsvd4_container_config_t[] = 
{
    {"uint32", "axc_id", 0, 0},
    {"uint32", "stuffing_cnt", 0, 0},
    {"cprimod_rsvd4_msg_ts_mode_t", "msg_ts_mode", 0, 0},
    {"uint32", "msg_ts_cnt", 0, 0},
    {"cprimod_rsvd4_frame_sync_mode_t", "frame_sync_mode", 0, 0},
    {"uint32", "master_frame_offset", 0, 0},
    {"uint32", "message_number_offset", 0, 0},
    {"uint32", "container_block_cnt", 0, 0},
    {"uint32", "use_ts_dbm", 0, 0},
    {"uint32", "ts_dbm_prof_num", 0, 0},
    {"uint32", "num_active_slots", 0, 0},
    {"uint32", "msg_addr", 0, 0},
    {"uint32", "msg_type", 0, 0},
    {"uint32", "msg_ts_offset", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_payload_size_info_t[] = 
{
    {"uint32", "packet_size", 0, 0},
    {"uint32", "last_packet_num", 0, 0},
    {"uint32", "last_packet_size", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_encap_decap_data_config_t[] = 
{
    {"uint32", "sample_size", 0, 0},
    {"uint32", "truncation_enable", 0, 0},
    {"cprimod_truncation_type_t", "truncation_type", 0, 0},
    {"cprimod_compression_type_t", "compression_type", 0, 0},
    {"uint32", "mux_enable", 0, 0},
    {"uint32", "bit_reversal", 0, 0},
    {"uint32", "buffer_size", 0, 0},
    {"uint32", "priority", 0, 0},
    {"uint32", "cycle_size", 0, 0},
    {"int", "is_agnostic", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_rsvd4_encap_data_config_t[] = 
{
    {"uint32", "buffer_size", 0, 0},
    {"uint32", "priority", 0, 0},
    {"uint32", "gsm_pad_size", 0, 0},
    {"uint32", "gsm_extra_pad_size", 0, 0},
    {"uint32", "gsm_pad_enable", 0, 0},
    {"uint32", "gsm_control_location", 0, 0},
    {"uint32", "bit_reversal", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_rsvd4_decap_data_config_t[] = 
{
    {"uint32", "buffer_size", 0, 0},
    {"uint32", "cycle_size", 0, 0},
    {"uint32", "gsm_pad_size", 0, 0},
    {"uint32", "gsm_extra_pad_size", 0, 0},
    {"uint32", "gsm_pad_enable", 0, 0},
    {"uint32", "gsm_control_location", 0, 0},
    {"uint32", "bit_reversal", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_encap_header_config_t[] = 
{
    {"cprimod_hdr_encap_type_t", "header_type", 0, 0},
    {"uint32", "flow_id", 0, 0},
    {"uint32", "roe_subtype", 0, 0},
    {"uint32", "ordering_info_index", 0, 0},
    {"uint32", "mac_da_index", 0, 0},
    {"uint32", "mac_sa_index", 0, 0},
    {"cprimod_hdr_vlan_type_t", "vlan_type", 0, 0},
    {"uint32", "vlan_id_0_index", 0, 0},
    {"uint32", "vlan_id_1_index", 0, 0},
    {"uint32", "vlan_0_priority", 0, 0},
    {"uint32", "vlan_1_priority", 0, 0},
    {"uint32", "vlan_eth_type_index", 0, 0},
    {"uint32", "use_tagid_for_vlan", 0, 0},
    {"uint32", "use_tagid_for_flowid", 0, 0},
    {"uint32", "use_opcode", 0, 0},
    {"uint32", "roe_opcode", 0, 0},
    {"uint8", "version", 0, 0},
    {"cprimod_cpri_roe_frame_format_t", "roe_frame_format", 0, 0},
    {"uint32", "ecpri_pc_id", 0, 0},
    {"uint32", "ecpri_msg_type", 0, 0},
    {"uint32", "ecpri12_header_byte0", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_encap_ordering_info_entry_t[] = 
{
    {"cprimod_ordering_info_type_t", "type", 0, 0},
    {"cprimod_ordering_info_prop_t", "pcnt_prop", 0, 0},
    {"uint32", "pcnt_size", 0, 0},
    {"uint32", "pcnt_increment", 0, 0},
    {"uint32", "pcnt_max", 0, 0},
    {"cprimod_ordering_info_prop_t", "qcnt_prop", 0, 0},
    {"uint32", "qcnt_size", 0, 0},
    {"uint32", "qcnt_increment", 0, 0},
    {"uint32", "qcnt_max", 0, 0},
    {"uint32", "seq_reserve_value", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_decap_ordering_info_entry_t[] = 
{
    {"cprimod_ordering_info_type_t", "type", 0, 0},
    {"uint32", "pcnt_extended", 0, 0},
    {"uint32", "pcnt_pkt_count", 0, 0},
    {"uint32", "pcnt_size", 0, 0},
    {"uint32", "pcnt_increment", 0, 0},
    {"uint32", "pcnt_max", 0, 0},
    {"uint32", "pcnt_bias", 0, 0},
    {"uint32", "pcnt_increment_p2", 0, 0},
    {"uint32", "qcnt_size", 0, 0},
    {"uint32", "qcnt_increment", 0, 0},
    {"uint32", "qcnt_max", 0, 0},
    {"uint32", "qcnt_bias", 0, 0},
    {"uint32", "qcnt_increment_p2", 0, 0},
    {"uint32", "modulo_2", 0, 0},
    {"uint32", "gsm_tsn_bitmap", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_ordering_info_offset_t[] = 
{
    {"uint32", "p_size", 0, 0},
    {"uint32", "p_offset", 0, 0},
    {"uint32", "q_size", 0, 0},
    {"uint32", "q_offset", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_header_compare_entry_t[] = 
{
    {"uint8", "valid", 0, 0},
    {"uint32", "match_data", 0, 0},
    {"uint32", "mask", 0, 0},
    {"uint8", "flow_id", 0, 0},
    {"cprimod_flow_type_t", "flow_type", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_modulo_rule_entry_t[] = 
{
    {"uint8", "active", 0, 0},
    {"cprimod_modulo_rule_mod_t", "modulo_value", 0, 0},
    {"uint8", "modulo_index", 0, 0},
    {"uint8", "dbm_enable", 0, 0},
    {"uint8", "flow_dbm_id", 0, 0},
    {"cprimod_flow_type_t", "flow_type", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_dbm_rule_entry_t[] = 
{
    {"uint8", "bm1_mult", 0, 0},
    {"uint32", "bm1", 0, 3},
    {"uint8", "bm1_size", 0, 0},
    {"uint32", "bm2", 0, 2},
    {"uint8", "bm2_size", 0, 0},
    {"uint8", "num_slots", 0, 0},
    {"cprimod_dbm_rule_pos_index_t", "pos_grp_index", 0, 0},
    {"cprimod_dbm_rule_pos_grp_size_t", "pos_grp_size", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_secondary_dbm_rule_entry_t[] = 
{
    {"uint8", "bm1_mult", 0, 0},
    {"uint8", "bm1", 0, 0},
    {"uint8", "bm1_size", 0, 0},
    {"uint8", "bm2", 0, 0},
    {"uint8", "bm2_size", 0, 0},
    {"uint8", "num_slots", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_dbm_pos_table_entry_t[] = 
{
    {"uint8", "valid", 0, 0},
    {"uint8", "flow_id", 0, 0},
    {"cprimod_flow_type_t", "flow_type", 0, 0},
    {"uint8", "index", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_port_interface_config_t[] = 
{
    {"cprimod_port_speed_t", "speed", 0, 0},
    {"cprimod_port_interface_type_t", "interface", 0, 0},
    {"cprimod_port_encap_type_t", "port_encap_type", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_port_rsvd4_config_t[] = 
{
    {"cprimod_port_rsvd4_speed_mult_t", "speed", 0, 0},
    {"cprimod_port_interface_type_t", "interface", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_polarity_t[] = 
{
    {"uint32_t", "rx_polarity", 0, 0},
    {"uint32_t", "tx_polarity", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_lane_map_t[] = 
{
    {"uint32_t", "num_of_lanes", 0, 0},
    {"uint32_t", "lane_map_rx", 0, CPRIMOD_MAX_LANES_PER_CORE},
    {"uint32_t", "lane_map_tx", 0, CPRIMOD_MAX_LANES_PER_CORE},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_firmware_core_config_t[] = 
{
    {"uint32_t", "CoreConfigFromPCS", 0, 0},
    {"uint32_t", "VcoRate", 0, 0},
    {"uint32_t", "disable_write_pll_iqp", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_afe_pll_t[] = 
{
    {"uint32_t", "afe_pll_change_default", 0, 0},
    {"uint32_t", "ams_pll_iqp", 0, 0},
    {"uint32_t", "ams_pll_en_hrz", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_pll_parm_t[] = 
{
    {"uint32_t", "change_pll", 0, 0},
    {"uint32_t", "vcoRate", 0, 0},
    {"int", "div2", 0, 0},
    {"int", "div4", 0, 0},
    {"cprimod_afe_pll_t", "afe_pll", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_core_init_config_t[] = 
{
    {"cprimod_lane_map_t", "lane_map", 0, 0},
    {"cprimod_firmware_load_method_t", "firmware_load_method", 0, 0},
    {"cprimod_firmware_loader_f", "firmware_loader", 0, 0},
    {"cprimod_firmware_core_config_t", "firmware_core_config", 0, 0},
    {"uint32_t", "flags", 0, 0},
    {"cprimod_tx_input_voltage_t", "tx_input_voltage", 0, 0},
    {"cprimod_pll_parm_t", "pll0", 0, 0},
    {"cprimod_pll_parm_t", "pll1", 0, 0},
    {"uint8_t", "trcvr_host_managed", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_core_status_t[] = 
{
    {"uint32_t", "pmd_active", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_port_init_config_t[] = 
{
    {"int", "polarity_rx", 0, 0},
    {"int", "polarity_tx", 0, 0},
    {"cprimod_port_interface_type_t", "interface", 0, 0},
    {"cprimod_port_speed_t", "tx_cpri_speed", 0, 0},
    {"cprimod_port_speed_t", "rx_cpri_speed", 0, 0},
    {"cprimod_port_rsvd4_speed_mult_t", "tx_rsvd4_speed", 0, 0},
    {"cprimod_port_rsvd4_speed_mult_t", "rx_rsvd4_speed", 0, 0},
    {"int", "roe_stuffing_bit", 0, 0},
    {"int", "roe_reserved_bit", 0, 0},
    {"uint32", "serdes_scrambler_seed", 0, 0},
    {"uint32", "serdes_scrambler_enable", 0, 0},
    {"int", "mix_cpri_enet", 0, 0},
    {"int", "vco_for_lane", 0, 0},
    {"cprimod_pll_num_in_use_t", "pll_in_use", 0, 0},
    {"phymod_tx_t", "tx_params", 0, PHYMOD_MAX_LANES_PER_PORT},
    {"int", "tx_params_user_config", 0, 0},
    {"int", "parity_enable", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_slow_hdlc_config_info_t[] = 
{
    {"cprimod_cpri_crc_mode_t", "tx_crc_mode", 0, 0},
    {"cprimod_cpri_hdlc_num_flag_bytes_t", "tx_flag_size", 0, 0},
    {"cprimod_cpri_hdlc_filling_flag_pattern_t", "tx_filling_flag_pattern", 0, 0},
    {"cprimod_cpri_hdlc_crc_init_val_t", "crc_init_val", 0, 0},
    {"int", "use_fe_mac", 0, 0},
    {"int", "crc_byte_swap", 0, 0},
    {"int", "no_fcs_err_check", 0, 0},
    {"uint32", "cw_sel", 0, 0},
    {"uint32", "cw_size", 0, 0},
    {"cprimod_cpri_hdlc_fcs_size_t", "fcs_size", 0, 0},
    {"int", "runt_frame_drop", 0, 0},
    {"int", "long_frame_drop", 0, 0},
    {"uint32", "min_frame_size", 0, 0},
    {"uint32", "max_frame_size", 0, 0},
    {"uint32", "queue_num", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_fast_eth_config_info_t[] = 
{
    {"cprimod_cpri_crc_mode_t", "tx_crc_mode", 0, 0},
    {"uint32", "schan_start", 0, 0},
    {"uint32", "schan_size", 0, 0},
    {"uint32", "cw_sel", 0, 0},
    {"uint32", "cw_size", 0, 0},
    {"uint32", "min_packet_size", 0, 0},
    {"uint32", "max_packet_size", 0, 0},
    {"int", "min_packet_drop", 0, 0},
    {"int", "max_packet_drop", 0, 0},
    {"int", "strip_crc", 0, 0},
    {"uint32", "min_ipg", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"int", "no_fcs_err_check", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_rx_vsd_config_info_t[] = 
{
    {"uint32", "subchan_start", 0, 0},
    {"cprimod_cpri_vsd_control_subchan_size_t", "subchan_size", 0, 0},
    {"cprimod_cpri_vsd_control_subchan_num_bytes_t", "subchan_bytes", 0, 0},
    {"uint32", "subchan_steps", 0, 0},
    {"cprimod_cpri_vsd_control_flow_num_bytes_t", "flow_bytes", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "rsvd_sector_mask", 0, 4},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_rx_vsd_ctrl_flow_config_xxx_t[] = 
{
    {"uint32", "hyper_frame_number", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"int", "filter_zero_data", 0, 0},
    {"uint32", "section_num", 0, 4},
    {"uint32", "num_sector", 0, 0},
    {"uint32", "tag_id", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_tx_vsd_config_info_t[] = 
{
    {"uint32", "subchan_start", 0, 0},
    {"cprimod_cpri_vsd_control_subchan_size_t", "subchan_size", 0, 0},
    {"cprimod_cpri_vsd_control_subchan_num_bytes_t", "subchan_bytes", 0, 0},
    {"uint32", "subchan_steps", 0, 0},
    {"cprimod_cpri_vsd_control_flow_num_bytes_t", "flow_bytes", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "rsvd_sector_mask", 0, 4},
    {"int", "byte_order_swap", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_tx_vsd_flow_config_info_t[] = 
{
    {"uint32", "hyper_frame_number", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"int", "repeat_mode", 0, 0},
    {"uint32", "section_num", 0, 4},
    {"uint32", "num_sector", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_rx_vsd_raw_config_t[] = 
{
    {"uint32", "schan_start", 0, 0},
    {"uint32", "schan_size", 0, 0},
    {"uint32", "cw_sel", 0, 0},
    {"uint32", "cw_size", 0, 0},
    {"cprimod_cpri_cw_filter_mode_t", "filter_mode", 0, 0},
    {"uint32", "hyper_frame_index", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"uint32", "match_offset", 0, 0},
    {"uint32", "match_value", 0, 0},
    {"uint32", "match_mask", 0, 0},
    {"uint32", "queue_num", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_tx_vsd_raw_config_t[] = 
{
    {"uint32", "schan_start", 0, 0},
    {"uint32", "schan_size", 0, 0},
    {"uint32", "cw_sel", 0, 0},
    {"uint32", "cw_size", 0, 0},
    {"uint32", "hyper_frame_index", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"cprimod_cpri_vsd_raw_map_mode_t", "map_mode", 0, 0},
    {"int", "repeat_enable", 0, 0},
    {"int", "bfn0_filter_enable", 0, 0},
    {"int", "bfn1_filter_enable", 0, 0},
    {"uint32", "idle_value", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_rx_gcw_config_t[] = 
{
    {"uint32", "Ns", 0, 0},
    {"uint32", "Xs", 0, 0},
    {"uint32", "Y", 0, 0},
    {"cprimod_cpri_gcw_mask_t", "mask", 0, 0},
    {"cprimod_cpri_cw_filter_mode_t", "filter_mode", 0, 0},
    {"uint32", "hyper_frame_index", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"uint32", "match_mask", 0, 0},
    {"uint32", "match_value", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_tx_gcw_config_t[] = 
{
    {"uint32", "Ns", 0, 0},
    {"uint32", "Xs", 0, 0},
    {"uint32", "Y", 0, 0},
    {"cprimod_cpri_gcw_mask_t", "mask", 0, 0},
    {"uint32", "hyper_frame_index", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"int", "repeat_enable", 0, 0},
    {"int", "bfn0_filter_enable", 0, 0},
    {"int", "bfn1_filter_enable", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_tx_control_word_t[] = 
{
    {"uint32", "enet_ptr", 0, 0},
    {"uint32", "l1_fun", 0, 0},
    {"uint32", "hdlc_rate", 0, 0},
    {"uint32", "protocol_ver", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_control_flow_config_t[] = 
{
    {"cprimod_control_msg_proc_type_t", "proc_type", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "sync_profile", 0, 0},
    {"int", "sync_enable", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_sync_profile_entry_t[] = 
{
    {"cprimod_sync_count_cycle_t", "count_cycle", 0, 0},
    {"uint32", "message_offset", 0, 0},
    {"uint32", "master_frame_offset", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_rsvd4_tx_config_info_t[] = 
{
    {"cprimod_control_msg_proc_type_t", "proc_type", 0, 0},
    {"uint8", "queue_num", 0, 0},
    {"uint8", "crc_mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_interrupt_callback_entry_t[] = 
{
    {"cprimod_cpri_port_interrupt_callback_t", "cb_func", 0, 0},
    {"void", "cb_data", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_1588_capture_config_t[] = 
{
    {"cprimod_1588_capture_mode_t", "mode", 0, 0},
    {"uint16", "capture_bfn_num", 0, 0},
    {"uint8", "capture_hfn_num", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_1588_time_t[] = 
{
    {"uint64", "nano_sec", 0, 0},
    {"uint8", "sub_nano_sec", 0, 0},
    {"uint8", "sign_bit", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_encap_presentation_time_config_t[] = 
{
    {"uint32", "mod_count", 0, 0},
    {"cprimod_cpri_frame_sync_mode_t", "frame_sync_mode", 0, 0},
    {"uint32", "radio_frame_offset", 0, 0},
    {"uint32", "hyper_frame_offset", 0, 0},
    {"int", "approx_inc_disable", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_decap_agnostic_mode_config_t[] = 
{
    {"uint32", "mod_count", 0, 0},
    {"uint32", "packet_size", 0, 0},
    {"uint32", "queue_num", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__cprimod_fec_timestamp_config_t[] = 
{
    {"int", "enable", 0, 0},
    {"cprimod_fec_ts_source_t", "fec_fifo_ts_source_select", 0, 0},
    {"cprimod_fec_ts_source_t", "fec_cmic_ts_source_select", 0, 0},
    {"uint32", "control_bit_offset_0", 0, 0},
    {"uint32", "control_bit_offset_1", 0, 0},
    {"uint32", "control_bit_offset_2", 0, 0},
    {"uint32", "control_bit_offset_3", 0, 0},
    { NULL }
};

#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_ecc_intr_info_t[] = 
{
    {"int", "port", 0, 0},
    {"soc_mem_t", "err_mem_info", 0, 0},
    {"soc_reg_t", "ecc_reg_info", 0, 0},
    {"int", "ecc_num_bits_err", 0, 0},
    {"uint32", "err_addr", 0, 0},
    {"char", "mem_str", 1, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_encap_header_field_mapping_t[] = 
{
    {"cprimod_cpri_roe_header_field_t", "hdr_byte0_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte1_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte2_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte3_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte4_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte5_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte6_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte7_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte8_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte9_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte10_sel", 0, 0},
    {"cprimod_cpri_roe_header_field_t", "hdr_byte11_sel", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__cprimod_cpri_decap_header_field_mapping_t[] = 
{
    {"cprimod_cpri_ecpri_header_field_t", "subtype_sel", 0, 0},
    {"cprimod_cpri_ecpri_header_field_t", "flowid_sel", 0, 0},
    {"cprimod_cpri_ecpri_header_field_t", "length_15_8_sel", 0, 0},
    {"cprimod_cpri_ecpri_header_field_t", "length_7_0_sel", 0, 0},
    {"cprimod_cpri_ecpri_header_field_t", "orderinginfo_31_24_sel", 0, 0},
    {"cprimod_cpri_ecpri_header_field_t", "orderinginfo_23_16_sel", 0, 0},
    {"cprimod_cpri_ecpri_header_field_t", "orderinginfo_15_8_sel", 0, 0},
    {"cprimod_cpri_ecpri_header_field_t", "orderinginfo_7_0_sel", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */

static cint_struct_type_t __cint_structures[] =
{
    {
    "cprimod_basic_frame_usage_entry_t",
    sizeof(cprimod_basic_frame_usage_entry_t),
    __cint_struct_members__cprimod_basic_frame_usage_entry_t,
    __cint_maddr__cprimod_basic_frame_usage_entry_t
    },
    {
    "cprimod_cpri_container_config_t",
    sizeof(cprimod_cpri_container_config_t),
    __cint_struct_members__cprimod_cpri_container_config_t,
    __cint_maddr__cprimod_cpri_container_config_t
    },
    {
    "cprimod_rsvd4_container_config_t",
    sizeof(cprimod_rsvd4_container_config_t),
    __cint_struct_members__cprimod_rsvd4_container_config_t,
    __cint_maddr__cprimod_rsvd4_container_config_t
    },
    {
    "cprimod_payload_size_info_t",
    sizeof(cprimod_payload_size_info_t),
    __cint_struct_members__cprimod_payload_size_info_t,
    __cint_maddr__cprimod_payload_size_info_t
    },
    {
    "cprimod_encap_decap_data_config_t",
    sizeof(cprimod_encap_decap_data_config_t),
    __cint_struct_members__cprimod_encap_decap_data_config_t,
    __cint_maddr__cprimod_encap_decap_data_config_t
    },
    {
    "cprimod_rsvd4_encap_data_config_t",
    sizeof(cprimod_rsvd4_encap_data_config_t),
    __cint_struct_members__cprimod_rsvd4_encap_data_config_t,
    __cint_maddr__cprimod_rsvd4_encap_data_config_t
    },
    {
    "cprimod_rsvd4_decap_data_config_t",
    sizeof(cprimod_rsvd4_decap_data_config_t),
    __cint_struct_members__cprimod_rsvd4_decap_data_config_t,
    __cint_maddr__cprimod_rsvd4_decap_data_config_t
    },
    {
    "cprimod_encap_header_config_t",
    sizeof(cprimod_encap_header_config_t),
    __cint_struct_members__cprimod_encap_header_config_t,
    __cint_maddr__cprimod_encap_header_config_t
    },
    {
    "cprimod_encap_ordering_info_entry_t",
    sizeof(cprimod_encap_ordering_info_entry_t),
    __cint_struct_members__cprimod_encap_ordering_info_entry_t,
    __cint_maddr__cprimod_encap_ordering_info_entry_t
    },
    {
    "cprimod_decap_ordering_info_entry_t",
    sizeof(cprimod_decap_ordering_info_entry_t),
    __cint_struct_members__cprimod_decap_ordering_info_entry_t,
    __cint_maddr__cprimod_decap_ordering_info_entry_t
    },
    {
    "cprimod_cpri_ordering_info_offset_t",
    sizeof(cprimod_cpri_ordering_info_offset_t),
    __cint_struct_members__cprimod_cpri_ordering_info_offset_t,
    __cint_maddr__cprimod_cpri_ordering_info_offset_t
    },
    {
    "cprimod_header_compare_entry_t",
    sizeof(cprimod_header_compare_entry_t),
    __cint_struct_members__cprimod_header_compare_entry_t,
    __cint_maddr__cprimod_header_compare_entry_t
    },
    {
    "cprimod_modulo_rule_entry_t",
    sizeof(cprimod_modulo_rule_entry_t),
    __cint_struct_members__cprimod_modulo_rule_entry_t,
    __cint_maddr__cprimod_modulo_rule_entry_t
    },
    {
    "cprimod_dbm_rule_entry_t",
    sizeof(cprimod_dbm_rule_entry_t),
    __cint_struct_members__cprimod_dbm_rule_entry_t,
    __cint_maddr__cprimod_dbm_rule_entry_t
    },
    {
    "cprimod_secondary_dbm_rule_entry_t",
    sizeof(cprimod_secondary_dbm_rule_entry_t),
    __cint_struct_members__cprimod_secondary_dbm_rule_entry_t,
    __cint_maddr__cprimod_secondary_dbm_rule_entry_t
    },
    {
    "cprimod_dbm_pos_table_entry_t",
    sizeof(cprimod_dbm_pos_table_entry_t),
    __cint_struct_members__cprimod_dbm_pos_table_entry_t,
    __cint_maddr__cprimod_dbm_pos_table_entry_t
    },
    {
    "cprimod_port_interface_config_t",
    sizeof(cprimod_port_interface_config_t),
    __cint_struct_members__cprimod_port_interface_config_t,
    __cint_maddr__cprimod_port_interface_config_t
    },
    {
    "cprimod_port_rsvd4_config_t",
    sizeof(cprimod_port_rsvd4_config_t),
    __cint_struct_members__cprimod_port_rsvd4_config_t,
    __cint_maddr__cprimod_port_rsvd4_config_t
    },
    {
    "cprimod_polarity_t",
    sizeof(cprimod_polarity_t),
    __cint_struct_members__cprimod_polarity_t,
    __cint_maddr__cprimod_polarity_t
    },
    {
    "cprimod_lane_map_t",
    sizeof(cprimod_lane_map_t),
    __cint_struct_members__cprimod_lane_map_t,
    __cint_maddr__cprimod_lane_map_t
    },
    {
    "cprimod_firmware_core_config_t",
    sizeof(cprimod_firmware_core_config_t),
    __cint_struct_members__cprimod_firmware_core_config_t,
    __cint_maddr__cprimod_firmware_core_config_t
    },
    {
    "cprimod_afe_pll_t",
    sizeof(cprimod_afe_pll_t),
    __cint_struct_members__cprimod_afe_pll_t,
    __cint_maddr__cprimod_afe_pll_t
    },
    {
    "cprimod_pll_parm_t",
    sizeof(cprimod_pll_parm_t),
    __cint_struct_members__cprimod_pll_parm_t,
    __cint_maddr__cprimod_pll_parm_t
    },
    {
    "cprimod_core_init_config_t",
    sizeof(cprimod_core_init_config_t),
    __cint_struct_members__cprimod_core_init_config_t,
    __cint_maddr__cprimod_core_init_config_t
    },
    {
    "cprimod_core_status_t",
    sizeof(cprimod_core_status_t),
    __cint_struct_members__cprimod_core_status_t,
    __cint_maddr__cprimod_core_status_t
    },
    {
    "cprimod_port_init_config_t",
    sizeof(cprimod_port_init_config_t),
    __cint_struct_members__cprimod_port_init_config_t,
    __cint_maddr__cprimod_port_init_config_t
    },
    {
    "cprimod_slow_hdlc_config_info_t",
    sizeof(cprimod_slow_hdlc_config_info_t),
    __cint_struct_members__cprimod_slow_hdlc_config_info_t,
    __cint_maddr__cprimod_slow_hdlc_config_info_t
    },
    {
    "cprimod_fast_eth_config_info_t",
    sizeof(cprimod_fast_eth_config_info_t),
    __cint_struct_members__cprimod_fast_eth_config_info_t,
    __cint_maddr__cprimod_fast_eth_config_info_t
    },
    {
    "cprimod_cpri_rx_vsd_config_info_t",
    sizeof(cprimod_cpri_rx_vsd_config_info_t),
    __cint_struct_members__cprimod_cpri_rx_vsd_config_info_t,
    __cint_maddr__cprimod_cpri_rx_vsd_config_info_t
    },
    {
    "cprimod_cpri_rx_vsd_ctrl_flow_config_xxx_t",
    sizeof(cprimod_cpri_rx_vsd_ctrl_flow_config_xxx_t),
    __cint_struct_members__cprimod_cpri_rx_vsd_ctrl_flow_config_xxx_t,
    __cint_maddr__cprimod_cpri_rx_vsd_ctrl_flow_config_xxx_t
    },
    {
    "cprimod_cpri_tx_vsd_config_info_t",
    sizeof(cprimod_cpri_tx_vsd_config_info_t),
    __cint_struct_members__cprimod_cpri_tx_vsd_config_info_t,
    __cint_maddr__cprimod_cpri_tx_vsd_config_info_t
    },
    {
    "cprimod_cpri_tx_vsd_flow_config_info_t",
    sizeof(cprimod_cpri_tx_vsd_flow_config_info_t),
    __cint_struct_members__cprimod_cpri_tx_vsd_flow_config_info_t,
    __cint_maddr__cprimod_cpri_tx_vsd_flow_config_info_t
    },
    {
    "cprimod_cpri_rx_vsd_raw_config_t",
    sizeof(cprimod_cpri_rx_vsd_raw_config_t),
    __cint_struct_members__cprimod_cpri_rx_vsd_raw_config_t,
    __cint_maddr__cprimod_cpri_rx_vsd_raw_config_t
    },
    {
    "cprimod_cpri_tx_vsd_raw_config_t",
    sizeof(cprimod_cpri_tx_vsd_raw_config_t),
    __cint_struct_members__cprimod_cpri_tx_vsd_raw_config_t,
    __cint_maddr__cprimod_cpri_tx_vsd_raw_config_t
    },
    {
    "cprimod_cpri_rx_gcw_config_t",
    sizeof(cprimod_cpri_rx_gcw_config_t),
    __cint_struct_members__cprimod_cpri_rx_gcw_config_t,
    __cint_maddr__cprimod_cpri_rx_gcw_config_t
    },
    {
    "cprimod_cpri_tx_gcw_config_t",
    sizeof(cprimod_cpri_tx_gcw_config_t),
    __cint_struct_members__cprimod_cpri_tx_gcw_config_t,
    __cint_maddr__cprimod_cpri_tx_gcw_config_t
    },
    {
    "cprimod_cpri_tx_control_word_t",
    sizeof(cprimod_cpri_tx_control_word_t),
    __cint_struct_members__cprimod_cpri_tx_control_word_t,
    __cint_maddr__cprimod_cpri_tx_control_word_t
    },
    {
    "cprimod_control_flow_config_t",
    sizeof(cprimod_control_flow_config_t),
    __cint_struct_members__cprimod_control_flow_config_t,
    __cint_maddr__cprimod_control_flow_config_t
    },
    {
    "cprimod_sync_profile_entry_t",
    sizeof(cprimod_sync_profile_entry_t),
    __cint_struct_members__cprimod_sync_profile_entry_t,
    __cint_maddr__cprimod_sync_profile_entry_t
    },
    {
    "cprimod_rsvd4_tx_config_info_t",
    sizeof(cprimod_rsvd4_tx_config_info_t),
    __cint_struct_members__cprimod_rsvd4_tx_config_info_t,
    __cint_maddr__cprimod_rsvd4_tx_config_info_t
    },
    {
    "cprimod_interrupt_callback_entry_t",
    sizeof(cprimod_interrupt_callback_entry_t),
    __cint_struct_members__cprimod_interrupt_callback_entry_t,
    __cint_maddr__cprimod_interrupt_callback_entry_t
    },
    {
    "cprimod_1588_capture_config_t",
    sizeof(cprimod_1588_capture_config_t),
    __cint_struct_members__cprimod_1588_capture_config_t,
    __cint_maddr__cprimod_1588_capture_config_t
    },
    {
    "cprimod_1588_time_t",
    sizeof(cprimod_1588_time_t),
    __cint_struct_members__cprimod_1588_time_t,
    __cint_maddr__cprimod_1588_time_t
    },
    {
    "cprimod_encap_presentation_time_config_t",
    sizeof(cprimod_encap_presentation_time_config_t),
    __cint_struct_members__cprimod_encap_presentation_time_config_t,
    __cint_maddr__cprimod_encap_presentation_time_config_t
    },
    {
    "cprimod_decap_agnostic_mode_config_t",
    sizeof(cprimod_decap_agnostic_mode_config_t),
    __cint_struct_members__cprimod_decap_agnostic_mode_config_t,
    __cint_maddr__cprimod_decap_agnostic_mode_config_t
    },
    {
    "cprimod_fec_timestamp_config_t",
    sizeof(cprimod_fec_timestamp_config_t),
    __cint_struct_members__cprimod_fec_timestamp_config_t,
    __cint_maddr__cprimod_fec_timestamp_config_t
    },
#ifdef CPRIMOD_SUPPORT
    {
    "cprimod_cpri_ecc_intr_info_t",
    sizeof(cprimod_cpri_ecc_intr_info_t),
    __cint_struct_members__cprimod_cpri_ecc_intr_info_t,
    __cint_maddr__cprimod_cpri_ecc_intr_info_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "cprimod_cpri_encap_header_field_mapping_t",
    sizeof(cprimod_cpri_encap_header_field_mapping_t),
    __cint_struct_members__cprimod_cpri_encap_header_field_mapping_t,
    __cint_maddr__cprimod_cpri_encap_header_field_mapping_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "cprimod_cpri_decap_header_field_mapping_t",
    sizeof(cprimod_cpri_decap_header_field_mapping_t),
    __cint_struct_members__cprimod_cpri_decap_header_field_mapping_t,
    __cint_maddr__cprimod_cpri_decap_header_field_mapping_t
    },
#endif /* CPRIMOD_SUPPORT */
    { NULL }
};


/* Enums section */
static cint_enum_map_t __cint_enum_map__cprimod_dispatch_type_t[] =
{
#ifdef CPRIMOD_CPRI_FALCON_SUPPORT
    { "cprimodDispatchTypeCprif", cprimodDispatchTypeCprif },
#endif /*CPRIMOD_CPRI_FALCON_SUPPORT  */
    { "cprimodDispatchTypeCount", cprimodDispatchTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_basic_frame_table_id_t[] =
{
    { "cprimod_basic_frame_table_0", cprimod_basic_frame_table_0 },
    { "cprimod_basic_frame_table_1", cprimod_basic_frame_table_1 },
    { "cprimod_basic_frame_table_Count", cprimod_basic_frame_table_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_cpri_frame_map_method_t[] =
{
    { "cprimod_cpri_frame_map_method_1", cprimod_cpri_frame_map_method_1 },
    { "cprimod_cpri_frame_map_method_2", cprimod_cpri_frame_map_method_2 },
    { "cprimod_cpri_frame_map_method_3", cprimod_cpri_frame_map_method_3 },
    { "cprimod_cpri_frame_map_method_Count", cprimod_cpri_frame_map_method_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_compression_type_t[] =
{
    { "cprimod_compress", cprimod_compress },
    { "cprimod_decompress", cprimod_decompress },
    { "cprimod_no_compress", cprimod_no_compress },
    { "cprimod_Count", cprimod_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_truncation_type_t[] =
{
    { "cprimod_truncation_type_15_to_16", cprimod_truncation_type_15_to_16 },
    { "cprimod_truncation_type_add_0", cprimod_truncation_type_add_0 },
    { "cprimod_truncation_type_16_to_15", cprimod_truncation_type_16_to_15 },
    { "cprimod_truncation_type_add_1", cprimod_truncation_type_add_1 },
    { "cprimod_truncation_type_Count", cprimod_truncation_type_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_hdr_encap_type_t[] =
{
    { "cprimod_hdr_encap_type_roe", cprimod_hdr_encap_type_roe },
    { "cprimod_hdr_encap_type_encap_none", cprimod_hdr_encap_type_encap_none },
    { "cprimod_hdr_encap_type_Count", cprimod_hdr_encap_type_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_hdr_vlan_type_t[] =
{
    { "cprimodHdrVlanTypeUntagged", cprimodHdrVlanTypeUntagged },
    { "cprimodHdrVlanTypeTaggedVlan0", cprimodHdrVlanTypeTaggedVlan0 },
    { "cprimodHdrVlanTypeQinQ", cprimodHdrVlanTypeQinQ },
    { "cprimodHdrVlanTypeTaggedVlan1", cprimodHdrVlanTypeTaggedVlan1 },
    { "cprimodHdrVlanTypeCount", cprimodHdrVlanTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_ordering_info_type_t[] =
{
    { "cprimod_ordering_info_type_roe_sequence", cprimod_ordering_info_type_roe_sequence },
    { "cprimod_ordering_info_type_bfn_for_qcnt", cprimod_ordering_info_type_bfn_for_qcnt },
    { "cprimod_ordering_info_type_use_pinfo", cprimod_ordering_info_type_use_pinfo },
    { "cprimod_ordering_info_type_Count", cprimod_ordering_info_type_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_ordering_info_prop_t[] =
{
    { "cprimod_ordering_info_prop_no_increment", cprimod_ordering_info_prop_no_increment },
    { "cprimod_ordering_info_prop_increment_by_constant", cprimod_ordering_info_prop_increment_by_constant },
    { "cprimod_ordering_info_prop_increment_by_payload", cprimod_ordering_info_prop_increment_by_payload },
    { "cprimod_ordering_info_prop_Count", cprimod_ordering_info_prop_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_vlan_table_id_t[] =
{
    { "cprimodVlanTable0", cprimodVlanTable0 },
    { "cprimodVlanTable1", cprimodVlanTable1 },
    { "cprimodVlanTableCount", cprimodVlanTableCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_ethertype_t[] =
{
    { "cprimodEthertypeRoe", cprimodEthertypeRoe },
    { "cprimodEthertypeFast", cprimodEthertypeFast },
    { "cprimodEthertypeVlan", cprimodEthertypeVlan },
    { "cprimodEthertypeQinQ", cprimodEthertypeQinQ },
    { "cprimodEthertypeRoe1", cprimodEthertypeRoe1 },
    { "cprimodEthertypeCount", cprimodEthertypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_cls_option_t[] =
{
    { "cprimodClsOptionUseQueueNum", cprimodClsOptionUseQueueNum },
    { "cprimodClsOptionUseFlowIdToQueue", cprimodClsOptionUseFlowIdToQueue },
    { "cprimodClsOptionUseOpcodeToQueue", cprimodClsOptionUseOpcodeToQueue },
    { "cprimodClsOptionCount", cprimodClsOptionCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_cls_flow_type_t[] =
{
    { "cprimodClsFlowTypeData", cprimodClsFlowTypeData },
    { "cprimodClsFlowTypeDataWithExt", cprimodClsFlowTypeDataWithExt },
    { "cprimodClsFlowTypeCtrlWithOpcode", cprimodClsFlowTypeCtrlWithOpcode },
    { "cprimodClsFlowTypeCtrl", cprimodClsFlowTypeCtrl },
    { "cprimodClsFlowTypeCount", cprimodClsFlowTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_tgen_counter_select_t[] =
{
    { "cprimodTgenCounterSelectBfn", cprimodTgenCounterSelectBfn },
    { "cprimodTgenCounterSelectHfn", cprimodTgenCounterSelectHfn },
    { "cprimodTgenCounterSelectCount", cprimodTgenCounterSelectCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_flow_type_t[] =
{
    { "cprimodFlowTypeData", cprimodFlowTypeData },
    { "cprimodFlowTypeCtrl", cprimodFlowTypeCtrl },
    { "cprimodFlowTypeCount", cprimodFlowTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_transmission_rule_type_t[] =
{
    { "cprimodTxRuleTypeData", cprimodTxRuleTypeData },
    { "cprimodTxRuleTypeCtrl", cprimodTxRuleTypeCtrl },
    { "cprimodTxRuleTypeCount", cprimodTxRuleTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_modulo_rule_mod_t[] =
{
    { "cprimodModuloRuleMod1", cprimodModuloRuleMod1 },
    { "cprimodModuloRuleMod2", cprimodModuloRuleMod2 },
    { "cprimodModuloRuleMod4", cprimodModuloRuleMod4 },
    { "cprimodModuloRuleMod8", cprimodModuloRuleMod8 },
    { "cprimodModuloRuleMod16", cprimodModuloRuleMod16 },
    { "cprimodModuloRuleMod32", cprimodModuloRuleMod32 },
    { "cprimodModuloRuleMod64", cprimodModuloRuleMod64 },
    { "cprimodModuloRuleModCount", cprimodModuloRuleModCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_dbm_rule_pos_index_t[] =
{
    { "cprimodDbmRulePosIndexStart0", cprimodDbmRulePosIndexStart0 },
    { "cprimodDbmRulePosIndexStart10", cprimodDbmRulePosIndexStart10 },
    { "cprimodDbmRulePosIndexStart20", cprimodDbmRulePosIndexStart20 },
    { "cprimodDbmRulePosIndexStart30", cprimodDbmRulePosIndexStart30 },
    { "cprimodDbmRulePosIndexStart40", cprimodDbmRulePosIndexStart40 },
    { "cprimodDbmRulePosIndexStart50", cprimodDbmRulePosIndexStart50 },
    { "cprimodDbmRulePosIndexStart60", cprimodDbmRulePosIndexStart60 },
    { "cprimodDbmRulePosIndexStart70", cprimodDbmRulePosIndexStart70 },
    { "cprimodDbmRulePosIndexCount", cprimodDbmRulePosIndexCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_dbm_rule_pos_grp_size_t[] =
{
    { "cprimodDbmRulePosGrpSize10", cprimodDbmRulePosGrpSize10 },
    { "cprimodDbmRulePosGrpSize20", cprimodDbmRulePosGrpSize20 },
    { "cprimodDbmRulePosGrpSize40", cprimodDbmRulePosGrpSize40 },
    { "cprimodDbmRulePosGrpSize80", cprimodDbmRulePosGrpSize80 },
    { "cprimodDbmRulePosGrpSizeCount", cprimodDbmRulePosGrpSizeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_cpri_pcs_mode_t[] =
{
    { "cprimodCpriPcsMode8b10b", cprimodCpriPcsMode8b10b },
    { "cprimodCpriPcsMode64b66b", cprimodCpriPcsMode64b66b },
    { "cprimodCpriPcsModeCount", cprimodCpriPcsModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_port_speed_t[] =
{
    { "cprimodSpd614p4", cprimodSpd614p4 },
    { "cprimodSpd1228p8", cprimodSpd1228p8 },
    { "cprimodSpd2457p6", cprimodSpd2457p6 },
    { "cprimodSpd3072p0", cprimodSpd3072p0 },
    { "cprimodSpd4915p2", cprimodSpd4915p2 },
    { "cprimodSpd6144p0", cprimodSpd6144p0 },
    { "cprimodSpd8110p08", cprimodSpd8110p08 },
    { "cprimodSpd9830p4", cprimodSpd9830p4 },
    { "cprimodSpd10137p6", cprimodSpd10137p6 },
    { "cprimodSpd12165p12", cprimodSpd12165p12 },
    { "cprimodSpd24330p24", cprimodSpd24330p24 },
    { "cprimodSpdCount", cprimodSpdCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_pll_num_in_use_t[] =
{
    { "cprimodInUseDefault", cprimodInUseDefault },
    { "cprimodInUsePll0", cprimodInUsePll0 },
    { "cprimodInUsePll1", cprimodInUsePll1 },
    { "cprimodInUsePll0_1", cprimodInUsePll0_1 },
    { "cprimodInUseCount", cprimodInUseCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_port_interface_type_t[] =
{
    { "cprimodCpri", cprimodCpri },
    { "cprimodRsvd4", cprimodRsvd4 },
    { "cprimodTunnel", cprimodTunnel },
    { "cprimodCount", cprimodCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_port_encap_type_t[] =
{
    { "cprimodPortEncapCpri", cprimodPortEncapCpri },
    { "cprimodPortEncapRsvd4", cprimodPortEncapRsvd4 },
    { "cprimodPortEncapCount", cprimodPortEncapCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_port_rsvd4_speed_mult_t[] =
{
    { "cprimodRsvd4SpdMult4X", cprimodRsvd4SpdMult4X },
    { "cprimodRsvd4SpdMult8X", cprimodRsvd4SpdMult8X },
    { "cprimodRsvd4SpdMultCount", cprimodRsvd4SpdMultCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_rx_config_field_t[] =
{
    { "cprimodRxConfig8b10bAllowSeedChange", cprimodRxConfig8b10bAllowSeedChange },
    { "cprimodRxConfig8b10bDescrHw", cprimodRxConfig8b10bDescrHw },
    { "cprimodRxConfig8b10bDescrEn", cprimodRxConfig8b10bDescrEn },
    { "cprimodRxConfiglinkAcqSwMode", cprimodRxConfiglinkAcqSwMode },
    { "cprimodRxConfig64b66bLosOption", cprimodRxConfig64b66bLosOption },
    { "cprimodRxConfig8b10bForceCommaAlignEn", cprimodRxConfig8b10bForceCommaAlignEn },
    { "cprimodRxConfig64b66bBerWindowLimit", cprimodRxConfig64b66bBerWindowLimit },
    { "cprimodRxConfig64b66bBerLimit", cprimodRxConfig64b66bBerLimit },
    { "cprimodRxConfigtestMode", cprimodRxConfigtestMode },
    { "cprimodRxConfig64b66bInvalidShCnt", cprimodRxConfig64b66bInvalidShCnt },
    { "cprimodRxConfig64b66bValidShCnt", cprimodRxConfig64b66bValidShCnt },
    { "cprimodRxConfigCount", cprimodRxConfigCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_rsvd4_rx_fsm_state_t[] =
{
    { "cprimodRsvd4RxFsmStateUnsync", cprimodRsvd4RxFsmStateUnsync },
    { "cprimodRsvd4RxFsmStateWaitForSeed", cprimodRsvd4RxFsmStateWaitForSeed },
    { "cprimodRsvd4RxFsmStateWaitForAck", cprimodRsvd4RxFsmStateWaitForAck },
    { "cprimodRsvd4RxFsmStateWaitForK28p7Idles", cprimodRsvd4RxFsmStateWaitForK28p7Idles },
    { "cprimodRsvd4RxFsmStateWaitForFrameSync", cprimodRsvd4RxFsmStateWaitForFrameSync },
    { "cprimodRsvd4RxFsmStateFrameSync", cprimodRsvd4RxFsmStateFrameSync },
    { "cprimodRsvd4RxFsmStateCount", cprimodRsvd4RxFsmStateCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_rsvd4_rx_overide_t[] =
{
    { "cprimodRsvd4RxOverideFrameUnsyncTInvldMgRecvd", cprimodRsvd4RxOverideFrameUnsyncTInvldMgRecvd },
    { "cprimodRsvd4RxOverideFrameSyncTVldMgRecvd", cprimodRsvd4RxOverideFrameSyncTVldMgRecvd },
    { "cprimodRsvd4RxOverideKMgIdlesRecvd", cprimodRsvd4RxOverideKMgIdlesRecvd },
    { "cprimodRsvd4RxOverideIdleReqRecvd", cprimodRsvd4RxOverideIdleReqRecvd },
    { "cprimodRsvd4RxOverideIdleAckRecvd", cprimodRsvd4RxOverideIdleAckRecvd },
    { "cprimodRsvd4RxOverideSeedCapAndVerifyDone", cprimodRsvd4RxOverideSeedCapAndVerifyDone },
    { "cprimodRsvd4RxOverideCount", cprimodRsvd4RxOverideCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_tx_config_field_t[] =
{
    { "cprimodTxConfigagnosticMode", cprimodTxConfigagnosticMode },
    { "cprimodTxConfigtxpmdDisableOverrideVal", cprimodTxConfigtxpmdDisableOverrideVal },
    { "cprimodTxConfigtxpmdDisableOverrideEn", cprimodTxConfigtxpmdDisableOverrideEn },
    { "cprimodTxConfigseed8B10B", cprimodTxConfigseed8B10B },
    { "cprimodTxConfigscrambleBypass", cprimodTxConfigscrambleBypass },
    { "cprimodTxConfigseed8b10b", cprimodTxConfigseed8b10b },
    { "cprimodTxConfigcwaScrEn8b10b", cprimodTxConfigcwaScrEn8b10b },
    { "cprimodTxConfigCount", cprimodTxConfigCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_rsvd4_tx_fsm_state_t[] =
{
    { "cprimodRsvd4TxFsmStateOff", cprimodRsvd4TxFsmStateOff },
    { "cprimodRsvd4TxFsmStateIdle", cprimodRsvd4TxFsmStateIdle },
    { "cprimodRsvd4TxFsmStateIdleReq", cprimodRsvd4TxFsmStateIdleReq },
    { "cprimodRsvd4TxFsmStateIdleAck", cprimodRsvd4TxFsmStateIdleAck },
    { "cprimodRsvd4TxFsmStateFrameTx", cprimodRsvd4TxFsmStateFrameTx },
    { "cprimodRsvd4TxFsmStateCount", cprimodRsvd4TxFsmStateCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_rsvd4_tx_overide_t[] =
{
    { "cprimodRsvd4TxOverideStartTx", cprimodRsvd4TxOverideStartTx },
    { "cprimodRsvd4TxOverideRxPcsAckCap", cprimodRsvd4TxOverideRxPcsAckCap },
    { "cprimodRsvd4TxOverideRxPcsIdleReq", cprimodRsvd4TxOverideRxPcsIdleReq },
    { "cprimodRsvd4TxOverideRxPcsScrLock", cprimodRsvd4TxOverideRxPcsScrLock },
    { "cprimodRsvd4TxOverideLosStauts", cprimodRsvd4TxOverideLosStauts },
    { "cprimodRsvd4TxOverideCount", cprimodRsvd4TxOverideCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_rx_pcs_status_t[] =
{
    { "cprimodRxPcsStatusLinkStatusLive", cprimodRxPcsStatusLinkStatusLive },
    { "cprimodRxPcsStatusSeedLocked", cprimodRxPcsStatusSeedLocked },
    { "cprimodRxPcsStatusSeedVector", cprimodRxPcsStatusSeedVector },
    { "cprimodRxPcsStatusLosLive", cprimodRxPcsStatusLosLive },
    { "cprimodRxPcsStatus64b66bHiBerLive", cprimodRxPcsStatus64b66bHiBerLive },
    { "cprimodRxPcsStatus64b66bBlockLockLive", cprimodRxPcsStatus64b66bBlockLockLive },
    { "cprimodRxPcsStatusCount", cprimodRxPcsStatusCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_firmware_load_force_t[] =
{
    { "cprimodFirmwareLoadSkip", cprimodFirmwareLoadSkip },
    { "cprimodFirmwareLoadForce", cprimodFirmwareLoadForce },
    { "cprimodFirmwareLoadAuto", cprimodFirmwareLoadAuto },
    { "cprimodFirmwareLoadCount", cprimodFirmwareLoadCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_firmware_load_method_t[] =
{
    { "cprimodFirmwareLoadMethodNone", cprimodFirmwareLoadMethodNone },
    { "cprimodFirmwareLoadMethodInternal", cprimodFirmwareLoadMethodInternal },
    { "cprimodFirmwareLoadMethodExternal", cprimodFirmwareLoadMethodExternal },
    { "cprimodFirmwareLoadMethodProgEEPROM", cprimodFirmwareLoadMethodProgEEPROM },
    { "cprimodFirmwareLoadMethodCount", cprimodFirmwareLoadMethodCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_tx_input_voltage_t[] =
{
    { "cprimodTxInputVoltageDefault", cprimodTxInputVoltageDefault },
    { "cprimodTxInputVoltage1p00", cprimodTxInputVoltage1p00 },
    { "cprimodTxInputVoltage1p25", cprimodTxInputVoltage1p25 },
    { "cprimodTxInputVoltageCount", cprimodTxInputVoltageCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_hdlc_crc_byte_order_t[] =
{
    { "cprimodHdlcCrcByteOrderNone", cprimodHdlcCrcByteOrderNone },
    { "cprimodHdlcCrcByteOrderSwap", cprimodHdlcCrcByteOrderSwap },
    { "cprimodHdlcCrcByteOrderCount", cprimodHdlcCrcByteOrderCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_hdlc_fcs_err_check_t[] =
{
    { "cprimodHdlcFcsErrCheck", cprimodHdlcFcsErrCheck },
    { "cprimodHdlcFcsErrNoCheck", cprimodHdlcFcsErrNoCheck },
    { "cprimodHdlcFcsErrCount", cprimodHdlcFcsErrCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_cw_filter_mode_t[] =
{
    { "cprimodCwFilterDisable", cprimodCwFilterDisable },
    { "cprimodCwFilterNonZero", cprimodCwFilterNonZero },
    { "cprimodCwFilterPeriodic", cprimodCwFilterPeriodic },
    { "cprimodCwFilterChange", cprimodCwFilterChange },
    { "cprimodCwFilterPatternMatch", cprimodCwFilterPatternMatch },
    { "cprimodCwFilterCount", cprimodCwFilterCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_vsd_raw_map_mode_t[] =
{
    { "cprimodVsdRawMapModePeriodic", cprimodVsdRawMapModePeriodic },
    { "cprimodVsdRawMapModeRoeFrame", cprimodVsdRawMapModeRoeFrame },
    { "cprimodVsdRawMapModeCount", cprimodVsdRawMapModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_gcw_mask_t[] =
{
    { "cprimodGcwMaskNone", cprimodGcwMaskNone },
    { "cprimodGcwMaskLSB", cprimodGcwMaskLSB },
    { "cprimodGcwMaskMSB", cprimodGcwMaskMSB },
    { "cprimodGcwMaskBOTH", cprimodGcwMaskBOTH },
    { "cprimodGcwMaskCount", cprimodGcwMaskCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_1588_capture_mode_t[] =
{
    { "cprimod_1588_MATCH_BFN_AND_HFN", cprimod_1588_MATCH_BFN_AND_HFN },
    { "cprimod_1588_MATCH_HFN_ONLY", cprimod_1588_MATCH_HFN_ONLY },
    { "cprimod_1588_MATCH_Count", cprimod_1588_MATCH_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_agnostic_mode_type_t[] =
{
    { "cprimod_agnostic_mode_cpri", cprimod_agnostic_mode_cpri },
    { "cprimod_agnostic_mode_rsvd4", cprimod_agnostic_mode_rsvd4 },
    { "cprimod_agnostic_mode_tunnel", cprimod_agnostic_mode_tunnel },
    { "cprimod_agnostic_mode_Count", cprimod_agnostic_mode_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__cprimod_pmd_port_status_t[] =
{
    { "cprimodPmdPortStatusTxClockValid", cprimodPmdPortStatusTxClockValid },
    { "cprimodPmdPortStatusRxClockValid", cprimodPmdPortStatusRxClockValid },
    { "cprimodPmdPortStatusRxLock", cprimodPmdPortStatusRxLock },
    { "cprimodPmdPortStatusEnergyDetected", cprimodPmdPortStatusEnergyDetected },
    { "cprimodPmdPortStatusSignalDetected", cprimodPmdPortStatusSignalDetected },
    { "cprimodPmdPortStatusCount", cprimodPmdPortStatusCount },
    { NULL }
};


static cint_enum_type_t __cint_enums[] =
{
    {"cprimod_dispatch_type_t", __cint_enum_map__cprimod_dispatch_type_t },
    {"cprimod_basic_frame_table_id_t", __cint_enum_map__cprimod_basic_frame_table_id_t },
    {"cprimod_cpri_frame_map_method_t", __cint_enum_map__cprimod_cpri_frame_map_method_t },
    {"cprimod_compression_type_t", __cint_enum_map__cprimod_compression_type_t },
    {"cprimod_truncation_type_t", __cint_enum_map__cprimod_truncation_type_t },
    {"cprimod_hdr_encap_type_t", __cint_enum_map__cprimod_hdr_encap_type_t },
    {"cprimod_hdr_vlan_type_t", __cint_enum_map__cprimod_hdr_vlan_type_t },
    {"cprimod_ordering_info_type_t", __cint_enum_map__cprimod_ordering_info_type_t },
    {"cprimod_ordering_info_prop_t", __cint_enum_map__cprimod_ordering_info_prop_t },
    {"cprimod_vlan_table_id_t", __cint_enum_map__cprimod_vlan_table_id_t },
    {"cprimod_ethertype_t", __cint_enum_map__cprimod_ethertype_t },
    {"cprimod_cls_option_t", __cint_enum_map__cprimod_cls_option_t },
    {"cprimod_cls_flow_type_t", __cint_enum_map__cprimod_cls_flow_type_t },
    {"cprimod_tgen_counter_select_t", __cint_enum_map__cprimod_tgen_counter_select_t },
    {"cprimod_flow_type_t", __cint_enum_map__cprimod_flow_type_t },
    {"cprimod_transmission_rule_type_t", __cint_enum_map__cprimod_transmission_rule_type_t },
    {"cprimod_modulo_rule_mod_t", __cint_enum_map__cprimod_modulo_rule_mod_t },
    {"cprimod_dbm_rule_pos_index_t", __cint_enum_map__cprimod_dbm_rule_pos_index_t },
    {"cprimod_dbm_rule_pos_grp_size_t", __cint_enum_map__cprimod_dbm_rule_pos_grp_size_t },
    {"cprimod_cpri_pcs_mode_t", __cint_enum_map__cprimod_cpri_pcs_mode_t },
    {"cprimod_port_speed_t", __cint_enum_map__cprimod_port_speed_t },
    {"cprimod_pll_num_in_use_t", __cint_enum_map__cprimod_pll_num_in_use_t },
    {"cprimod_port_interface_type_t", __cint_enum_map__cprimod_port_interface_type_t },
    {"cprimod_port_encap_type_t", __cint_enum_map__cprimod_port_encap_type_t },
    {"cprimod_port_rsvd4_speed_mult_t", __cint_enum_map__cprimod_port_rsvd4_speed_mult_t },
    {"cprimod_rx_config_field_t", __cint_enum_map__cprimod_rx_config_field_t },
    {"cprimod_rsvd4_rx_fsm_state_t", __cint_enum_map__cprimod_rsvd4_rx_fsm_state_t },
    {"cprimod_rsvd4_rx_overide_t", __cint_enum_map__cprimod_rsvd4_rx_overide_t },
    {"cprimod_tx_config_field_t", __cint_enum_map__cprimod_tx_config_field_t },
    {"cprimod_rsvd4_tx_fsm_state_t", __cint_enum_map__cprimod_rsvd4_tx_fsm_state_t },
    {"cprimod_rsvd4_tx_overide_t", __cint_enum_map__cprimod_rsvd4_tx_overide_t },
    {"cprimod_rx_pcs_status_t", __cint_enum_map__cprimod_rx_pcs_status_t },
    {"cprimod_firmware_load_force_t", __cint_enum_map__cprimod_firmware_load_force_t },
    {"cprimod_firmware_load_method_t", __cint_enum_map__cprimod_firmware_load_method_t },
    {"cprimod_tx_input_voltage_t", __cint_enum_map__cprimod_tx_input_voltage_t },
    {"cprimod_hdlc_crc_byte_order_t", __cint_enum_map__cprimod_hdlc_crc_byte_order_t },
    {"cprimod_hdlc_fcs_err_check_t", __cint_enum_map__cprimod_hdlc_fcs_err_check_t },
    {"cprimod_cw_filter_mode_t", __cint_enum_map__cprimod_cw_filter_mode_t },
    {"cprimod_vsd_raw_map_mode_t", __cint_enum_map__cprimod_vsd_raw_map_mode_t },
    {"cprimod_gcw_mask_t", __cint_enum_map__cprimod_gcw_mask_t },
    {"cprimod_1588_capture_mode_t", __cint_enum_map__cprimod_1588_capture_mode_t },
    {"cprimod_agnostic_mode_type_t", __cint_enum_map__cprimod_agnostic_mode_type_t },
    {"cprimod_pmd_port_status_t", __cint_enum_map__cprimod_pmd_port_status_t },
    { NULL }
};

/* Defines section */
static cint_constants_t __cint_constants[] =
{
    { "CPRIMOD_MAX_LANES_PER_CORE", CPRIMOD_MAX_LANES_PER_CORE },
    { "CPRIMOD_BASIC_FRAME_MAX_NUM_ENTRY", CPRIMOD_BASIC_FRAME_MAX_NUM_ENTRY },
    { "CPRIMOD_BASIC_FRAME_MAX_BITS_PER_ENTRY", CPRIMOD_BASIC_FRAME_MAX_BITS_PER_ENTRY },
    { "CPRIMOD_AXC_ID_AGNOSTIC", CPRIMOD_AXC_ID_AGNOSTIC },
    { "CPRIMOD_AXC_ID_CONTROL", CPRIMOD_AXC_ID_CONTROL },
    { "CPRIMOD_AXC_ID_ALL", CPRIMOD_AXC_ID_ALL },
    { "CPRIMOD_DEBUG_BASIC_FRAME_USAGE", CPRIMOD_DEBUG_BASIC_FRAME_USAGE },
    { "CPRIMOD_DEBUG_BASIC_FRAME_RAW", CPRIMOD_DEBUG_BASIC_FRAME_RAW },
    { "CPRIMOD_RSVD4_HEADER_SIZE", CPRIMOD_RSVD4_HEADER_SIZE },
    { "CPRIMOD_RSVD4_PAYLOAD_SIZE", CPRIMOD_RSVD4_PAYLOAD_SIZE },
    { "CPRIMOD_CPRI_FRAME_SYNC_MODE_HYPER", CPRIMOD_CPRI_FRAME_SYNC_MODE_HYPER },
    { "CPRIMOD_CPRI_FRAME_SYNC_MODE_RADIO", CPRIMOD_CPRI_FRAME_SYNC_MODE_RADIO },
    { "CPRIMOD_CPRI_FRAME_SYNC_MODE_BASIC", CPRIMOD_CPRI_FRAME_SYNC_MODE_BASIC },
    { "CPRIMOD_CPRI_FRAME_SYNC_MODE_TUNNEL", CPRIMOD_CPRI_FRAME_SYNC_MODE_TUNNEL },
    { "CPRIMOD_RSVD4_FRAME_SYNC_MODE_NO_SYNC", CPRIMOD_RSVD4_FRAME_SYNC_MODE_NO_SYNC },
    { "CPRIMOD_RSVD4_FRAME_SYNC_MODE_MSG_OFFSET", CPRIMOD_RSVD4_FRAME_SYNC_MODE_MSG_OFFSET },
    { "CPRIMOD_RSVD4_FRAME_SYNC_MODE_MSG_AND_MASTER_OFFSET", CPRIMOD_RSVD4_FRAME_SYNC_MODE_MSG_AND_MASTER_OFFSET },
    { "CPRIMOD_RSVD4_FRAME_SYNC_MODE_TS_NO_SYNC", CPRIMOD_RSVD4_FRAME_SYNC_MODE_TS_NO_SYNC },
    { "CPRIMOD_RSVD4_FRAME_SYNC_MODE_TS_MSG_OFFSET", CPRIMOD_RSVD4_FRAME_SYNC_MODE_TS_MSG_OFFSET },
    { "CPRIMOD_RSVD4_FRAME_SYNC_MODE_TS_MSG_AND_MASTER_OFFSET", CPRIMOD_RSVD4_FRAME_SYNC_MODE_TS_MSG_AND_MASTER_OFFSET },
    { "CPRIMOD_RSVD4_MSG_TS_MODE_WCDMA", CPRIMOD_RSVD4_MSG_TS_MODE_WCDMA },
    { "CPRIMOD_RSVD4_MSG_TS_MODE_LTE", CPRIMOD_RSVD4_MSG_TS_MODE_LTE },
    { "CPRIMOD_RSVD4_MSG_TS_MODE_GSM_DL", CPRIMOD_RSVD4_MSG_TS_MODE_GSM_DL },
    { "CPRIMOD_RSVD4_MSG_TS_MODE_GSM_UL", CPRIMOD_RSVD4_MSG_TS_MODE_GSM_UL },
    { "CPRIMOD_CPRI_ROE_FRAME_FORMAT_IEEE1914", CPRIMOD_CPRI_ROE_FRAME_FORMAT_IEEE1914 },
    { "CPRIMOD_CPRI_ROE_FRAME_FORMAT_RSVD3", CPRIMOD_CPRI_ROE_FRAME_FORMAT_RSVD3 },
    { "CPRIMOD_CPRI_ROE_FRAME_FORMAT_ECPRI8", CPRIMOD_CPRI_ROE_FRAME_FORMAT_ECPRI8 },
    { "CPRIMOD_CPRI_ROE_FRAME_FORMAT_ECPRI12", CPRIMOD_CPRI_ROE_FRAME_FORMAT_ECPRI12 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_1228P8", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_1228P8 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_2457P6", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_2457P6 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_3072P0", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_3072P0 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_4915P2", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_4915P2 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_6144P0", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_6144P0 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_9830P4", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_9830P4 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_10137P6", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_10137P6 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_12165P12", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_12165P12 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_24330P24", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_24330P24 },
    { "CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_INVALID", CPRIMOD_CPRI_SUPPORTED_PORT_SPEED_INVALID },
    { "CPRIMOD_RSVD4_RX_CONFIG_DESCRAMBLE_ENABLE", CPRIMOD_RSVD4_RX_CONFIG_DESCRAMBLE_ENABLE },
    { "CPRIMOD_RSVD4_RX_CONFIG_SYNC_T", CPRIMOD_RSVD4_RX_CONFIG_SYNC_T },
    { "CPRIMOD_RSVD4_RX_CONFIG_UNSYNC_T", CPRIMOD_RSVD4_RX_CONFIG_UNSYNC_T },
    { "CPRIMOD_RSVD4_RX_CONFIG_FRAME_SYNC_T", CPRIMOD_RSVD4_RX_CONFIG_FRAME_SYNC_T },
    { "CPRIMOD_RSVD4_RX_CONFIG_FRAME_UNSYNC_T", CPRIMOD_RSVD4_RX_CONFIG_FRAME_UNSYNC_T },
    { "CPRIMOD_RSVD4_RX_CONFIG_BLOCK_SIZE", CPRIMOD_RSVD4_RX_CONFIG_BLOCK_SIZE },
    { "CPRIMOD_RSVD4_RX_CONFIG_FWD_IDLE_TO_FRAMER", CPRIMOD_RSVD4_RX_CONFIG_FWD_IDLE_TO_FRAMER },
    { "CPRIMOD_RSVD4_RX_CONFIG_COUNT", CPRIMOD_RSVD4_RX_CONFIG_COUNT },
    { "CPRIMOD_RSVD4_TX_CONFIG_FORCE_OFF_STATE", CPRIMOD_RSVD4_TX_CONFIG_FORCE_OFF_STATE },
    { "CPRIMOD_RSVD4_TX_CONFIG_ACK_T", CPRIMOD_RSVD4_TX_CONFIG_ACK_T },
    { "CPRIMOD_RSVD4_TX_CONFIG_FORCE_IDLE_ACK", CPRIMOD_RSVD4_TX_CONFIG_FORCE_IDLE_ACK },
    { "CPRIMOD_RSVD4_TX_CONFIG_LOS_ENABLE", CPRIMOD_RSVD4_TX_CONFIG_LOS_ENABLE },
    { "CPRIMOD_RSVD4_TX_CONFIG_SCRAMBLE_ENABLE", CPRIMOD_RSVD4_TX_CONFIG_SCRAMBLE_ENABLE },
    { "CPRIMOD_RSVD4_TX_CONFIG_SCRAMBLE_SEED", CPRIMOD_RSVD4_TX_CONFIG_SCRAMBLE_SEED },
    { "CPRIMOD_RSVD4_TX_CONFIG_TRANSMITTER_ENABLE", CPRIMOD_RSVD4_TX_CONFIG_TRANSMITTER_ENABLE },
    { "CPRIMOD_RSVD4_TX_CONFIG_COUNT", CPRIMOD_RSVD4_TX_CONFIG_COUNT },
    { "CPRIMOD_CORE_INIT_F_UNTIL_FW_LOAD", CPRIMOD_CORE_INIT_F_UNTIL_FW_LOAD },
    { "CPRIMOD_CORE_INIT_F_RESUME_AFTER_FW_LOAD", CPRIMOD_CORE_INIT_F_RESUME_AFTER_FW_LOAD },
    { "CPRIMOD_CORE_INIT_F_FIRMWARE_LOAD_VERIFY", CPRIMOD_CORE_INIT_F_FIRMWARE_LOAD_VERIFY },
    { "CPRIMOD_CORE_INIT_F_EXECUTE_PASS1", CPRIMOD_CORE_INIT_F_EXECUTE_PASS1 },
    { "CPRIMOD_CORE_INIT_F_EXECUTE_PASS2", CPRIMOD_CORE_INIT_F_EXECUTE_PASS2 },
    { "CPRIMOD_CORE_INIT_F_BYPASS_CRC_CHECK", CPRIMOD_CORE_INIT_F_BYPASS_CRC_CHECK },
    { "CPRIMOD_CORE_INIT_F_FW_FORCE_DOWNLOAD", CPRIMOD_CORE_INIT_F_FW_FORCE_DOWNLOAD },
    { "CPRIMOD_CORE_INIT_F_EXECUTE_FW_LOAD", CPRIMOD_CORE_INIT_F_EXECUTE_FW_LOAD },
    { "CPRIMOD_CORE_INIT_F_RESET_CORE_FOR_FW_LOAD", CPRIMOD_CORE_INIT_F_RESET_CORE_FOR_FW_LOAD },
    { "CPRIMOD_CORE_INIT_F_FW_LOAD_END", CPRIMOD_CORE_INIT_F_FW_LOAD_END },
    { "CPRIMOD_CORE_INIT_F_FW_AUTO_DOWNLOAD", CPRIMOD_CORE_INIT_F_FW_AUTO_DOWNLOAD },
    { "CPRIMOD_L1_SIGNAL_PROT_MAP_LOF", CPRIMOD_L1_SIGNAL_PROT_MAP_LOF },
    { "CPRIMOD_L1_SIGNAL_PROT_MAP_LOS", CPRIMOD_L1_SIGNAL_PROT_MAP_LOS },
    { "CPRIMOD_L1_SIGNAL_PROT_MAP_SDI", CPRIMOD_L1_SIGNAL_PROT_MAP_SDI },
    { "CPRIMOD_L1_SIGNAL_PROT_MAP_RAI", CPRIMOD_L1_SIGNAL_PROT_MAP_RAI },
    { "CPRIMOD_L1_SIGNAL_PROT_MAP_RESET", CPRIMOD_L1_SIGNAL_PROT_MAP_RESET },
    { "CPRIMOD_L1_SIGNAL_PROT_MAP_ETH_PTR", CPRIMOD_L1_SIGNAL_PROT_MAP_ETH_PTR },
    { "CPRIMOD_L1_SIGNAL_PROT_MAP_HDLC_RATE", CPRIMOD_L1_SIGNAL_PROT_MAP_HDLC_RATE },
    { "CPRIMOD_L1_SIGNAL_PROT_MAP_PROT_VER", CPRIMOD_L1_SIGNAL_PROT_MAP_PROT_VER },
    { "CPRIMOD_L1_FUNCTION_RESET", CPRIMOD_L1_FUNCTION_RESET },
    { "CPRIMOD_L1_FUNCTION_RAI", CPRIMOD_L1_FUNCTION_RAI },
    { "CPRIMOD_L1_FUNCTION_SDI", CPRIMOD_L1_FUNCTION_SDI },
    { "CPRIMOD_L1_FUNCTION_LOS", CPRIMOD_L1_FUNCTION_LOS },
    { "CPRIMOD_L1_FUNCTION_LOF", CPRIMOD_L1_FUNCTION_LOF },
    { "CPRIMOD_CPRI_HDLC_FCS_SIZE_8_BITS", CPRIMOD_CPRI_HDLC_FCS_SIZE_8_BITS },
    { "CPRIMOD_CPRI_HDLC_FCS_SIZE_16_BITS", CPRIMOD_CPRI_HDLC_FCS_SIZE_16_BITS },
    { "CPRIMOD_CPRI_HDLC_FCS_SIZE_32_BITS", CPRIMOD_CPRI_HDLC_FCS_SIZE_32_BITS },
    { "CPRIMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_7E", CPRIMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_7E },
    { "CPRIMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_7F", CPRIMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_7F },
    { "CPRIMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_FF", CPRIMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_FF },
    { "CPRIMOD_HDLC_FLAG_SIZE_1_BYTE", CPRIMOD_HDLC_FLAG_SIZE_1_BYTE },
    { "CPRIMOD_HDLC_FLAG_SIZE_2_BYTE", CPRIMOD_HDLC_FLAG_SIZE_2_BYTE },
    { "CPRIMOD_CPRI_CRC_MODE_APPEND", CPRIMOD_CPRI_CRC_MODE_APPEND },
    { "CPRIMOD_CPRI_CRC_MODE_REPLACE", CPRIMOD_CPRI_CRC_MODE_REPLACE },
    { "CPRIMOD_CPRI_CRC_MODE_NO_UPDATE", CPRIMOD_CPRI_CRC_MODE_NO_UPDATE },
    { "CPRIMOD_CPRI_HDLC_CRC_INIT_VAL_ALL_0", CPRIMOD_CPRI_HDLC_CRC_INIT_VAL_ALL_0 },
    { "CPRIMOD_CPRI_HDLC_CRC_INIT_VAL_ALL_1", CPRIMOD_CPRI_HDLC_CRC_INIT_VAL_ALL_1 },
    { "CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_1", CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_1 },
    { "CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_2", CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_2 },
    { "CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_4", CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_4 },
    { "CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_SIZE_2", CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_SIZE_2 },
    { "CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_SIZE_4", CPRIMOD_CPRI_VSD_CONTROL_SUBCHAN_SIZE_4 },
    { "CPRIMOD_CPRI_VSD_CONTROL_FLOW_NUM_BYTES_2", CPRIMOD_CPRI_VSD_CONTROL_FLOW_NUM_BYTES_2 },
    { "CPRIMOD_CPRI_VSD_CONTROL_FLOW_NUM_BYTES_4", CPRIMOD_CPRI_VSD_CONTROL_FLOW_NUM_BYTES_4 },
    { "CPRIMOD_CPRI_CW_FILTER_DISABLE", CPRIMOD_CPRI_CW_FILTER_DISABLE },
    { "CPRIMOD_CPRI_CW_FILTER_NON_ZERO", CPRIMOD_CPRI_CW_FILTER_NON_ZERO },
    { "CPRIMOD_CPRI_CW_FILTER_PERIODIC", CPRIMOD_CPRI_CW_FILTER_PERIODIC },
    { "CPRIMOD_CPRI_CW_FILTER_CHANGE", CPRIMOD_CPRI_CW_FILTER_CHANGE },
    { "CPRIMOD_CPRI_CW_FILTER_PATTERN_MATCH", CPRIMOD_CPRI_CW_FILTER_PATTERN_MATCH },
    { "CPRIMOD_CPRI_CW_MAP_MODE_PERIODIC", CPRIMOD_CPRI_CW_MAP_MODE_PERIODIC },
    { "CPRIMOD_CPRI_CW_MAP_MODE_ROE_FRAME", CPRIMOD_CPRI_CW_MAP_MODE_ROE_FRAME },
    { "CPRIMOD_CPRI_GCW_MASK_NONE", CPRIMOD_CPRI_GCW_MASK_NONE },
    { "CPRIMOD_CPRI_GCW_MASK_LSB", CPRIMOD_CPRI_GCW_MASK_LSB },
    { "CPRIMOD_CPRI_GCW_MASK_MSB", CPRIMOD_CPRI_GCW_MASK_MSB },
    { "CPRIMOD_CPRI_GCW_MASK_BOTH", CPRIMOD_CPRI_GCW_MASK_BOTH },
    { "CPRIMOD_CONTROL_MSG_PROC_TYPE_FE", CPRIMOD_CONTROL_MSG_PROC_TYPE_FE },
    { "CPRIMOD_CONTROL_MSG_PROC_TYPE_FCB", CPRIMOD_CONTROL_MSG_PROC_TYPE_FCB },
    { "CPRIMOD_CONTROL_MSG_PROC_TYPE_PAYLOAD", CPRIMOD_CONTROL_MSG_PROC_TYPE_PAYLOAD },
    { "CPRIMOD_CONTROL_MSG_PROC_TYPE_FULL_MESSAGE", CPRIMOD_CONTROL_MSG_PROC_TYPE_FULL_MESSAGE },
    { "CPRIMOD_CONTROL_MSG_PROC_TYPE_FULL_MESSAGE_W_TAG", CPRIMOD_CONTROL_MSG_PROC_TYPE_FULL_MESSAGE_W_TAG },
    { "CPRIMOD_SYNC_COUNT_CYCLE_EVERY_MF", CPRIMOD_SYNC_COUNT_CYCLE_EVERY_MF },
    { "CPRIMOD_SYNC_COUNT_CYCLE_UP_TO_6MF", CPRIMOD_SYNC_COUNT_CYCLE_UP_TO_6MF },
    { "CPRIMOD_CPRI_TAG_DEFAULT", CPRIMOD_CPRI_TAG_DEFAULT },
    { "CPRIMOD_CPRI_TAG_LOOKUP", CPRIMOD_CPRI_TAG_LOOKUP },
    { "CPRIMOD_CPRI_CRC_USE_ROE", CPRIMOD_CPRI_CRC_USE_ROE },
    { "CPRIMOD_CPRI_CRC_REGENERATE", CPRIMOD_CPRI_CRC_REGENERATE },
    { "CPRIMOD_INTR_DATA_NUM_OF_DATA64", CPRIMOD_INTR_DATA_NUM_OF_DATA64 },
    { "CPRIMOD_1588_TS_TYPE_FIFO", CPRIMOD_1588_TS_TYPE_FIFO },
    { "CPRIMOD_1588_TS_TYPE_CMIC", CPRIMOD_1588_TS_TYPE_CMIC },
    { "CPRIMOD_1588_TS_TYPE_SW_CAP", CPRIMOD_1588_TS_TYPE_SW_CAP },
    { "CPRIMOD_DIR_TX", CPRIMOD_DIR_TX },
    { "CPRIMOD_DIR_RX", CPRIMOD_DIR_RX },
    { "CPRIMOD_CPRI_PAYLOAD_MULTIPLE_1X", CPRIMOD_CPRI_PAYLOAD_MULTIPLE_1X },
    { "CPRIMOD_CPRI_PAYLOAD_MULTIPLE_1P5X", CPRIMOD_CPRI_PAYLOAD_MULTIPLE_1P5X },
    { "CPRIMOD_CPRI_PAYLOAD_MULTIPLE_2X", CPRIMOD_CPRI_PAYLOAD_MULTIPLE_2X },
    { "CPRIMOD_CPRI_PAYLOAD_MULTIPLE_4X", CPRIMOD_CPRI_PAYLOAD_MULTIPLE_4X },
    { "CPRIMOD_CPRI_PAYLOAD_MULTIPLE_8X", CPRIMOD_CPRI_PAYLOAD_MULTIPLE_8X },
    { "CPRIMOD_CPRI_ROE_ORDERING_INFO_OPTION_SEQ_NUM", CPRIMOD_CPRI_ROE_ORDERING_INFO_OPTION_SEQ_NUM },
    { "CPRIMOD_CPRI_ROE_ORDERING_INFO_OPTION_TIMESTAMP", CPRIMOD_CPRI_ROE_ORDERING_INFO_OPTION_TIMESTAMP },
    { "CPRIMOD_CPRI_FEC_TS_SOURCE_66B", CPRIMOD_CPRI_FEC_TS_SOURCE_66B },
    { "CPRIMOD_CPRI_FEC_TS_SOURCE_257B", CPRIMOD_CPRI_FEC_TS_SOURCE_257B },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_SCRAMBLE_BYPASS_TX", CPRIMOD_CPRI_FEC_AUX_CONFIG_SCRAMBLE_BYPASS_TX },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_DESCRAMBLE_BYPASS_RX", CPRIMOD_CPRI_FEC_AUX_CONFIG_DESCRAMBLE_BYPASS_RX },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_BYPASS_INDICATION_ENABLE", CPRIMOD_CPRI_FEC_AUX_CONFIG_BYPASS_INDICATION_ENABLE },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_BYPASS_CORRECTION_ENABLE", CPRIMOD_CPRI_FEC_AUX_CONFIG_BYPASS_CORRECTION_ENABLE },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_CORRUPT_ALTERNATE_BLOCK_ENABLE", CPRIMOD_CPRI_FEC_AUX_CONFIG_CORRUPT_ALTERNATE_BLOCK_ENABLE },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_CORRUPT_ENABLE", CPRIMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_CORRUPT_ENABLE },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_TIMER_PERIOD", CPRIMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_TIMER_PERIOD },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_COUNT_THRESHOLD", CPRIMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_COUNT_THRESHOLD },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_WINDOW", CPRIMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_WINDOW },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_TICK_DENOMINATOR", CPRIMOD_CPRI_FEC_AUX_CONFIG_TICK_DENOMINATOR },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_TICK_NUMERATOR", CPRIMOD_CPRI_FEC_AUX_CONFIG_TICK_NUMERATOR },
    { "CPRIMOD_CPRI_FEC_AUX_CONFIG_SOFT_RESET", CPRIMOD_CPRI_FEC_AUX_CONFIG_SOFT_RESET },
    { "CPRIMOD_CPRI_FEC_STAT_TYPE_CORRECTED_CODEWORD", CPRIMOD_CPRI_FEC_STAT_TYPE_CORRECTED_CODEWORD },
    { "CPRIMOD_CPRI_FEC_STAT_TYPE_UNCORRECTED_CODEWORD", CPRIMOD_CPRI_FEC_STAT_TYPE_UNCORRECTED_CODEWORD },
    { "CPRIMOD_CPRI_FEC_STAT_TYPE_BIT_ERROR", CPRIMOD_CPRI_FEC_STAT_TYPE_BIT_ERROR },
    { "CPRIMOD_CPRI_FEC_STAT_TYPE_SYMBOL_ERROR", CPRIMOD_CPRI_FEC_STAT_TYPE_SYMBOL_ERROR },
    { "CPRIMOD_CPRI_FEC_STAT_TYPE_INVALID", CPRIMOD_CPRI_FEC_STAT_TYPE_INVALID },
#ifdef CPRIMOD_SUPPORT
    { "CPRIMOD_PM_ECC_ERR_NONE", CPRIMOD_PM_ECC_ERR_NONE },
    { "CPRIMOD_PM_ECC_ERR_1_BIT", CPRIMOD_PM_ECC_ERR_1_BIT },
    { "CPRIMOD_PM_ECC_ERR_2_BIT", CPRIMOD_PM_ECC_ERR_2_BIT },
    { "CPRIMOD_PM_ECC_ERR_MULTI_BIT", CPRIMOD_PM_ECC_ERR_MULTI_BIT },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_SUBTYPE", CPRIMOD_CPRI_ROE_HEADER_FIELD_SUBTYPE },
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_FLOW_ID", CPRIMOD_CPRI_ROE_HEADER_FIELD_FLOW_ID },
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_LENGTH_15_8", CPRIMOD_CPRI_ROE_HEADER_FIELD_LENGTH_15_8 },
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_LENGTH_7_0", CPRIMOD_CPRI_ROE_HEADER_FIELD_LENGTH_7_0 },
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_ORDER_INFO_31_24", CPRIMOD_CPRI_ROE_HEADER_FIELD_ORDER_INFO_31_24 },
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_ORDER_INFO_23_16", CPRIMOD_CPRI_ROE_HEADER_FIELD_ORDER_INFO_23_16 },
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_ORDER_INFO_15_8", CPRIMOD_CPRI_ROE_HEADER_FIELD_ORDER_INFO_15_8 },
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_ORDER_INFO_7_0", CPRIMOD_CPRI_ROE_HEADER_FIELD_ORDER_INFO_7_0 },
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_OPCODE", CPRIMOD_CPRI_ROE_HEADER_FIELD_OPCODE },
    { "CPRIMOD_CPRI_ROE_HEADER_FIELD_UNMAPPED", CPRIMOD_CPRI_ROE_HEADER_FIELD_UNMAPPED },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_0", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_0 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_1", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_1 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_2", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_2 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_3", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_3 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_4", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_4 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_5", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_5 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_6", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_6 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_7", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_7 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_8", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_8 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_9", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_9 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_10", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_10 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_11", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_11 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_0_BYTE_0", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_0_BYTE_0 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_0_BYTE_1", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_0_BYTE_1 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_1_BYTE_0", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_1_BYTE_0 },
    { "CPRIMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_1_BYTE_1", CPRIMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_1_BYTE_1 },
#endif /* CPRIMOD_SUPPORT */
    { "CPRIMOD_CPRI_DEBUG_DECAP_QUEUE_STATUS", CPRIMOD_CPRI_DEBUG_DECAP_QUEUE_STATUS },
    { "CPRIMOD_CPRI_DEBUG_ENCAP_QUEUE_STATUS", CPRIMOD_CPRI_DEBUG_ENCAP_QUEUE_STATUS },
    { "CPRIMOD_CPRI_DEBUG_DECAP_QUEUE_COUNTER", CPRIMOD_CPRI_DEBUG_DECAP_QUEUE_COUNTER },
    { "CPRIMOD_CPRI_DEBUG_ENCAP_QUEUE_COUNTER", CPRIMOD_CPRI_DEBUG_ENCAP_QUEUE_COUNTER },
    { "CPRIMOD_CPRI_DEBUG_DECAP_DROPPED_COUNTER", CPRIMOD_CPRI_DEBUG_DECAP_DROPPED_COUNTER },
    { "CPRIMOD_CPRI_DEBUG_COUNT", CPRIMOD_CPRI_DEBUG_COUNT },
    { NULL }
};


/* Typedefs section */
static cint_parameter_desc_t __cint_typedefs[] =
{
    {"_shr_cpri_frame_sync_mode_t", "cprimod_cpri_frame_sync_mode_t" , 0 , 0},
    {"_shr_rsvd4_sync_mode_t", "cprimod_rsvd4_frame_sync_mode_t" , 0 , 0},
    {"_shr_rsvd4_msg_ts_mode_t", "cprimod_rsvd4_msg_ts_mode_t" , 0 , 0},
    {"_shr_cpri_roe_frame_format_t", "cprimod_cpri_roe_frame_format_t" , 0 , 0},
    {"bcm_mac_t", "cprimod_mac_addr_t" , 0 , 0},
    {"_shr_cpri_port_speed_t", "cprimod_supported_port_speed_t" , 0 , 0},
    {"_shr_rsvd4_rx_config_t", "cprimod_rsvd4_rx_config_field_t" , 0 , 0},
    {"_shr_rsvd4_tx_config_t", "cprimod_rsvd4_tx_config_field_t" , 0 , 0},
    {"_shr_cpri_cw_l1_inband_info_t", "cprimod_cpri_cw_l1_inband_info_t" , 0 , 0},
    {"_shr_cpri_hdlc_fcs_size_t", "cprimod_cpri_hdlc_fcs_size_t" , 0 , 0},
    {"_shr_cpri_hdlc_filling_flag_pattern_t", "cprimod_cpri_hdlc_filling_flag_pattern_t" , 0 , 0},
    {"_shr_cpri_hdlc_flag_size_t", "cprimod_cpri_hdlc_num_flag_bytes_t" , 0 , 0},
    {"_shr_cpri_hdlc_crc_mode_t", "cprimod_cpri_crc_mode_t" , 0 , 0},
    {"_shr_cpri_hdlc_crc_init_val_t", "cprimod_cpri_hdlc_crc_init_val_t" , 0 , 0},
    {"_shr_cpri_vsd_control_subchan_num_bytes_t", "cprimod_cpri_vsd_control_subchan_num_bytes_t" , 0 , 0},
    {"_shr_cpri_vsd_control_subchan_size_t", "cprimod_cpri_vsd_control_subchan_size_t" , 0 , 0},
    {"_shr_cpri_vsd_control_flow_num_bytes_t", "cprimod_cpri_vsd_control_flow_num_bytes_t" , 0 , 0},
    {"_shr_cpri_rx_vsd_flow_info_t", "cprimod_cpri_rx_vsd_flow_info_t" , 0 , 0},
    {"_shr_cpri_tx_vsd_flow_info_t", "cprimod_cpri_tx_vsd_flow_info_t" , 0 , 0},
    {"_shr_cpri_cw_filter_mode_t", "cprimod_cpri_cw_filter_mode_t" , 0 , 0},
    {"_shr_vsd_raw_map_mode_t", "cprimod_cpri_vsd_raw_map_mode_t" , 0 , 0},
    {"_shr_cpri_gcw_mask_t", "cprimod_cpri_gcw_mask_t" , 0 , 0},
    {"_shr_rsvd4_control_msg_proc_type_t", "cprimod_control_msg_proc_type_t" , 0 , 0},
    {"_shr_rsvd4_sync_count_cycle_t", "cprimod_sync_count_cycle_t" , 0 , 0},
    {"_shr_cpri_tag_gen_entry_t", "cprimod_tag_gen_entry_t" , 0 , 0},
    {"_shr_cpri_tag_option_t", "cprimod_cpri_tag_option_t" , 0 , 0},
    {"_shr_rsvd4_crc_option_t", "cprimod_cpri_crc_option_t" , 0 , 0},
    {"_shr_cpri_fast_eth_config_t", "cprimod_cpri_fast_eth_config_t" , 0 , 0},
    {"_shr_cpri_port_interrupt_callback_t", "cprimod_cpri_port_interrupt_callback_t" , 0 , 0},
    {"_shr_cpri_interrupt_type_t", "cprimod_cpri_port_intr_type_t" , 0 , 0},
    {"_shr_cpri_intr_info_t", "cprimod_cpri_intr_info_t" , 0 , 0},
    {"_shr_cpri_1588_ts_type_t", "cprimod_1588_ts_type_t" , 0 , 0},
    {"_shr_cpri_dir_t", "cprimod_direction_t" , 0 , 0},
    {"_shr_cpri_roe_payload_multiple_t", "cprimod_cpri_roe_payload_multiple_t" , 0 , 0},
    {"_shr_cpri_roe_ordering_info_option_t", "cprimod_cpri_roe_ordering_info_option_t" , 0 , 0},
    {"_shr_cpri_fec_ts_source_t", "cprimod_fec_ts_source_t" , 0 , 0},
    {"_shr_cpri_fec_aux_config_t", "cprimod_fec_aux_config_para_t" , 0 , 0},
    {"_shr_cpri_fec_stat_type_t", "cprimod_cpri_fec_stat_type_t" , 0 , 0},
    {"_shr_cpri_roe_header_field_t", "cprimod_cpri_roe_header_field_t" , 0 , 0},
    {"_shr_cpri_ecpri_header_field_t", "cprimod_cpri_ecpri_header_field_t" , 0 , 0},
    {"_shr_cpri_deubg_attr_t", "cprimod_cpri_debug_attr_t" , 0 , 0},
    { NULL }
};


cint_data_t cprimod_cint_data =
{    
    NULL,
    __cint_functions,
    __cint_structures,
    __cint_enums,
    __cint_typedefs,
    __cint_constants,
    __cint_function_pointers,
};


#endif /* defined(CPRIMOD_SUPPORT) */

#endif /* defined(INCLUDE_LIB_CINT) */
