<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Arquitectura.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="processor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="processor.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="processor_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1370915195" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1370915195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370998152" xil_pn:in_ck="-6592613650210731766" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1370998151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Alu_TB.vhd"/>
      <outfile xil_pn:name="Banco_de_Registros.vhd"/>
      <outfile xil_pn:name="Banco_de_Registros_TB.vhd"/>
      <outfile xil_pn:name="P1a_TB.vhd"/>
      <outfile xil_pn:name="P1b_TB.vhd"/>
      <outfile xil_pn:name="SHIFT.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="p1C_TB.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="processor_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1370915195" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-452355546802580825" xil_pn:start_ts="1370915195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370998152" xil_pn:in_ck="-6592613650210731766" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1370998152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Alu_TB.vhd"/>
      <outfile xil_pn:name="Banco_de_Registros.vhd"/>
      <outfile xil_pn:name="Banco_de_Registros_TB.vhd"/>
      <outfile xil_pn:name="P1a_TB.vhd"/>
      <outfile xil_pn:name="P1b_TB.vhd"/>
      <outfile xil_pn:name="SHIFT.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="p1C_TB.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="processor_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1371092444" xil_pn:in_ck="-6592613650210731766" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3108403258433723708" xil_pn:start_ts="1371092442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processor_tb_beh.prj"/>
      <outfile xil_pn:name="processor_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1371092445" xil_pn:in_ck="6070282495801382491" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4487729679570275993" xil_pn:start_ts="1371092444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processor_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1374786499" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1374786499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374786499" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7005076877628724189" xil_pn:start_ts="1374786499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374786499" xil_pn:in_ck="-6203969573747282203" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="-9009721585310970627" xil_pn:start_ts="1374786499">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
