// Seed: 886094543
module module_0;
  uwire id_1 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1
);
  assign id_1 = 1;
  tri0 id_3, id_4;
  assign id_3 = 1;
  wire id_5;
  xor (id_1, id_3, id_4, id_5, id_6, id_8, id_9);
  wire id_6, id_8, id_9;
  module_0();
  assign id_9 = id_6;
  wire id_10, id_11;
  wire id_12 = id_8;
  assign id_7 = 1;
  wire id_13;
endmodule
module module_2 (
    output tri1  id_0,
    output uwire id_1,
    output wor   id_2,
    input  wor   id_3,
    output tri1  id_4,
    input  tri1  id_5
);
  module_0(); id_7(
      1
  );
endmodule
