Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:43 2022
****************************************


  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4682   1.0500   0.0000   1.8721 &   3.4666 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1485   1.0500            0.7257 &   4.1922 r
  mprj/o_q[45] (net)                                     2   0.0102 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1485   1.0500   0.0000   0.0004 &   4.1926 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1040   1.0500            1.3648 &   5.5574 r
  mprj/o_q_dly[45] (net)                                 1   0.0049 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1040   1.0500   0.0000   0.0002 &   5.5577 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5078   1.0500            3.6861 &   9.2438 r
  mprj/la_data_out[13] (net)                             1   0.5673 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2438 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               8.4430   6.5689   1.0500   4.6245   5.2638 &  14.5076 r
  data arrival time                                                                                                 14.5076

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.5076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.6076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6908 

  slack (with derating applied) (VIOLATED)                                                               -6.6076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.9168 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4684   1.0500   0.0000   1.8739 &   3.4684 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1005   1.0500            0.6935 &   4.1619 r
  mprj/o_q[49] (net)                                     1   0.0053 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1005   1.0500   0.0000   0.0002 &   4.1621 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1140   1.0500            1.3675 &   5.5296 r
  mprj/o_q_dly[49] (net)                                 1   0.0059 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1140   1.0500   0.0000   0.0001 &   5.5297 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.3317   1.0500            3.6094 &   9.1391 r
  mprj/la_data_out[17] (net)                             1   0.5527 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1391 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               8.2060   6.3845   1.0500   4.5111   5.1135 &  14.2525 r
  data arrival time                                                                                                 14.2525

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.2525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6787 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6787 

  slack (with derating applied) (VIOLATED)                                                               -6.3525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6738 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4683   1.0500   0.0000   1.8730 &   3.4674 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1742   1.0500            0.7409 &   4.2084 r
  mprj/o_q[47] (net)                                     2   0.0127 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0111   0.1742   1.0500   0.0044   0.0051 &   4.2135 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2146   1.0500            1.4404 &   5.6539 r
  mprj/o_q_dly[47] (net)                                 2   0.0158 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2147   1.0500   0.0000   0.0006 &   5.6545 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2177   1.0500            3.5533 &   9.2078 r
  mprj/la_data_out[15] (net)                             1   0.5415 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2078 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               8.0590   6.2701   1.0500   4.4174   5.0107 &  14.2185 r
  data arrival time                                                                                                 14.2185

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.2185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6771 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6771 

  slack (with derating applied) (VIOLATED)                                                               -6.3185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6415 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4683   1.0500   0.0000   1.8731 &   3.4676 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1267   1.0500            0.7127 &   4.1803 r
  mprj/o_q[48] (net)                                     1   0.0081 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1267   1.0500   0.0000   0.0003 &   4.1806 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2523   1.0500            1.4600 &   5.6407 r
  mprj/o_q_dly[48] (net)                                 2   0.0195 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0145   0.2523   1.0500   0.0059   0.0068 &   5.6475 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1709   1.0500            3.5330 &   9.1805 r
  mprj/la_data_out[16] (net)                             1   0.5378 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1805 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               7.9970   6.2219   1.0500   4.3962   4.9815 &  14.1621 r
  data arrival time                                                                                                 14.1621

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2621

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6744 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6744 

  slack (with derating applied) (VIOLATED)                                                               -6.2621 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5877 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2129   1.0500   0.0000   1.6970 &   3.2915 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1531   1.0500            0.7245 &   4.0160 r
  mprj/o_q[138] (net)                                    2   0.0106 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1531   1.0500   0.0000   0.0004 &   4.0164 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0968   1.0500            1.3601 &   5.3765 r
  mprj/o_q_dly[138] (net)                                1   0.0041 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0968   1.0500   0.0000   0.0002 &   5.3767 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7823   1.0500            4.1822 &   9.5589 r
  mprj/io_oeb[1] (net)                                   1   0.6666 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.5589 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     8.3964   7.9142   1.0500   3.5637   4.5478 &  14.1067 r
  data arrival time                                                                                                 14.1067

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6717 

  slack (with derating applied) (VIOLATED)                                                               -6.2067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5350 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2133   1.0500   0.0000   1.6962 &   3.2906 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1754   1.0500            0.7377 &   4.0284 r
  mprj/o_q[99] (net)                                     2   0.0128 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0112   0.1754   1.0500   0.0044   0.0051 &   4.0335 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1089   1.0500            1.3708 &   5.4043 r
  mprj/o_q_dly[99] (net)                                 1   0.0054 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1089   1.0500   0.0000   0.0002 &   5.4045 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8738   1.0500            3.5983 &   9.0028 r
  mprj/io_out[0] (net)                                   1   0.5825 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.0028 r
  io_out[0] (net) 
  io_out[0] (out)                                                     4.9431   7.0289   1.0500   2.0194   2.9304 &  11.9333 r
  data arrival time                                                                                                 11.9333

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5683 

  slack (with derating applied) (VIOLATED)                                                               -4.0333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4650 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   2.0737 &   3.6682 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1801   1.0500            0.7412 &   4.4094 r
  mprj/o_q[174] (net)                                    2   0.0132 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1802   1.0500   0.0000   0.0005 &   4.4100 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0904   1.0500            1.3579 &   5.7679 r
  mprj/o_q_dly[174] (net)                                1   0.0035 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0904   1.0500   0.0000   0.0001 &   5.7680 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9803   1.0500            3.5484 &   9.3164 r
  mprj/io_oeb[37] (net)                                  1   0.5870 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.3164 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    3.4704   7.2038   1.0500   1.4169   2.4421 &  11.7585 r
  data arrival time                                                                                                 11.7585

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5599 

  slack (with derating applied) (VIOLATED)                                                               -3.8585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2986 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2563   1.0500   0.0000   1.9460 &   3.5405 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0961   1.0500            0.6871 &   4.2276 r
  mprj/o_q[124] (net)                                    1   0.0048 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0961   1.0500   0.0000   0.0002 &   4.2278 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3764   1.0500            1.5292 &   5.7570 r
  mprj/o_q_dly[124] (net)                                2   0.0306 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0619   0.3766   1.0500   0.0251   0.0300 &   5.7870 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3042   1.0500            3.0065 &   8.7936 r
  mprj/io_out[25] (net)                                  1   0.4588 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7936 r
  io_out[25] (net) 
  io_out[25] (out)                                                    5.0125   5.3423   1.0500   2.1231   2.6027 &  11.3962 r
  data arrival time                                                                                                 11.3962

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3962
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4962

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5427 

  slack (with derating applied) (VIOLATED)                                                               -3.4962 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9535 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2542   1.0500   0.0000   1.9799 &   3.5744 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1046   1.0500            0.6932 &   4.2676 r
  mprj/o_q[125] (net)                                    1   0.0057 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1046   1.0500   0.0000   0.0002 &   4.2679 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2646   1.0500            1.4656 &   5.7334 r
  mprj/o_q_dly[125] (net)                                2   0.0206 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2646   1.0500   0.0000   0.0008 &   5.7342 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2226   1.0500            2.9633 &   8.6975 r
  mprj/io_out[26] (net)                                  1   0.4515 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.6975 r
  io_out[26] (net) 
  io_out[26] (out)                                                    5.1283   5.2585   1.0500   2.1910   2.6560 &  11.3535 r
  data arrival time                                                                                                 11.3535

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5406 

  slack (with derating applied) (VIOLATED)                                                               -3.4535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9129 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4684   1.0500   0.0000   1.8738 &   3.4683 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2205   1.0500            0.7683 &   4.2366 r
  mprj/o_q[51] (net)                                     2   0.0171 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0114   0.2205   1.0500   0.0046   0.0053 &   4.2419 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1012   1.0500            1.3694 &   5.6113 r
  mprj/o_q_dly[51] (net)                                 1   0.0046 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1012   1.0500   0.0000   0.0002 &   5.6115 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8187   1.0500            2.7498 &   8.3613 r
  mprj/la_data_out[19] (net)                             1   0.4192 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.3613 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               4.8599   4.8674   1.0500   2.0829   2.5012 &  10.8625 r
  data arrival time                                                                                                 10.8625

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5173 

  slack (with derating applied) (VIOLATED)                                                               -2.9625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4452 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5338 &   4.1283 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1456   1.0500            0.7257 &   4.8540 r
  mprj/o_q[68] (net)                                     2   0.0099 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1456   1.0500   0.0000   0.0004 &   4.8543 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4023   1.0500            1.5504 &   6.4047 r
  mprj/o_q_dly[68] (net)                                 2   0.0331 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0053   0.4024   1.0500   0.0021   0.0053 &   6.4100 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5644   1.0500            2.6418 &   9.0518 r
  mprj/la_data_out[36] (net)                             1   0.3975 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0518 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               2.5798   4.6064   1.0500   1.0814   1.4283 &  10.4800 r
  data arrival time                                                                                                 10.4800

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4990 

  slack (with derating applied) (VIOLATED)                                                               -2.5800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0810 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5422 &   4.1366 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1810   1.0500            0.7466 &   4.8832 r
  mprj/o_q[52] (net)                                     2   0.0133 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0419   0.1810   1.0500   0.0171   0.0183 &   4.9016 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1596   1.0500            1.4059 &   6.3075 r
  mprj/o_q_dly[52] (net)                                 1   0.0105 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0494   0.1596   1.0500   0.0200   0.0213 &   6.3288 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5786   1.0500            2.6411 &   8.9699 r
  mprj/la_data_out[20] (net)                             1   0.3986 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.9699 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               2.7002   4.6186   1.0500   1.1469   1.4786 &  10.4484 r
  data arrival time                                                                                                 10.4484

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4975 

  slack (with derating applied) (VIOLATED)                                                               -2.5484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0509 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5612   1.0500   0.0000   2.2672 &   3.8616 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1368   1.0500            0.7203 &   4.5819 r
  mprj/o_q[56] (net)                                     1   0.0091 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0415   0.1368   1.0500   0.0164   0.0175 &   4.5994 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2066   1.0500            1.4318 &   6.0313 r
  mprj/o_q_dly[56] (net)                                 2   0.0150 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2066   1.0500   0.0000   0.0006 &   6.0318 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6164   1.0500            2.6686 &   8.7004 r
  mprj/la_data_out[24] (net)                             1   0.4018 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.7004 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               3.1253   4.6564   1.0500   1.3642   1.7114 &  10.4118 r
  data arrival time                                                                                                 10.4118

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4958 

  slack (with derating applied) (VIOLATED)                                                               -2.5118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0160 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   2.0552 &   3.6496 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1330   1.0500            0.7133 &   4.3629 r
  mprj/o_q[132] (net)                                    1   0.0087 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0312   0.1330   1.0500   0.0125   0.0135 &   4.3764 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2087   1.0500            1.4329 &   5.8092 r
  mprj/o_q_dly[132] (net)                                2   0.0152 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0407   0.2087   1.0500   0.0165   0.0178 &   5.8271 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6636   1.0500            3.0673 &   8.8944 r
  mprj/io_out[33] (net)                                  1   0.4827 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.8944 r
  io_out[33] (net) 
  io_out[33] (out)                                                    2.1478   5.7446   1.0500   0.8644   1.4862 &  10.3806 r
  data arrival time                                                                                                 10.3806

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4943 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4943 

  slack (with derating applied) (VIOLATED)                                                               -2.4806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9863 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4684   1.0500   0.0000   1.8739 &   3.4684 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1721   1.0500            0.7397 &   4.2081 r
  mprj/o_q[50] (net)                                     2   0.0125 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1721   1.0500   0.0000   0.0005 &   4.2086 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1008   1.0500            1.3647 &   5.5733 r
  mprj/o_q_dly[50] (net)                                 1   0.0045 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1008   1.0500   0.0000   0.0002 &   5.5735 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5515   1.0500            2.6170 &   8.1906 r
  mprj/la_data_out[18] (net)                             1   0.3965 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.1906 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               4.2360   4.5928   1.0500   1.7800   2.1456 &  10.3362 r
  data arrival time                                                                                                 10.3362

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4362

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4922 

  slack (with derating applied) (VIOLATED)                                                               -2.4362 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9440 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5778   1.0500   0.0000   2.7030 &   4.2975 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1551   1.0500            0.7313 &   5.0288 r
  mprj/o_q[95] (net)                                     2   0.0108 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0098   0.1551   1.0500   0.0039   0.0045 &   5.0333 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4706   1.0500            1.5921 &   6.6254 r
  mprj/o_q_dly[95] (net)                                 2   0.0393 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0921   0.4706   1.0500   0.0378   0.0433 &   6.6687 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6239   1.0500            2.5875 &   9.2562 r
  mprj/la_data_out[63] (net)                             1   0.3971 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2562 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               1.5156   4.6753   1.0500   0.5966   1.0234 &  10.2796 r
  data arrival time                                                                                                 10.2796

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4895 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4895 

  slack (with derating applied) (VIOLATED)                                                               -2.3796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8901 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4682   1.0500   0.0000   1.8725 &   3.4670 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1647   1.0500            0.7353 &   4.2023 r
  mprj/o_q[46] (net)                                     2   0.0118 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0169   0.1647   1.0500   0.0068   0.0075 &   4.2098 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1186   1.0500            1.3768 &   5.5866 r
  mprj/o_q_dly[46] (net)                                 1   0.0064 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1186   1.0500   0.0000   0.0002 &   5.5867 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6896   1.0500            2.6881 &   8.2748 r
  mprj/la_data_out[14] (net)                             1   0.4081 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.2748 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               3.6150   4.7341   1.0500   1.6266   2.0027 &  10.2775 r
  data arrival time                                                                                                 10.2775

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2775
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3775

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4894 

  slack (with derating applied) (VIOLATED)                                                               -2.3775 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8881 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   2.0740 &   3.6685 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1597   1.0500            0.7291 &   4.3976 r
  mprj/o_q[136] (net)                                    2   0.0113 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1597   1.0500   0.0000   0.0004 &   4.3980 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1290   1.0500            1.3838 &   5.7818 r
  mprj/o_q_dly[136] (net)                                1   0.0074 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1290   1.0500   0.0000   0.0003 &   5.7821 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0245   1.0500            3.1848 &   8.9669 r
  mprj/io_out[37] (net)                                  1   0.5117 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.9669 r
  io_out[37] (net) 
  io_out[37] (out)                                                    1.3401   6.1777   1.0500   0.5353   1.3069 &  10.2738 r
  data arrival time                                                                                                 10.2738

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4892 

  slack (with derating applied) (VIOLATED)                                                               -2.3738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8845 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5613   1.0500   0.0000   2.2621 &   3.8565 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2688   1.0500            0.7984 &   4.6550 r
  mprj/o_q[57] (net)                                     2   0.0217 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0750   0.2688   1.0500   0.0305   0.0329 &   4.6879 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3239   1.0500            1.5128 &   6.2007 r
  mprj/o_q_dly[57] (net)                                 2   0.0262 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1887   0.3239   1.0500   0.0749   0.0797 &   6.2804 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4122   1.0500            2.5646 &   8.8450 r
  mprj/la_data_out[25] (net)                             1   0.3844 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8450 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               2.5646   4.4496   1.0500   1.0830   1.4002 &  10.2452 r
  data arrival time                                                                                                 10.2452

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4879 

  slack (with derating applied) (VIOLATED)                                                               -2.3452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8573 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   2.0738 &   3.6683 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2252   1.0500            0.7679 &   4.4362 r
  mprj/o_q[135] (net)                                    2   0.0176 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.1546   0.2252   1.0500   0.0630   0.0669 &   4.5031 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1607   1.0500            1.4104 &   5.9135 r
  mprj/o_q_dly[135] (net)                                1   0.0105 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0459   0.1607   1.0500   0.0187   0.0199 &   5.9334 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0087   1.0500            3.2167 &   9.1500 r
  mprj/io_out[36] (net)                                  1   0.5120 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.1500 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.7177   6.1463   1.0500   0.2841   1.0057 &  10.1558 r
  data arrival time                                                                                                 10.1558

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4836 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4836 

  slack (with derating applied) (VIOLATED)                                                               -2.2558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7722 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5612   1.0500   0.0000   2.2656 &   3.8601 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2262   1.0500            0.7731 &   4.6332 r
  mprj/o_q[55] (net)                                     2   0.0177 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0670   0.2262   1.0500   0.0272   0.0293 &   4.6625 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2144   1.0500            1.4445 &   6.1070 r
  mprj/o_q_dly[55] (net)                                 2   0.0158 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2144   1.0500   0.0000   0.0006 &   6.1076 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3655   1.0500            2.5341 &   8.6417 r
  mprj/la_data_out[23] (net)                             1   0.3800 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.6417 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               2.5973   4.4023   1.0500   1.1076   1.4205 &  10.0622 r
  data arrival time                                                                                                 10.0622

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4792 

  slack (with derating applied) (VIOLATED)                                                               -2.1622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6831 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5612   1.0500   0.0000   2.2674 &   3.8619 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0916   1.0500            0.6884 &   4.5502 r
  mprj/o_q[59] (net)                                     1   0.0043 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0916   1.0500   0.0000   0.0002 &   4.5504 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1718   1.0500            1.4048 &   5.9553 r
  mprj/o_q_dly[59] (net)                                 2   0.0117 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1718   1.0500   0.0000   0.0004 &   5.9557 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4303   1.0500            2.5701 &   8.5258 r
  mprj/la_data_out[27] (net)                             1   0.3861 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.5258 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               2.7566   4.4658   1.0500   1.1609   1.4820 &  10.0078 r
  data arrival time                                                                                                 10.0078

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4766 

  slack (with derating applied) (VIOLATED)                                                               -2.1078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6312 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5767   1.0500   0.0000   2.5609 &   4.1554 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1305   1.0500            0.7167 &   4.8721 r
  mprj/o_q[83] (net)                                     2   0.0085 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1305   1.0500   0.0000   0.0003 &   4.8724 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3405   1.0500            1.5139 &   6.3864 r
  mprj/o_q_dly[83] (net)                                 2   0.0277 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0420   0.3406   1.0500   0.0166   0.0188 &   6.4051 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0437   1.0500            2.3469 &   8.7520 r
  mprj/la_data_out[51] (net)                             1   0.3516 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.7520 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               1.9135   4.0862   1.0500   0.7744   1.0920 &   9.8440 r
  data arrival time                                                                                                  9.8440

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8440
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4688 

  slack (with derating applied) (VIOLATED)                                                               -1.9440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4752 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   2.0739 &   3.6683 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2886   1.0500            0.8057 &   4.4740 r
  mprj/o_q[173] (net)                                    2   0.0235 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.2497   0.2886   1.0500   0.1026   0.1086 &   4.5827 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2117   1.0500            1.4441 &   6.0268 r
  mprj/o_q_dly[173] (net)                                2   0.0155 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2117   1.0500   0.0000   0.0006 &   6.0273 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6203   1.0500            2.9730 &   9.0003 r
  mprj/io_oeb[36] (net)                                  1   0.4759 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0003 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    0.3272   5.7701   1.0500   0.1236   0.8359 &   9.8362 r
  data arrival time                                                                                                  9.8362

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9362

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4684 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4684 

  slack (with derating applied) (VIOLATED)                                                               -1.9362 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4678 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2450   1.0500   0.0000   1.6759 &   3.2704 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0999   1.0500            0.6897 &   3.9600 r
  mprj/o_q[152] (net)                                    1   0.0052 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0999   1.0500   0.0000   0.0002 &   3.9602 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2858   1.0500            1.4780 &   5.4383 r
  mprj/o_q_dly[152] (net)                                2   0.0226 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2858   1.0500   0.0000   0.0010 &   5.4393 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6216   1.0500            2.6157 &   8.0550 r
  mprj/io_oeb[15] (net)                                  1   0.3985 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0550 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    3.2823   4.6585   1.0500   1.3571   1.7446 &   9.7996 r
  data arrival time                                                                                                  9.7996

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7996
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4666 

  slack (with derating applied) (VIOLATED)                                                               -1.8996 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4330 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   2.0721 &   3.6666 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1214   1.0500            0.7055 &   4.3721 r
  mprj/o_q[172] (net)                                    1   0.0075 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0245   0.1214   1.0500   0.0100   0.0108 &   4.3829 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1575   1.0500            1.3990 &   5.7819 r
  mprj/o_q_dly[172] (net)                                2   0.0103 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1575   1.0500   0.0000   0.0004 &   5.7823 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1630   1.0500            3.3053 &   9.0875 r
  mprj/io_oeb[35] (net)                                  1   0.5252 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0875 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000   6.2841   1.0500   0.0000   0.6796 &   9.7671 r
  data arrival time                                                                                                  9.7671

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4651 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4651 

  slack (with derating applied) (VIOLATED)                                                               -1.8671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4020 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5777   1.0500   0.0000   2.7058 &   4.3002 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1642   1.0500            0.7367 &   5.0369 r
  mprj/o_q[89] (net)                                     2   0.0117 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1642   1.0500   0.0000   0.0005 &   5.0374 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4542   1.0500            1.5834 &   6.6208 r
  mprj/o_q_dly[89] (net)                                 2   0.0379 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0686   0.4543   1.0500   0.0269   0.0319 &   6.6527 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9902   1.0500            2.3210 &   8.9737 r
  mprj/la_data_out[57] (net)                             1   0.3472 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.9737 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               1.1636   4.0326   1.0500   0.4687   0.7695 &   9.7431 r
  data arrival time                                                                                                  9.7431

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4640 

  slack (with derating applied) (VIOLATED)                                                               -1.8431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3792 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5779   1.0500   0.0000   2.7003 &   4.2948 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2605   1.0500            0.7938 &   5.0885 r
  mprj/o_q[94] (net)                                     2   0.0209 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0426   0.2605   1.0500   0.0167   0.0186 &   5.1071 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5058   1.0500            1.6185 &   6.7256 r
  mprj/o_q_dly[94] (net)                                 2   0.0424 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0346   0.5060   1.0500   0.0131   0.0191 &   6.7447 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0200   1.0500            2.3142 &   9.0589 r
  mprj/la_data_out[62] (net)                             1   0.3477 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0589 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               0.8416   4.0531   1.0500   0.3393   0.6552 &   9.7141 r
  data arrival time                                                                                                  9.7141

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7141
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4626 

  slack (with derating applied) (VIOLATED)                                                               -1.8141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3516 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5779   1.0500   0.0000   2.7018 &   4.2963 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2055   1.0500            0.7611 &   5.0574 r
  mprj/o_q[93] (net)                                     2   0.0157 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0049   0.2055   1.0500   0.0019   0.0027 &   5.0600 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4449   1.0500            1.5801 &   6.6401 r
  mprj/o_q_dly[93] (net)                                 2   0.0369 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4451   1.0500   0.0000   0.0048 &   6.6449 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0165   1.0500            2.3135 &   8.9585 r
  mprj/la_data_out[61] (net)                             1   0.3474 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.9585 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               0.8897   4.0486   1.0500   0.3585   0.6711 &   9.6296 r
  data arrival time                                                                                                  9.6296

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6296
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4586 

  slack (with derating applied) (VIOLATED)                                                               -1.7296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2711 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2205   1.0500   0.0000   1.6787 &   3.2732 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1221   1.0500            0.7054 &   3.9786 r
  mprj/o_q[141] (net)                                    1   0.0076 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1221   1.0500   0.0000   0.0002 &   3.9788 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2440   1.0500            1.4545 &   5.4333 r
  mprj/o_q_dly[141] (net)                                2   0.0187 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2440   1.0500   0.0000   0.0005 &   5.4338 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5541   1.0500            3.0250 &   8.4588 r
  mprj/io_oeb[4] (net)                                   1   0.4739 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.4588 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     1.4614   5.6275   1.0500   0.5958   1.1672 &   9.6260 r
  data arrival time                                                                                                  9.6260

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7260

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4584 

  slack (with derating applied) (VIOLATED)                                                               -1.7260 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2676 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   2.0742 &   3.6687 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2551   1.0500            0.7857 &   4.4544 r
  mprj/o_q[134] (net)                                    2   0.0204 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0383   0.2551   1.0500   0.0153   0.0170 &   4.4714 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1566   1.0500            1.4085 &   5.8799 r
  mprj/o_q_dly[134] (net)                                2   0.0102 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1566   1.0500   0.0000   0.0004 &   5.8803 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2771   1.0500            2.8322 &   8.7125 r
  mprj/io_out[35] (net)                                  1   0.4490 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7125 r
  io_out[35] (net) 
  io_out[35] (out)                                                    0.6753   5.3738   1.0500   0.2719   0.8889 &   9.6014 r
  data arrival time                                                                                                  9.6014

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4572 

  slack (with derating applied) (VIOLATED)                                                               -1.7014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2441 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5778   1.0500   0.0000   2.7031 &   4.2975 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1355   1.0500            0.7197 &   5.0173 r
  mprj/o_q[96] (net)                                     1   0.0089 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0054   0.1355   1.0500   0.0022   0.0027 &   5.0199 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3928   1.0500            1.5435 &   6.5635 r
  mprj/o_q_dly[96] (net)                                 2   0.0322 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3929   1.0500   0.0000   0.0032 &   6.5667 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1195   1.0500            2.3635 &   8.9301 r
  mprj/irq[0] (net)                                      1   0.3561 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &   8.9301 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   0.7347   4.1542   1.0500   0.2990   0.6272 &   9.5573 r
  data arrival time                                                                                                  9.5573

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4551 

  slack (with derating applied) (VIOLATED)                                                               -1.6573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2022 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5767   1.0500   0.0000   2.5605 &   4.1549 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1527   1.0500            0.7299 &   4.8848 r
  mprj/o_q[82] (net)                                     2   0.0106 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1527   1.0500   0.0000   0.0004 &   4.8852 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3229   1.0500            1.5052 &   6.3904 r
  mprj/o_q_dly[82] (net)                                 2   0.0261 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3229   1.0500   0.0000   0.0012 &   6.3917 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0019   1.0500            2.3415 &   8.7331 r
  mprj/la_data_out[50] (net)                             1   0.3488 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.7331 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               1.1729   4.0378   1.0500   0.4786   0.7609 &   9.4940 r
  data arrival time                                                                                                  9.4940

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4521 

  slack (with derating applied) (VIOLATED)                                                               -1.5940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1419 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5767   1.0500   0.0000   2.5597 &   4.1541 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0986   1.0500            0.6938 &   4.8479 r
  mprj/o_q[81] (net)                                     1   0.0051 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0986   1.0500   0.0000   0.0002 &   4.8482 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3567   1.0500            1.5208 &   6.3690 r
  mprj/o_q_dly[81] (net)                                 2   0.0292 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0156   0.3567   1.0500   0.0063   0.0078 &   6.3768 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0262   1.0500            2.3439 &   8.7207 r
  mprj/la_data_out[49] (net)                             1   0.3504 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.7207 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               1.1859   4.0669   1.0500   0.4777   0.7716 &   9.4923 r
  data arrival time                                                                                                  9.4923

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5923

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4520 

  slack (with derating applied) (VIOLATED)                                                               -1.5923 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1403 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5780   1.0500   0.0000   2.6993 &   4.2938 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2568   1.0500            0.7915 &   5.0853 r
  mprj/o_q[92] (net)                                     2   0.0206 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0046   0.2568   1.0500   0.0018   0.0028 &   5.0881 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4831   1.0500            1.6055 &   6.6936 r
  mprj/o_q_dly[92] (net)                                 2   0.0404 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1451   0.4832   1.0500   0.0565   0.0636 &   6.7573 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7818   1.0500            2.1859 &   8.9432 r
  mprj/la_data_out[60] (net)                             1   0.3269 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.9432 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               0.6393   3.8124   1.0500   0.2600   0.5483 &   9.4915 r
  data arrival time                                                                                                  9.4915

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4520 

  slack (with derating applied) (VIOLATED)                                                               -1.5915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1395 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2614   1.0500   0.0000   2.0441 &   3.6386 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1112   1.0500            0.6981 &   4.3368 r
  mprj/o_q[168] (net)                                    1   0.0064 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0347   0.1112   1.0500   0.0140   0.0150 &   4.3517 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2077   1.0500            1.4302 &   5.7820 r
  mprj/o_q_dly[168] (net)                                2   0.0151 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0395   0.2077   1.0500   0.0160   0.0173 &   5.7993 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8947   1.0500            2.7112 &   8.5105 r
  mprj/io_oeb[31] (net)                                  1   0.4195 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5105 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    1.1342   4.9570   1.0500   0.4621   0.9429 &   9.4535 r
  data arrival time                                                                                                  9.4535

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4502 

  slack (with derating applied) (VIOLATED)                                                               -1.5535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1033 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2371   1.0500   0.0000   2.0118 &   3.6063 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0913   1.0500            0.6833 &   4.2896 r
  mprj/o_q[165] (net)                                    1   0.0043 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0913   1.0500   0.0000   0.0002 &   4.2898 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1919   1.0500            1.4177 &   5.7075 r
  mprj/o_q_dly[165] (net)                                2   0.0136 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0385   0.1919   1.0500   0.0156   0.0169 &   5.7244 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3796   1.0500            2.5202 &   8.2446 r
  mprj/io_oeb[28] (net)                                  1   0.3804 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2446 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    2.1039   4.4257   1.0500   0.8595   1.2087 &   9.4533 r
  data arrival time                                                                                                  9.4533

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5533

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4502 

  slack (with derating applied) (VIOLATED)                                                               -1.5533 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1031 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2559   1.0500   0.0000   1.9561 &   3.5505 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1013   1.0500            0.6909 &   4.2414 r
  mprj/o_q[126] (net)                                    1   0.0054 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1013   1.0500   0.0000   0.0002 &   4.2416 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2136   1.0500            1.4332 &   5.6748 r
  mprj/o_q_dly[126] (net)                                2   0.0157 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2136   1.0500   0.0000   0.0006 &   5.6754 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1616   1.0500            2.4175 &   8.0930 r
  mprj/io_out[27] (net)                                  1   0.3619 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0930 r
  io_out[27] (net) 
  io_out[27] (out)                                                    2.5189   4.1990   1.0500   1.0276   1.3441 &   9.4370 r
  data arrival time                                                                                                  9.4370

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4494 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4494 

  slack (with derating applied) (VIOLATED)                                                               -1.5370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0877 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   2.0701 &   3.6646 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1449   1.0500            0.7203 &   4.3849 r
  mprj/o_q[133] (net)                                    2   0.0098 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1449   1.0500   0.0000   0.0004 &   4.3853 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2435   1.0500            1.4562 &   5.8414 r
  mprj/o_q_dly[133] (net)                                2   0.0186 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0683   0.2435   1.0500   0.0276   0.0297 &   5.8712 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3743   1.0500            2.8824 &   8.7535 r
  mprj/io_out[34] (net)                                  1   0.4564 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7535 r
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000   5.4744   1.0500   0.0000   0.6054 &   9.3590 r
  data arrival time                                                                                                  9.3590

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4457 

  slack (with derating applied) (VIOLATED)                                                               -1.4590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0133 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5776   1.0500   0.0000   2.7061 &   4.3006 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1467   1.0500            0.7264 &   5.0269 r
  mprj/o_q[90] (net)                                     2   0.0100 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1467   1.0500   0.0000   0.0004 &   5.0273 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4828   1.0500            1.5986 &   6.6259 r
  mprj/o_q_dly[90] (net)                                 2   0.0404 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0302   0.4829   1.0500   0.0116   0.0164 &   6.6423 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7492   1.0500            2.1482 &   8.7905 r
  mprj/la_data_out[58] (net)                             1   0.3232 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.7905 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.6375   3.7834   1.0500   0.2569   0.5567 &   9.3472 r
  data arrival time                                                                                                  9.3472

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3472
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4451 

  slack (with derating applied) (VIOLATED)                                                               -1.4472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0021 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5779   1.0500   0.0000   2.7010 &   4.2955 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2608   1.0500            0.7939 &   5.0894 r
  mprj/o_q[91] (net)                                     2   0.0209 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1427   0.2608   1.0500   0.0580   0.0617 &   5.1512 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4186   1.0500            1.5669 &   6.7181 r
  mprj/o_q_dly[91] (net)                                 2   0.0345 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1489   0.4188   1.0500   0.0588   0.0653 &   6.7834 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5383   1.0500            2.0376 &   8.8211 r
  mprj/la_data_out[59] (net)                             1   0.3048 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8211 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               0.5699   3.5710   1.0500   0.2292   0.5093 &   9.3303 r
  data arrival time                                                                                                  9.3303

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3303
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4443 

  slack (with derating applied) (VIOLATED)                                                               -1.4303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9860 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5779   1.0500   0.0000   2.7018 &   4.2963 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2010   1.0500            0.7585 &   5.0547 r
  mprj/o_q[84] (net)                                     2   0.0153 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0494   0.2010   1.0500   0.0206   0.0222 &   5.0769 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2949   1.0500            1.4925 &   6.5694 r
  mprj/o_q_dly[84] (net)                                 2   0.0235 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0501   0.2949   1.0500   0.0193   0.0214 &   6.5908 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7721   1.0500            2.1969 &   8.7877 r
  mprj/la_data_out[52] (net)                             1   0.3278 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.7877 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               0.6651   3.8119   1.0500   0.2702   0.5420 &   9.3298 r
  data arrival time                                                                                                  9.3298

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3298
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4443 

  slack (with derating applied) (VIOLATED)                                                               -1.4298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9855 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5778   1.0500   0.0000   2.7033 &   4.2977 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1634   1.0500            0.7362 &   5.0340 r
  mprj/o_q[86] (net)                                     1   0.0116 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0221   0.1634   1.0500   0.0090   0.0099 &   5.0439 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2722   1.0500            1.4754 &   6.5193 r
  mprj/o_q_dly[86] (net)                                 2   0.0213 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2722   1.0500   0.0000   0.0009 &   6.5202 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7728   1.0500            2.1895 &   8.7097 r
  mprj/la_data_out[54] (net)                             1   0.3275 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.7097 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.8019   3.8152   1.0500   0.3231   0.6040 &   9.3137 r
  data arrival time                                                                                                  9.3137

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4435 

  slack (with derating applied) (VIOLATED)                                                               -1.4137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9702 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2559   1.0500   0.0000   1.8559 &   3.4503 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1199   1.0500            0.7044 &   4.1547 r
  mprj/o_q[122] (net)                                    1   0.0074 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1199   1.0500   0.0000   0.0003 &   4.1551 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3435   1.0500            1.5148 &   5.6698 r
  mprj/o_q_dly[122] (net)                                2   0.0280 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0649   0.3435   1.0500   0.0263   0.0289 &   5.6987 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3919   1.0500            2.4621 &   8.1608 r
  mprj/io_out[23] (net)                                  1   0.3767 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1608 r
  io_out[23] (net) 
  io_out[23] (out)                                                    1.8332   4.4362   1.0500   0.7291   1.1173 &   9.2781 r
  data arrival time                                                                                                  9.2781

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4418 

  slack (with derating applied) (VIOLATED)                                                               -1.3781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9363 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5402 &   4.1346 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1713   1.0500            0.7409 &   4.8755 r
  mprj/o_q[72] (net)                                     2   0.0124 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1713   1.0500   0.0000   0.0005 &   4.8760 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5423   1.0500            1.6341 &   6.5101 r
  mprj/o_q_dly[72] (net)                                 2   0.0456 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5426   1.0500   0.0000   0.0071 &   6.5171 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5756   1.0500            2.0595 &   8.5766 r
  mprj/la_data_out[40] (net)                             1   0.3083 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.5766 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               1.0141   3.6067   1.0500   0.4025   0.6820 &   9.2587 r
  data arrival time                                                                                                  9.2587

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4409 

  slack (with derating applied) (VIOLATED)                                                               -1.3587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9178 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2345   1.0500   0.0000   2.0205 &   3.6150 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0881   1.0500            0.6809 &   4.2959 r
  mprj/o_q[128] (net)                                    1   0.0040 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0881   1.0500   0.0000   0.0001 &   4.2960 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2298   1.0500            1.4416 &   5.7376 r
  mprj/o_q_dly[128] (net)                                2   0.0173 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0645   0.2298   1.0500   0.0262   0.0280 &   5.7656 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2159   1.0500            2.3895 &   8.1551 r
  mprj/io_out[29] (net)                                  1   0.3631 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1551 r
  io_out[29] (net) 
  io_out[29] (out)                                                    1.7562   4.2537   1.0500   0.7111   1.0767 &   9.2318 r
  data arrival time                                                                                                  9.2318

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4396 

  slack (with derating applied) (VIOLATED)                                                               -1.3318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8922 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5378 &   4.1322 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1339   1.0500            0.7187 &   4.8510 r
  mprj/o_q[71] (net)                                     2   0.0088 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1339   1.0500   0.0000   0.0003 &   4.8513 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5281   1.0500            1.6229 &   6.4742 r
  mprj/o_q_dly[71] (net)                                 2   0.0444 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1206   0.5283   1.0500   0.0469   0.0550 &   6.5292 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4513   1.0500            2.0310 &   8.5602 r
  mprj/la_data_out[39] (net)                             1   0.3000 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.5602 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               1.0085   3.4850   1.0500   0.4094   0.6555 &   9.2157 r
  data arrival time                                                                                                  9.2157

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2157
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4388 

  slack (with derating applied) (VIOLATED)                                                               -1.3157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8768 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2520   1.0500   0.0000   2.0629 &   3.6574 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1472   1.0500            0.7216 &   4.3790 r
  mprj/o_q[171] (net)                                    2   0.0101 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1472   1.0500   0.0000   0.0004 &   4.3794 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2164   1.0500            1.4391 &   5.8185 r
  mprj/o_q_dly[171] (net)                                2   0.0160 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2164   1.0500   0.0000   0.0006 &   5.8190 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0805   1.0500            2.7382 &   8.5573 r
  mprj/io_oeb[34] (net)                                  1   0.4318 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5573 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.1566   5.1724   1.0500   0.0592   0.6360 &   9.1933 r
  data arrival time                                                                                                  9.1933

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4378 

  slack (with derating applied) (VIOLATED)                                                               -1.2933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8555 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5778   1.0500   0.0000   2.7023 &   4.2967 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1498   1.0500            0.7282 &   5.0249 r
  mprj/o_q[85] (net)                                     2   0.0103 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1498   1.0500   0.0000   0.0004 &   5.0253 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3688   1.0500            1.5328 &   6.5581 r
  mprj/o_q_dly[85] (net)                                 2   0.0304 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0508   0.3689   1.0500   0.0204   0.0226 &   6.5807 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6411   1.0500            2.0975 &   8.6782 r
  mprj/la_data_out[53] (net)                             1   0.3142 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.6782 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.5144   3.6721   1.0500   0.2100   0.4888 &   9.1670 r
  data arrival time                                                                                                  9.1670

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4365 

  slack (with derating applied) (VIOLATED)                                                               -1.2670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8305 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2372   1.0500   0.0000   2.0115 &   3.6060 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0910   1.0500            0.6831 &   4.2890 r
  mprj/o_q[127] (net)                                    1   0.0043 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0910   1.0500   0.0000   0.0001 &   4.2891 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1922   1.0500            1.4179 &   5.7070 r
  mprj/o_q_dly[127] (net)                                2   0.0136 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0385   0.1922   1.0500   0.0156   0.0167 &   5.7237 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3742   1.0500            2.4996 &   8.2233 r
  mprj/io_out[28] (net)                                  1   0.3780 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2233 r
  io_out[28] (net) 
  io_out[28] (out)                                                    1.4987   4.4055   1.0500   0.6034   0.9429 &   9.1662 r
  data arrival time                                                                                                  9.1662

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4365 

  slack (with derating applied) (VIOLATED)                                                               -1.2662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8297 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5426 &   4.1370 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1371   1.0500            0.7207 &   4.8577 r
  mprj/o_q[77] (net)                                     1   0.0091 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1371   1.0500   0.0000   0.0004 &   4.8581 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3698   1.0500            1.5323 &   6.3904 r
  mprj/o_q_dly[77] (net)                                 2   0.0305 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3698   1.0500   0.0000   0.0012 &   6.3916 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7755   1.0500            2.2051 &   8.5967 r
  mprj/la_data_out[45] (net)                             1   0.3283 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.5967 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               0.7576   3.8134   1.0500   0.3014   0.5662 &   9.1629 r
  data arrival time                                                                                                  9.1629

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4363 

  slack (with derating applied) (VIOLATED)                                                               -1.2629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8266 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2130   1.0500   0.0000   1.6968 &   3.2912 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2183   1.0500            0.7632 &   4.0544 r
  mprj/o_q[137] (net)                                    2   0.0169 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0254   0.2183   1.0500   0.0100   0.0112 &   4.0656 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1177   1.0500            1.3812 &   5.4468 r
  mprj/o_q_dly[137] (net)                                1   0.0063 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1177   1.0500   0.0000   0.0003 &   5.4471 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2849   1.0500            2.8118 &   8.2589 r
  mprj/io_oeb[0] (net)                                   1   0.4488 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.2589 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.6250   5.4089   1.0500   0.2509   0.8848 &   9.1436 r
  data arrival time                                                                                                  9.1436

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4354 

  slack (with derating applied) (VIOLATED)                                                               -1.2436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8082 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2603   1.0500   0.0000   2.0469 &   3.6414 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0843   1.0500            0.6785 &   4.3199 r
  mprj/o_q[170] (net)                                    1   0.0035 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0843   1.0500   0.0000   0.0001 &   4.3200 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1934   1.0500            1.4177 &   5.7377 r
  mprj/o_q_dly[170] (net)                                2   0.0138 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0419   0.1934   1.0500   0.0166   0.0180 &   5.7557 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8362   1.0500            2.6216 &   8.3773 r
  mprj/io_oeb[33] (net)                                  1   0.4115 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3773 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    0.5192   4.9164   1.0500   0.2042   0.7346 &   9.1119 r
  data arrival time                                                                                                  9.1119

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4339 

  slack (with derating applied) (VIOLATED)                                                               -1.2119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7780 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2147   1.0500   0.0000   1.6932 &   3.2876 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1030   1.0500            0.6915 &   3.9791 r
  mprj/o_q[140] (net)                                    1   0.0056 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1030   1.0500   0.0000   0.0002 &   3.9794 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2110   1.0500            1.4316 &   5.4110 r
  mprj/o_q_dly[140] (net)                                2   0.0155 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2110   1.0500   0.0000   0.0005 &   5.4115 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9660   1.0500            2.7292 &   8.1407 r
  mprj/io_oeb[3] (net)                                   1   0.4245 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.1407 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     1.1100   5.0330   1.0500   0.4517   0.9645 &   9.1051 r
  data arrival time                                                                                                  9.1051

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4336 

  slack (with derating applied) (VIOLATED)                                                               -1.2051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7716 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5778   1.0500   0.0000   2.7024 &   4.2969 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1013   1.0500            0.6957 &   4.9926 r
  mprj/o_q[97] (net)                                     1   0.0054 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1013   1.0500   0.0000   0.0002 &   4.9929 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2731   1.0500            1.4704 &   6.4633 r
  mprj/o_q_dly[97] (net)                                 2   0.0214 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2731   1.0500   0.0000   0.0009 &   6.4642 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8201   1.0500            2.1623 &   8.6265 r
  mprj/irq[1] (net)                                      1   0.3280 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &   8.6265 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   0.3789   3.8617   1.0500   0.1528   0.4774 &   9.1038 r
  data arrival time                                                                                                  9.1038

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4335 

  slack (with derating applied) (VIOLATED)                                                               -1.2038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7703 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5777   1.0500   0.0000   2.7039 &   4.2983 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1406   1.0500            0.7227 &   5.0211 r
  mprj/o_q[88] (net)                                     2   0.0094 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1406   1.0500   0.0000   0.0004 &   5.0214 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4276   1.0500            1.5656 &   6.5871 r
  mprj/o_q_dly[88] (net)                                 2   0.0355 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1535   0.4276   1.0500   0.0596   0.0654 &   6.6524 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3855   1.0500            1.9539 &   8.6063 r
  mprj/la_data_out[56] (net)                             1   0.2915 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.6063 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               0.5594   3.4173   1.0500   0.2262   0.4930 &   9.0993 r
  data arrival time                                                                                                  9.0993

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4333 

  slack (with derating applied) (VIOLATED)                                                               -1.1993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7660 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2146   1.0500   0.0000   1.6935 &   3.2880 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1322   1.0500            0.7121 &   4.0001 r
  mprj/o_q[102] (net)                                    1   0.0086 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0608   0.1322   1.0500   0.0248   0.0262 &   4.0263 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1786   1.0500            1.4135 &   5.4398 r
  mprj/o_q_dly[102] (net)                                2   0.0123 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1786   1.0500   0.0000   0.0005 &   5.4403 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9075   1.0500            2.6835 &   8.1238 r
  mprj/io_out[3] (net)                                   1   0.4190 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.1238 r
  io_out[3] (net) 
  io_out[3] (out)                                                     1.0929   4.9780   1.0500   0.4446   0.9632 &   9.0870 r
  data arrival time                                                                                                  9.0870

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4327 

  slack (with derating applied) (VIOLATED)                                                               -1.1870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7542 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5777   1.0500   0.0000   2.7047 &   4.2992 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1563   1.0500            0.7320 &   5.0312 r
  mprj/o_q[87] (net)                                     2   0.0109 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1563   1.0500   0.0000   0.0004 &   5.0316 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3510   1.0500            1.5225 &   6.5542 r
  mprj/o_q_dly[87] (net)                                 2   0.0287 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3510   1.0500   0.0000   0.0012 &   6.5554 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4881   1.0500            1.9994 &   8.5548 r
  mprj/la_data_out[55] (net)                             1   0.2999 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.5548 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.5046   3.5218   1.0500   0.2019   0.4840 &   9.0388 r
  data arrival time                                                                                                  9.0388

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4304 

  slack (with derating applied) (VIOLATED)                                                               -1.1388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7084 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5767   1.0500   0.0000   2.5531 &   4.1475 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1261   1.0500            0.7139 &   4.8614 r
  mprj/o_q[78] (net)                                     1   0.0080 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1261   1.0500   0.0000   0.0003 &   4.8617 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2921   1.0500            1.4842 &   6.3459 r
  mprj/o_q_dly[78] (net)                                 2   0.0232 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0346   0.2922   1.0500   0.0140   0.0157 &   6.3616 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6152   1.0500            2.0867 &   8.4483 r
  mprj/la_data_out[46] (net)                             1   0.3118 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.4483 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.6901   3.6434   1.0500   0.2793   0.5482 &   8.9966 r
  data arrival time                                                                                                  8.9966

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4284 

  slack (with derating applied) (VIOLATED)                                                               -1.0966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6682 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7678 &   2.3623 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1947   1.0500            0.7393 &   3.1016 r
  mprj/o_q[30] (net)                                     2   0.0146 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0146   0.1947   1.0500   0.0059   0.0068 &   3.1084 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1960   1.0500            1.4304 &   4.5387 r
  mprj/o_q_dly[30] (net)                                 2   0.0140 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1960   1.0500   0.0000   0.0005 &   4.5392 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8387   1.0500            2.7558 &   7.2950 r
  mprj/wbs_dat_o[30] (net)                               1   0.4185 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &   7.2950 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 3.1702   4.8699   1.0500   1.3014   1.6983 &   8.9933 r
  data arrival time                                                                                                  8.9933

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4283 

  slack (with derating applied) (VIOLATED)                                                               -1.0933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6650 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5767   1.0500   0.0000   2.5559 &   4.1504 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1093   1.0500            0.7016 &   4.8520 r
  mprj/o_q[79] (net)                                     1   0.0062 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1093   1.0500   0.0000   0.0003 &   4.8523 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4348   1.0500            1.5671 &   6.4193 r
  mprj/o_q_dly[79] (net)                                 2   0.0361 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0557   0.4348   1.0500   0.0219   0.0260 &   6.4454 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5275   1.0500            2.0625 &   8.5078 r
  mprj/la_data_out[47] (net)                             1   0.3062 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.5078 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               0.5614   3.5655   1.0500   0.2291   0.4809 &   8.9887 r
  data arrival time                                                                                                  8.9887

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4280 

  slack (with derating applied) (VIOLATED)                                                               -1.0887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6607 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2217   1.0500   0.0000   1.6752 &   3.2697 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1480   1.0500            0.7216 &   3.9913 r
  mprj/o_q[142] (net)                                    1   0.0102 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0080   0.1480   1.0500   0.0032   0.0038 &   3.9952 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3168   1.0500            1.5011 &   5.4962 r
  mprj/o_q_dly[142] (net)                                2   0.0255 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1378   0.3168   1.0500   0.0559   0.0597 &   5.5560 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5391   1.0500            2.4552 &   8.0112 r
  mprj/io_oeb[5] (net)                                   1   0.3851 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.0112 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     1.0920   4.6185   1.0500   0.4380   0.9266 &   8.9378 r
  data arrival time                                                                                                  8.9378

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4256 

  slack (with derating applied) (VIOLATED)                                                               -1.0378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6122 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5769   1.0500   0.0000   2.5305 &   4.1250 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0961   1.0500            0.6919 &   4.8169 r
  mprj/o_q[65] (net)                                     1   0.0048 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0961   1.0500   0.0000   0.0002 &   4.8171 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2761   1.0500            1.4716 &   6.2887 r
  mprj/o_q_dly[65] (net)                                 2   0.0217 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0534   0.2761   1.0500   0.0216   0.0236 &   6.3123 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4187   1.0500            2.0047 &   8.3169 r
  mprj/la_data_out[33] (net)                             1   0.2968 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.3169 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               0.9020   3.4524   1.0500   0.3578   0.5973 &   8.9142 r
  data arrival time                                                                                                  8.9142

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4245 

  slack (with derating applied) (VIOLATED)                                                               -1.0142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5898 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5767   1.0500   0.0000   2.5563 &   4.1507 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1396   1.0500            0.7221 &   4.8729 r
  mprj/o_q[76] (net)                                     2   0.0093 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1396   1.0500   0.0000   0.0003 &   4.8732 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3842   1.0500            1.5396 &   6.4128 r
  mprj/o_q_dly[76] (net)                                 2   0.0315 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3843   1.0500   0.0000   0.0022 &   6.4150 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4451   1.0500            2.0142 &   8.4292 r
  mprj/la_data_out[44] (net)                             1   0.2989 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.4292 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               0.5549   3.4828   1.0500   0.2256   0.4708 &   8.9000 r
  data arrival time                                                                                                  8.9000

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4238 

  slack (with derating applied) (VIOLATED)                                                               -1.0000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5762 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5409 &   4.1354 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1641   1.0500            0.7366 &   4.8720 r
  mprj/o_q[70] (net)                                     2   0.0117 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1641   1.0500   0.0000   0.0005 &   4.8725 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4439   1.0500            1.5753 &   6.4477 r
  mprj/o_q_dly[70] (net)                                 2   0.0367 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4441   1.0500   0.0000   0.0054 &   6.4532 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3998   1.0500            1.9770 &   8.4302 r
  mprj/la_data_out[38] (net)                             1   0.2935 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.4302 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               0.5089   3.4260   1.0500   0.2040   0.4505 &   8.8807 r
  data arrival time                                                                                                  8.8807

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4229 

  slack (with derating applied) (VIOLATED)                                                               -0.9807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5578 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2614   1.0500   0.0000   2.0440 &   3.6385 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1286   1.0500            0.7107 &   4.3492 r
  mprj/o_q[169] (net)                                    1   0.0083 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0364   0.1286   1.0500   0.0148   0.0157 &   4.3650 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1865   1.0500            1.4182 &   5.7832 r
  mprj/o_q_dly[169] (net)                                2   0.0131 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0701   0.1865   1.0500   0.0282   0.0299 &   5.8131 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6145   1.0500            2.5212 &   8.3343 r
  mprj/io_oeb[32] (net)                                  1   0.3933 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3343 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    0.1750   4.6848   1.0500   0.0661   0.5417 &   8.8761 r
  data arrival time                                                                                                  8.8761

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4227 

  slack (with derating applied) (VIOLATED)                                                               -0.9761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5534 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5426 &   4.1370 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1411   1.0500            0.7230 &   4.8601 r
  mprj/o_q[75] (net)                                     2   0.0095 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1411   1.0500   0.0000   0.0004 &   4.8604 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3266   1.0500            1.5064 &   6.3669 r
  mprj/o_q_dly[75] (net)                                 2   0.0264 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3267   1.0500   0.0000   0.0011 &   6.3680 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3593   1.0500            1.9425 &   8.3106 r
  mprj/la_data_out[43] (net)                             1   0.2895 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.3106 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               0.6938   3.3865   1.0500   0.2826   0.5353 &   8.8459 r
  data arrival time                                                                                                  8.8459

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4212 

  slack (with derating applied) (VIOLATED)                                                               -0.9459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5246 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5347 &   4.1291 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1239   1.0500            0.7123 &   4.8414 r
  mprj/o_q[64] (net)                                     1   0.0078 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1239   1.0500   0.0000   0.0003 &   4.8417 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3596   1.0500            1.5221 &   6.3639 r
  mprj/o_q_dly[64] (net)                                 2   0.0291 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3597   1.0500   0.0000   0.0035 &   6.3674 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3396   1.0500            1.9286 &   8.2959 r
  mprj/la_data_out[32] (net)                             1   0.2876 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.2959 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               0.7334   3.3678   1.0500   0.2935   0.5483 &   8.8442 r
  data arrival time                                                                                                  8.8442

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8442
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4212 

  slack (with derating applied) (VIOLATED)                                                               -0.9442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5231 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5769   1.0500   0.0000   2.4963 &   4.0907 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0877   1.0500            0.6858 &   4.7765 r
  mprj/o_q[63] (net)                                     1   0.0039 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0877   1.0500   0.0000   0.0002 &   4.7767 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1705   1.0500            1.4034 &   6.1801 r
  mprj/o_q_dly[63] (net)                                 2   0.0115 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1705   1.0500   0.0000   0.0004 &   6.1805 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6495   1.0500            2.1284 &   8.3089 r
  mprj/la_data_out[31] (net)                             1   0.3172 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.3089 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               0.6562   3.6831   1.0500   0.2655   0.5071 &   8.8159 r
  data arrival time                                                                                                  8.8159

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9159

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4198 

  slack (with derating applied) (VIOLATED)                                                               -0.9159 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4961 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5795   1.0500   0.0000   2.6109 &   4.2053 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1705   1.0500            0.7405 &   4.9458 r
  mprj/o_q[98] (net)                                     2   0.0123 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1705   1.0500   0.0000   0.0005 &   4.9463 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1905   1.0500            1.4246 &   6.3709 r
  mprj/o_q_dly[98] (net)                                 2   0.0135 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1905   1.0500   0.0000   0.0005 &   6.3714 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6050   1.0500            2.0399 &   8.4113 r
  mprj/irq[2] (net)                                      1   0.3092 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &   8.4113 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.2280   3.6440   1.0500   0.0888   0.3901 &   8.8014 r
  data arrival time                                                                                                  8.8014

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4191 

  slack (with derating applied) (VIOLATED)                                                               -0.9014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4823 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5769   1.0500   0.0000   2.5262 &   4.1207 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1477   1.0500            0.7269 &   4.8476 r
  mprj/o_q[69] (net)                                     2   0.0101 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1477   1.0500   0.0000   0.0004 &   4.8480 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3767   1.0500            1.5352 &   6.3832 r
  mprj/o_q_dly[69] (net)                                 2   0.0307 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3768   1.0500   0.0000   0.0028 &   6.3860 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3577   1.0500            1.9643 &   8.3503 r
  mprj/la_data_out[37] (net)                             1   0.2911 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.3503 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.4908   3.3953   1.0500   0.1965   0.4372 &   8.7876 r
  data arrival time                                                                                                  8.7876

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4185 

  slack (with derating applied) (VIOLATED)                                                               -0.8876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4691 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5427 &   4.1371 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1497   1.0500            0.7281 &   4.8653 r
  mprj/o_q[74] (net)                                     2   0.0103 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1497   1.0500   0.0000   0.0004 &   4.8657 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4098   1.0500            1.5545 &   6.4202 r
  mprj/o_q_dly[74] (net)                                 2   0.0337 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4099   1.0500   0.0000   0.0040 &   6.4242 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2334   1.0500            1.8746 &   8.2988 r
  mprj/la_data_out[42] (net)                             1   0.2785 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.2988 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               0.5537   3.2601   1.0500   0.2232   0.4650 &   8.7638 r
  data arrival time                                                                                                  8.7638

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4173 

  slack (with derating applied) (VIOLATED)                                                               -0.8638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4465 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5397 &   4.1341 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1672   1.0500            0.7385 &   4.8726 r
  mprj/o_q[73] (net)                                     2   0.0120 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1672   1.0500   0.0000   0.0005 &   4.8731 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4112   1.0500            1.5574 &   6.4304 r
  mprj/o_q_dly[73] (net)                                 2   0.0339 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4113   1.0500   0.0000   0.0037 &   6.4341 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3041   1.0500            1.9242 &   8.3583 r
  mprj/la_data_out[41] (net)                             1   0.2851 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.3583 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               0.3986   3.3297   1.0500   0.1620   0.3980 &   8.7563 r
  data arrival time                                                                                                  8.7563

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4170 

  slack (with derating applied) (VIOLATED)                                                               -0.8563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4393 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2613   1.0500   0.0000   2.0443 &   3.6388 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1319   1.0500            0.7127 &   4.3515 r
  mprj/o_q[131] (net)                                    1   0.0086 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1319   1.0500   0.0000   0.0002 &   4.3517 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1921   1.0500            1.4221 &   5.7738 r
  mprj/o_q_dly[131] (net)                                2   0.0136 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0409   0.1921   1.0500   0.0158   0.0172 &   5.7910 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5339   1.0500            2.5101 &   8.3012 r
  mprj/io_out[32] (net)                                  1   0.3881 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3012 r
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   4.5945   1.0500   0.0000   0.4362 &   8.7374 r
  data arrival time                                                                                                  8.7374

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4161 

  slack (with derating applied) (VIOLATED)                                                               -0.8374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4213 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5953   1.0500   0.0000   0.2217 &   1.8162 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2041   1.0500            0.7301 &   2.5463 r
  mprj/o_q[8] (net)                                      2   0.0155 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2041   1.0500   0.0000   0.0006 &   2.5469 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2784   1.0500            1.4827 &   4.0297 r
  mprj/o_q_dly[8] (net)                                  2   0.0219 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0790   0.2784   1.0500   0.0321   0.0345 &   4.0642 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.8934   1.0500            2.8275 &   6.8916 r
  mprj/wbs_dat_o[8] (net)                                1   0.4264 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.8916 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  3.3459   4.9382   1.0500   1.3715   1.7719 &   8.6636 r
  data arrival time                                                                                                  8.6636

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7636

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4126 

  slack (with derating applied) (VIOLATED)                                                               -0.7636 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3510 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2129   1.0500   0.0000   1.6970 &   3.2915 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1630   1.0500            0.7304 &   4.0219 r
  mprj/o_q[100] (net)                                    2   0.0116 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0212   0.1630   1.0500   0.0084   0.0093 &   4.0312 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1048   1.0500            1.3667 &   5.3979 r
  mprj/o_q_dly[100] (net)                                1   0.0049 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1048   1.0500   0.0000   0.0002 &   5.3981 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0255   1.0500            2.6808 &   8.0789 r
  mprj/io_out[1] (net)                                   1   0.4269 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.0789 r
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000   5.1248   1.0500   0.0000   0.5836 &   8.6626 r
  data arrival time                                                                                                  8.6626

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4125 

  slack (with derating applied) (VIOLATED)                                                               -0.7626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3501 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2025   1.0500   0.0000   1.4802 &   3.0747 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0998   1.0500            0.6890 &   3.7636 r
  mprj/o_q[36] (net)                                     1   0.0052 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0998   1.0500   0.0000   0.0002 &   3.7639 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1622   1.0500            1.3999 &   5.1638 r
  mprj/o_q_dly[36] (net)                                 2   0.0107 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1622   1.0500   0.0000   0.0003 &   5.1641 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0517   1.0500            2.2971 &   7.4612 r
  mprj/la_data_out[4] (net)                              1   0.3490 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.4612 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                2.1105   4.0882   1.0500   0.8496   1.1901 &   8.6513 r
  data arrival time                                                                                                  8.6513

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4120 

  slack (with derating applied) (VIOLATED)                                                               -0.7513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3394 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2616   1.0500   0.0000   2.0433 &   3.6378 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1052   1.0500            0.6938 &   4.3316 r
  mprj/o_q[129] (net)                                    1   0.0058 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0424   0.1052   1.0500   0.0171   0.0181 &   4.3497 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2340   1.0500            1.4466 &   5.7962 r
  mprj/o_q_dly[129] (net)                                2   0.0177 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0750   0.2340   1.0500   0.0304   0.0323 &   5.8286 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0929   1.0500            2.2834 &   8.1120 r
  mprj/io_out[30] (net)                                  1   0.3500 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1120 r
  io_out[30] (net) 
  io_out[30] (out)                                                    0.4222   4.1428   1.0500   0.1638   0.5350 &   8.6469 r
  data arrival time                                                                                                  8.6469

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6469
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4118 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4118 

  slack (with derating applied) (VIOLATED)                                                               -0.7469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3352 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5955   1.0500   0.0000   0.2212 &   1.8157 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1056   1.0500            0.6688 &   2.4845 r
  mprj/o_q[6] (net)                                      1   0.0059 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1056   1.0500   0.0000   0.0003 &   2.4847 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3403   1.0500            1.5116 &   3.9963 r
  mprj/o_q_dly[6] (net)                                  2   0.0277 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0935   0.3403   1.0500   0.0379   0.0409 &   4.0372 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.9501   1.0500            2.8604 &   6.8976 r
  mprj/wbs_dat_o[6] (net)                                1   0.4316 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.8976 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  3.2626   4.9961   1.0500   1.3330   1.7403 &   8.6378 r
  data arrival time                                                                                                  8.6378

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4113 

  slack (with derating applied) (VIOLATED)                                                               -0.7378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3265 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2247   1.0500   0.0000   1.6574 &   3.2518 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0962   1.0500            0.6867 &   3.9385 r
  mprj/o_q[146] (net)                                    1   0.0048 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0962   1.0500   0.0000   0.0001 &   3.9386 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3114   1.0500            1.4930 &   5.4316 r
  mprj/o_q_dly[146] (net)                                2   0.0250 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0410   0.3114   1.0500   0.0163   0.0182 &   5.4498 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8822   1.0500            2.2672 &   7.7170 r
  mprj/io_oeb[9] (net)                                   1   0.3378 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.7170 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     1.5557   3.9189   1.0500   0.6342   0.9177 &   8.6347 r
  data arrival time                                                                                                  8.6347

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4112 

  slack (with derating applied) (VIOLATED)                                                               -0.7347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3235 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2099   1.0500   0.0000   1.5076 &   3.1020 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1190   1.0500            0.7030 &   3.8050 r
  mprj/o_q[35] (net)                                     1   0.0073 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1190   1.0500   0.0000   0.0002 &   3.8052 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2166   1.0500            1.4366 &   5.2418 r
  mprj/o_q_dly[35] (net)                                 2   0.0160 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2166   1.0500   0.0000   0.0004 &   5.2423 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8438   1.0500            2.1794 &   7.4217 r
  mprj/la_data_out[3] (net)                              1   0.3301 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.4217 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                2.1185   3.8809   1.0500   0.8566   1.1906 &   8.6122 r
  data arrival time                                                                                                  8.6122

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4101 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4101 

  slack (with derating applied) (VIOLATED)                                                               -0.7122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3021 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5335 &   4.1280 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1060   1.0500            0.6992 &   4.8271 r
  mprj/o_q[67] (net)                                     1   0.0059 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1060   1.0500   0.0000   0.0003 &   4.8274 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3494   1.0500            1.5153 &   6.3426 r
  mprj/o_q_dly[67] (net)                                 2   0.0282 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0147   0.3494   1.0500   0.0059   0.0088 &   6.3514 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1235   1.0500            1.8429 &   8.1943 r
  mprj/la_data_out[35] (net)                             1   0.2710 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.1943 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               0.4602   3.1550   1.0500   0.1843   0.3947 &   8.5890 r
  data arrival time                                                                                                  8.5890

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4090 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4090 

  slack (with derating applied) (VIOLATED)                                                               -0.6890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2800 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2346   1.0500   0.0000   2.0200 &   3.6145 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1081   1.0500            0.6955 &   4.3100 r
  mprj/o_q[130] (net)                                    1   0.0061 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0220   0.1081   1.0500   0.0089   0.0096 &   4.3196 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2148   1.0500            1.4345 &   5.7541 r
  mprj/o_q_dly[130] (net)                                2   0.0158 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0746   0.2148   1.0500   0.0301   0.0322 &   5.7863 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3214   1.0500            2.3949 &   8.1813 r
  mprj/io_out[31] (net)                                  1   0.3693 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1813 r
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   4.3787   1.0500   0.0000   0.4049 &   8.5862 r
  data arrival time                                                                                                  8.5862

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5862
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4089 

  slack (with derating applied) (VIOLATED)                                                               -0.6862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2773 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5612   1.0500   0.0000   2.2676 &   3.8620 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1759   1.0500            0.7433 &   4.6054 r
  mprj/o_q[60] (net)                                     2   0.0128 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1759   1.0500   0.0000   0.0004 &   4.6058 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3082   1.0500            1.4983 &   6.1041 r
  mprj/o_q_dly[60] (net)                                 2   0.0247 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0263   0.3083   1.0500   0.0105   0.0119 &   6.1161 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3432   1.0500            1.9262 &   8.0423 r
  mprj/la_data_out[28] (net)                             1   0.2875 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.0423 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.6957   3.3729   1.0500   0.2802   0.5298 &   8.5721 r
  data arrival time                                                                                                  8.5721

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4082 

  slack (with derating applied) (VIOLATED)                                                               -0.6721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2639 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2559   1.0500   0.0000   1.9561 &   3.5506 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1053   1.0500            0.6938 &   4.2443 r
  mprj/o_q[164] (net)                                    1   0.0058 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1053   1.0500   0.0000   0.0003 &   4.2446 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2476   1.0500            1.4553 &   5.6999 r
  mprj/o_q_dly[164] (net)                                2   0.0190 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0155   0.2476   1.0500   0.0063   0.0073 &   5.7072 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5965   1.0500            2.0795 &   7.7867 r
  mprj/io_oeb[27] (net)                                  1   0.3105 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.7867 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    1.0842   3.6243   1.0500   0.4328   0.7065 &   8.4932 r
  data arrival time                                                                                                  8.4932

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4044 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4044 

  slack (with derating applied) (VIOLATED)                                                               -0.5932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1888 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2141   1.0500   0.0000   1.6946 &   3.2890 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1749   1.0500            0.7374 &   4.0265 r
  mprj/o_q[101] (net)                                    2   0.0127 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0615   0.1749   1.0500   0.0248   0.0265 &   4.0530 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0987   1.0500            1.3635 &   5.4165 r
  mprj/o_q_dly[101] (net)                                1   0.0043 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0987   1.0500   0.0000   0.0001 &   5.4166 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7280   1.0500            2.5527 &   7.9692 r
  mprj/io_out[2] (net)                                   1   0.4028 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.9692 r
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000   4.8107   1.0500   0.0000   0.5169 &   8.4861 r
  data arrival time                                                                                                  8.4861

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4861
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4041 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4041 

  slack (with derating applied) (VIOLATED)                                                               -0.5861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1820 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2136   1.0500   0.0000   1.6955 &   3.2899 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2002   1.0500            0.7524 &   4.0424 r
  mprj/o_q[139] (net)                                    2   0.0152 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0119   0.2002   1.0500   0.0047   0.0056 &   4.0480 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0888   1.0500            1.3587 &   5.4066 r
  mprj/o_q_dly[139] (net)                                1   0.0033 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0888   1.0500   0.0000   0.0001 &   5.4067 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7418   1.0500            2.5568 &   7.9635 r
  mprj/io_oeb[2] (net)                                   1   0.4038 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.9635 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000   4.8244   1.0500   0.0000   0.5157 &   8.4792 r
  data arrival time                                                                                                  8.4792

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4038 

  slack (with derating applied) (VIOLATED)                                                               -0.5792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1755 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2615   1.0500   0.0000   2.0439 &   3.6383 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0914   1.0500            0.6838 &   4.3221 r
  mprj/o_q[167] (net)                                    1   0.0043 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0914   1.0500   0.0000   0.0002 &   4.3223 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1985   1.0500            1.4219 &   5.7442 r
  mprj/o_q_dly[167] (net)                                2   0.0142 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1985   1.0500   0.0000   0.0004 &   5.7446 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2144   1.0500            2.3534 &   8.0980 r
  mprj/io_oeb[30] (net)                                  1   0.3608 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0980 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.0000   4.2639   1.0500   0.0000   0.3706 &   8.4686 r
  data arrival time                                                                                                  8.4686

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4033 

  slack (with derating applied) (VIOLATED)                                                               -0.5686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1653 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1944   1.0500   0.0000   1.4562 &   3.0507 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1480   1.0500            0.7212 &   3.7719 r
  mprj/o_q[38] (net)                                     2   0.0101 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1480   1.0500   0.0000   0.0004 &   3.7722 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2202   1.0500            1.4416 &   5.2139 r
  mprj/o_q_dly[38] (net)                                 2   0.0164 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2203   1.0500   0.0000   0.0007 &   5.2145 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8029   1.0500            2.1757 &   7.3902 r
  mprj/la_data_out[6] (net)                              1   0.3276 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.3902 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                1.8798   3.8353   1.0500   0.7555   1.0617 &   8.4520 r
  data arrival time                                                                                                  8.4520

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4025 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4025 

  slack (with derating applied) (VIOLATED)                                                               -0.5520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1495 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5767   1.0500   0.0000   2.5565 &   4.1509 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0978   1.0500            0.6932 &   4.8441 r
  mprj/o_q[80] (net)                                     1   0.0050 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0978   1.0500   0.0000   0.0001 &   4.8442 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3126   1.0500            1.4940 &   6.3382 r
  mprj/o_q_dly[80] (net)                                 2   0.0251 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3126   1.0500   0.0000   0.0011 &   6.3393 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1382   1.0500            1.8141 &   8.1535 r
  mprj/la_data_out[48] (net)                             1   0.2697 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.1535 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.1368   3.1673   1.0500   0.0535   0.2909 &   8.4443 r
  data arrival time                                                                                                  8.4443

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4021 

  slack (with derating applied) (VIOLATED)                                                               -0.5443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1422 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5769   1.0500   0.0000   2.5219 &   4.1164 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1428   1.0500            0.7240 &   4.8404 r
  mprj/o_q[66] (net)                                     1   0.0097 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1428   1.0500   0.0000   0.0004 &   4.8408 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2188   1.0500            1.4402 &   6.2810 r
  mprj/o_q_dly[66] (net)                                 2   0.0162 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2188   1.0500   0.0000   0.0006 &   6.2817 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0768   1.0500            1.7877 &   8.0693 r
  mprj/la_data_out[34] (net)                             1   0.2647 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.0693 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               0.2801   3.1010   1.0500   0.1098   0.3288 &   8.3981 r
  data arrival time                                                                                                  8.3981

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3999 

  slack (with derating applied) (VIOLATED)                                                               -0.4981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0982 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2207   1.0500   0.0000   1.6781 &   3.2726 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0830   1.0500            0.6770 &   3.9496 r
  mprj/o_q[145] (net)                                    1   0.0034 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0830   1.0500   0.0000   0.0001 &   3.9497 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1739   1.0500            1.4049 &   5.3546 r
  mprj/o_q_dly[145] (net)                                2   0.0119 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1739   1.0500   0.0000   0.0004 &   5.3551 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0315   1.0500            2.3264 &   7.6814 r
  mprj/io_oeb[8] (net)                                   1   0.3501 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.6814 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     0.9893   4.0742   1.0500   0.4037   0.7017 &   8.3831 r
  data arrival time                                                                                                  8.3831

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3992 

  slack (with derating applied) (VIOLATED)                                                               -0.4831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0839 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2213   1.0500   0.0000   1.6764 &   3.2709 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1173   1.0500            0.7020 &   3.9729 r
  mprj/o_q[104] (net)                                    1   0.0071 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1174   1.0500   0.0000   0.0003 &   3.9732 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3570   1.0500            1.5228 &   5.4960 r
  mprj/o_q_dly[104] (net)                                2   0.0293 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1486   0.3570   1.0500   0.0605   0.0648 &   5.5608 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1622   1.0500            2.3216 &   7.8824 r
  mprj/io_out[5] (net)                                   1   0.3562 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.8824 r
  io_out[5] (net) 
  io_out[5] (out)                                                     0.1489   4.2164   1.0500   0.0563   0.4436 &   8.3260 r
  data arrival time                                                                                                  8.3260

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4260

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3965 

  slack (with derating applied) (VIOLATED)                                                               -0.4260 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0295 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4665   1.0500   0.0000   1.8533 &   3.4478 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1801   1.0500            0.7444 &   4.1922 r
  mprj/o_q[43] (net)                                     2   0.0132 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1801   1.0500   0.0000   0.0005 &   4.1927 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1065   1.0500            1.3695 &   5.5623 r
  mprj/o_q_dly[43] (net)                                 1   0.0051 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1065   1.0500   0.0000   0.0001 &   5.5624 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4036   1.0500            1.9591 &   7.5214 r
  mprj/la_data_out[11] (net)                             1   0.2938 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5214 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               1.3133   3.4290   1.0500   0.5362   0.7873 &   8.3088 r
  data arrival time                                                                                                  8.3088

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3957 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3957 

  slack (with derating applied) (VIOLATED)                                                               -0.4088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0131 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5351 &   4.1296 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1084   1.0500            0.7009 &   4.8305 r
  mprj/o_q[54] (net)                                     1   0.0061 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0346   0.1084   1.0500   0.0140   0.0148 &   4.8454 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2274   1.0500            1.4427 &   6.2880 r
  mprj/o_q_dly[54] (net)                                 2   0.0171 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0631   0.2274   1.0500   0.0251   0.0270 &   6.3150 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8047   1.0500            1.6607 &   7.9757 r
  mprj/la_data_out[22] (net)                             1   0.2429 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.9757 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.3137   2.8331   1.0500   0.1266   0.3074 &   8.2831 r
  data arrival time                                                                                                  8.2831

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3944 

  slack (with derating applied) (VIOLATED)                                                               -0.3831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0113 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5419 &   4.1364 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1114   1.0500            0.7031 &   4.8395 r
  mprj/o_q[53] (net)                                     1   0.0064 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1114   1.0500   0.0000   0.0002 &   4.8396 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2272   1.0500            1.4428 &   6.2824 r
  mprj/o_q_dly[53] (net)                                 2   0.0170 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0801   0.2272   1.0500   0.0323   0.0346 &   6.3170 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7444   1.0500            1.6320 &   7.9490 r
  mprj/la_data_out[21] (net)                             1   0.2378 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.9490 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               0.3041   2.7703   1.0500   0.1228   0.2946 &   8.2436 r
  data arrival time                                                                                                  8.2436

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3926 

  slack (with derating applied) (VIOLATED)                                                               -0.3436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0490 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5750   1.0500   0.0000   2.4384 &   4.0328 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0924   1.0500            0.6892 &   4.7220 r
  mprj/o_q[62] (net)                                     1   0.0044 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0924   1.0500   0.0000   0.0001 &   4.7221 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1782   1.0500            1.4091 &   6.1312 r
  mprj/o_q_dly[62] (net)                                 2   0.0123 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1782   1.0500   0.0000   0.0004 &   6.1315 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0236   1.0500            1.7493 &   7.8808 r
  mprj/la_data_out[30] (net)                             1   0.2602 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.8808 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.3472   3.0494   1.0500   0.1412   0.3580 &   8.2388 r
  data arrival time                                                                                                  8.2388

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3923 

  slack (with derating applied) (VIOLATED)                                                               -0.3388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0535 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2559   1.0500   0.0000   1.9546 &   3.5491 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1104   1.0500            0.6975 &   4.2466 r
  mprj/o_q[121] (net)                                    1   0.0063 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1104   1.0500   0.0000   0.0003 &   4.2469 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3158   1.0500            1.4971 &   5.7440 r
  mprj/o_q_dly[121] (net)                                2   0.0254 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2708   0.3158   1.0500   0.1112   0.1175 &   5.8615 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2182   1.0500            1.9034 &   7.7649 r
  mprj/io_out[22] (net)                                  1   0.2797 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.7649 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.5516   3.2481   1.0500   0.2235   0.4376 &   8.2025 r
  data arrival time                                                                                                  8.2025

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3906 

  slack (with derating applied) (VIOLATED)                                                               -0.3025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0881 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2214   1.0500   0.0000   1.6764 &   3.2708 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1491   1.0500            0.7223 &   3.9931 r
  mprj/o_q[103] (net)                                    2   0.0103 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1491   1.0500   0.0000   0.0004 &   3.9935 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2684   1.0500            1.4718 &   5.4653 r
  mprj/o_q_dly[103] (net)                                2   0.0210 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2684   1.0500   0.0000   0.0008 &   5.4661 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1915   1.0500            2.2815 &   7.7476 r
  mprj/io_out[4] (net)                                   1   0.3559 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.7476 r
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   4.2667   1.0500   0.0000   0.4523 &   8.1999 r
  data arrival time                                                                                                  8.1999

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3905 

  slack (with derating applied) (VIOLATED)                                                               -0.2999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0906 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2152   1.0500   0.0000   1.5310 &   3.1255 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1041   1.0500            0.6923 &   3.8178 r
  mprj/o_q[34] (net)                                     1   0.0057 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1041   1.0500   0.0000   0.0001 &   3.8179 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1906   1.0500            1.4186 &   5.2365 r
  mprj/o_q_dly[34] (net)                                 2   0.0135 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1906   1.0500   0.0000   0.0005 &   5.2370 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6396   1.0500            2.0938 &   7.3308 r
  mprj/la_data_out[2] (net)                              1   0.3139 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.3308 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                1.3806   3.6678   1.0500   0.5590   0.8400 &   8.1708 r
  data arrival time                                                                                                  8.1708

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3891 

  slack (with derating applied) (VIOLATED)                                                               -0.2708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1183 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2559   1.0500   0.0000   1.9550 &   3.5494 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0825   1.0500            0.6772 &   4.2266 r
  mprj/o_q[160] (net)                                    1   0.0034 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0825   1.0500   0.0000   0.0001 &   4.2267 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2380   1.0500            1.4461 &   5.6728 r
  mprj/o_q_dly[160] (net)                                2   0.0181 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0163   0.2380   1.0500   0.0066   0.0074 &   5.6802 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5844   1.0500            2.0468 &   7.7270 r
  mprj/io_oeb[23] (net)                                  1   0.3080 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.7270 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    0.3447   3.6196   1.0500   0.1376   0.4263 &   8.1532 r
  data arrival time                                                                                                  8.1532

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3882 

  slack (with derating applied) (VIOLATED)                                                               -0.2532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1350 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5750   1.0500   0.0000   2.4385 &   4.0329 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1147   1.0500            0.7055 &   4.7384 r
  mprj/o_q[61] (net)                                     1   0.0068 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1147   1.0500   0.0000   0.0003 &   4.7387 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1807   1.0500            1.4132 &   6.1520 r
  mprj/o_q_dly[61] (net)                                 2   0.0125 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1807   1.0500   0.0000   0.0004 &   6.1524 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9259   1.0500            1.7058 &   7.8581 r
  mprj/la_data_out[29] (net)                             1   0.2520 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.8581 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               0.1657   2.9488   1.0500   0.0656   0.2651 &   8.1232 r
  data arrival time                                                                                                  8.1232

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1232
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3868 

  slack (with derating applied) (VIOLATED)                                                               -0.2232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1636 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5612   1.0500   0.0000   2.2641 &   3.8586 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1574   1.0500            0.7324 &   4.5910 r
  mprj/o_q[58] (net)                                     1   0.0111 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0018   0.1574   1.0500   0.0007   0.0012 &   4.5922 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1797   1.0500            1.4165 &   6.0088 r
  mprj/o_q_dly[58] (net)                                 2   0.0124 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0102   0.1797   1.0500   0.0041   0.0048 &   6.0136 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0157   1.0500            1.7740 &   7.7876 r
  mprj/la_data_out[26] (net)                             1   0.2615 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.7876 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               0.3334   3.0461   1.0500   0.1340   0.3322 &   8.1198 r
  data arrival time                                                                                                  8.1198

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3867 

  slack (with derating applied) (VIOLATED)                                                               -0.2198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1669 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2292   1.0500   0.0000   1.6503 &   3.2448 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1178   1.0500            0.7025 &   3.9473 r
  mprj/o_q[108] (net)                                    1   0.0071 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1178   1.0500   0.0000   0.0002 &   3.9475 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2784   1.0500            1.4752 &   5.4226 r
  mprj/o_q_dly[108] (net)                                2   0.0219 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2785   1.0500   0.0000   0.0009 &   5.4235 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5261   1.0500            2.0550 &   7.4786 r
  mprj/io_out[9] (net)                                   1   0.3057 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.4786 r
  io_out[9] (net) 
  io_out[9] (out)                                                     0.8365   3.5638   1.0500   0.3410   0.5982 &   8.0768 r
  data arrival time                                                                                                  8.0768

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3846 

  slack (with derating applied) (VIOLATED)                                                               -0.1768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2078 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1765   1.0500   0.0000   1.4061 &   3.0006 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2026   1.0500            0.7533 &   3.7539 r
  mprj/o_q[41] (net)                                     2   0.0154 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0197   0.2026   1.0500   0.0077   0.0087 &   3.7626 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1744   1.0500            1.4174 &   5.1800 r
  mprj/o_q_dly[41] (net)                                 2   0.0119 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1745   1.0500   0.0000   0.0004 &   5.1804 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4879   1.0500            2.0220 &   7.2024 r
  mprj/la_data_out[9] (net)                              1   0.3022 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.2024 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                1.5180   3.5270   1.0500   0.6117   0.8735 &   8.0759 r
  data arrival time                                                                                                  8.0759

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3846 

  slack (with derating applied) (VIOLATED)                                                               -0.1759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2087 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2207   1.0500   0.0000   1.6780 &   3.2725 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1078   1.0500            0.6950 &   3.9675 r
  mprj/o_q[107] (net)                                    1   0.0061 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1078   1.0500   0.0000   0.0001 &   3.9677 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1758   1.0500            1.4095 &   5.3771 r
  mprj/o_q_dly[107] (net)                                2   0.0120 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1758   1.0500   0.0000   0.0004 &   5.3775 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6385   1.0500            2.0880 &   7.4655 r
  mprj/io_out[8] (net)                                   1   0.3137 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.4655 r
  io_out[8] (net) 
  io_out[8] (out)                                                     0.8055   3.6685   1.0500   0.3277   0.6104 &   8.0758 r
  data arrival time                                                                                                  8.0758

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3846 

  slack (with derating applied) (VIOLATED)                                                               -0.1758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2087 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2291   1.0500   0.0000   1.6507 &   3.2451 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2930   1.0500            0.8079 &   4.0530 r
  mprj/o_q[105] (net)                                    2   0.0239 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0199   0.2930   1.0500   0.0081   0.0092 &   4.0622 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1015   1.0500            1.3712 &   5.4334 r
  mprj/o_q_dly[105] (net)                                1   0.0046 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1015   1.0500   0.0000   0.0001 &   5.4335 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0197   1.0500            2.2420 &   7.6756 r
  mprj/io_out[6] (net)                                   1   0.3446 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.6756 r
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   4.0662   1.0500   0.0000   0.3471 &   8.0227 r
  data arrival time                                                                                                  8.0227

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3820 

  slack (with derating applied) (VIOLATED)                                                               -0.1227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2593 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2401   1.0500   0.0000   2.0006 &   3.5951 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0910   1.0500            0.6831 &   4.2782 r
  mprj/o_q[166] (net)                                    1   0.0043 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0910   1.0500   0.0000   0.0002 &   4.2784 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2346   1.0500            1.4451 &   5.7235 r
  mprj/o_q_dly[166] (net)                                2   0.0178 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2346   1.0500   0.0000   0.0005 &   5.7240 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4932   1.0500            1.9570 &   7.6810 r
  mprj/io_oeb[29] (net)                                  1   0.2978 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.6810 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   3.5394   1.0500   0.0000   0.3141 &   7.9952 r
  data arrival time                                                                                                  7.9952

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3807 

  slack (with derating applied) (VIOLATED)                                                               -0.0952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2856 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2129   1.0500   0.0000   1.6970 &   3.2915 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0943   1.0500            0.6851 &   3.9766 r
  mprj/o_q[143] (net)                                    1   0.0046 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0943   1.0500   0.0000   0.0002 &   3.9768 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1653   1.0500            1.4011 &   5.3778 r
  mprj/o_q_dly[143] (net)                                2   0.0110 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1653   1.0500   0.0000   0.0004 &   5.3782 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0222   1.0500            2.2592 &   7.6374 r
  mprj/io_oeb[6] (net)                                   1   0.3454 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.6374 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   4.0668   1.0500   0.0000   0.3429 &   7.9803 r
  data arrival time                                                                                                  7.9803

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3800 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3800 

  slack (with derating applied) (VIOLATED)                                                               -0.0803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2997 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2195   1.0500   0.0000   1.5528 &   3.1473 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1616   1.0500            0.7297 &   3.8769 r
  mprj/o_q[33] (net)                                     2   0.0115 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1616   1.0500   0.0000   0.0004 &   3.8773 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2697   1.0500            1.4737 &   5.3510 r
  mprj/o_q_dly[33] (net)                                 2   0.0211 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2697   1.0500   0.0000   0.0008 &   5.3518 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5652   1.0500            2.0582 &   7.4100 r
  mprj/la_data_out[1] (net)                              1   0.3074 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.4100 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.6625   3.5931   1.0500   0.2680   0.5366 &   7.9467 r
  data arrival time                                                                                                  7.9467

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9467
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3784 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3784 

  slack (with derating applied) (VIOLATED)                                                               -0.0467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3317 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2438   1.0500   0.0000   1.6648 &   3.2593 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0965   1.0500            0.6872 &   3.9465 r
  mprj/o_q[151] (net)                                    1   0.0049 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0966   1.0500   0.0000   0.0002 &   3.9467 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2874   1.0500            1.4785 &   5.4252 r
  mprj/o_q_dly[151] (net)                                2   0.0228 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2874   1.0500   0.0000   0.0011 &   5.4263 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4965   1.0500            1.9762 &   7.4026 r
  mprj/io_oeb[14] (net)                                  1   0.2989 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4026 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    0.5434   3.5369   1.0500   0.2209   0.5165 &   7.9191 r
  data arrival time                                                                                                  7.9191

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3771 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3771 

  slack (with derating applied) (VIOLATED)                                                               -0.0191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3580 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4671   1.0500   0.0000   1.8604 &   3.4549 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1816   1.0500            0.7453 &   4.2002 r
  mprj/o_q[42] (net)                                     2   0.0134 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1816   1.0500   0.0000   0.0005 &   4.2006 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1034   1.0500            1.3674 &   5.5681 r
  mprj/o_q_dly[42] (net)                                 1   0.0048 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1034   1.0500   0.0000   0.0001 &   5.5682 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2038   1.0500            1.8420 &   7.4102 r
  mprj/la_data_out[10] (net)                             1   0.2762 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.4102 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               0.6838   3.2303   1.0500   0.2656   0.4972 &   7.9074 r
  data arrival time                                                                                                  7.9074

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3765 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3765 

  slack (with derating applied) (VIOLATED)                                                               -0.0074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3691 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2206   1.0500   0.0000   1.6786 &   3.2731 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0813   1.0500            0.6758 &   3.9488 r
  mprj/o_q[106] (net)                                    1   0.0032 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0813   1.0500   0.0000   0.0001 &   3.9489 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1495   1.0500            1.3890 &   5.3379 r
  mprj/o_q_dly[106] (net)                                2   0.0095 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1495   1.0500   0.0000   0.0003 &   5.3383 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9465   1.0500            2.2203 &   7.5586 r
  mprj/io_out[7] (net)                                   1   0.3391 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.5586 r
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   3.9878   1.0500   0.0000   0.3231 &   7.8817 r
  data arrival time                                                                                                  7.8817

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8817
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0183

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3753 

  slack (with derating applied) (MET)                                                                     0.0183 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3936 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2561   1.0500   0.0000   1.8634 &   3.4578 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1157   1.0500            0.7014 &   4.1592 r
  mprj/o_q[123] (net)                                    1   0.0069 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1157   1.0500   0.0000   0.0003 &   4.1595 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4033   1.0500            1.5476 &   5.7071 r
  mprj/o_q_dly[123] (net)                                2   0.0331 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0382   0.4034   1.0500   0.0156   0.0200 &   5.7271 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2493   1.0500            1.8656 &   7.5927 r
  mprj/io_out[24] (net)                                  1   0.2789 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5927 r
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0719   3.2841   1.0500   0.0272   0.2880 &   7.8807 r
  data arrival time                                                                                                  7.8807

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0193

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3753 

  slack (with derating applied) (MET)                                                                     0.0193 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3945 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2147   1.0500   0.0000   1.6933 &   3.2878 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0990   1.0500            0.6886 &   3.9764 r
  mprj/o_q[144] (net)                                    1   0.0051 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0990   1.0500   0.0000   0.0002 &   3.9766 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1100   1.0500            1.3644 &   5.3410 r
  mprj/o_q_dly[144] (net)                                1   0.0055 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1100   1.0500   0.0000   0.0002 &   5.3412 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9259   1.0500            2.2080 &   7.5492 r
  mprj/io_oeb[7] (net)                                   1   0.3374 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.5492 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   3.9652   1.0500   0.0000   0.3155 &   7.8647 r
  data arrival time                                                                                                  7.8647

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3745 

  slack (with derating applied) (MET)                                                                     0.0353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4098 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2551   1.0500   0.0000   1.9648 &   3.5593 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1090   1.0500            0.6965 &   4.2557 r
  mprj/o_q[163] (net)                                    1   0.0062 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1090   1.0500   0.0000   0.0003 &   4.2560 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2812   1.0500            1.4761 &   5.7321 r
  mprj/o_q_dly[163] (net)                                2   0.0222 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0402   0.2813   1.0500   0.0161   0.0179 &   5.7500 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0485   1.0500            1.7732 &   7.5232 r
  mprj/io_oeb[26] (net)                                  1   0.2625 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5232 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.3103   3.0733   1.0500   0.1217   0.3405 &   7.8637 r
  data arrival time                                                                                                  7.8637

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3745 

  slack (with derating applied) (MET)                                                                     0.0363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4108 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2556   1.0500   0.0000   1.8415 &   3.4360 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1080   1.0500            0.6958 &   4.1318 r
  mprj/o_q[161] (net)                                    1   0.0061 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1080   1.0500   0.0000   0.0003 &   4.1320 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3779   1.0500            1.5313 &   5.6633 r
  mprj/o_q_dly[161] (net)                                2   0.0307 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3781   1.0500   0.0000   0.0039 &   5.6672 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2995   1.0500            1.8956 &   7.5628 r
  mprj/io_oeb[24] (net)                                  1   0.2835 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5628 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.0905   3.3328   1.0500   0.0342   0.2922 &   7.8550 r
  data arrival time                                                                                                  7.8550

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3740 

  slack (with derating applied) (MET)                                                                     0.0450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4190 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2212   1.0500   0.0000   1.5625 &   3.1570 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1254   1.0500            0.7079 &   3.8649 r
  mprj/o_q[32] (net)                                     1   0.0079 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1254   1.0500   0.0000   0.0004 &   3.8652 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2355   1.0500            1.4494 &   5.3146 r
  mprj/o_q_dly[32] (net)                                 2   0.0179 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2355   1.0500   0.0000   0.0008 &   5.3153 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5538   1.0500            2.0462 &   7.3616 r
  mprj/la_data_out[0] (net)                              1   0.3061 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.3616 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                0.5535   3.5821   1.0500   0.2248   0.4906 &   7.8522 r
  data arrival time                                                                                                  7.8522

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8522
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3739 

  slack (with derating applied) (MET)                                                                     0.0478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4217 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2214   1.0500   0.0000   1.6764 &   3.2709 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1118   1.0500            0.6980 &   3.9689 r
  mprj/o_q[147] (net)                                    1   0.0065 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1118   1.0500   0.0000   0.0003 &   3.9691 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2494   1.0500            1.4570 &   5.4262 r
  mprj/o_q_dly[147] (net)                                2   0.0192 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2494   1.0500   0.0000   0.0009 &   5.4270 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1703   1.0500            1.8710 &   7.2980 r
  mprj/io_oeb[10] (net)                                  1   0.2752 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2980 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    0.8131   3.1992   1.0500   0.3318   0.5433 &   7.8413 r
  data arrival time                                                                                                  7.8413

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3734 

  slack (with derating applied) (MET)                                                                     0.0587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4321 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7210 &   2.3155 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2563   1.0500            0.7750 &   3.0905 r
  mprj/o_q[19] (net)                                     2   0.0205 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0476   0.2563   1.0500   0.0194   0.0212 &   3.1117 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1554   1.0500            1.4078 &   4.5195 r
  mprj/o_q_dly[19] (net)                                 2   0.0100 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1554   1.0500   0.0000   0.0003 &   4.5198 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1150   1.0500            2.3815 &   6.9013 r
  mprj/wbs_dat_o[19] (net)                               1   0.3582 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.9013 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 1.5367   4.1560   1.0500   0.6206   0.9313 &   7.8326 r
  data arrival time                                                                                                  7.8326

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3730 

  slack (with derating applied) (MET)                                                                     0.0674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4404 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4678   1.0500   0.0000   1.8682 &   3.4626 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1590   1.0500            0.7319 &   4.1946 r
  mprj/o_q[44] (net)                                     2   0.0112 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1590   1.0500   0.0000   0.0004 &   4.1950 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0997   1.0500            1.3627 &   5.5577 r
  mprj/o_q_dly[44] (net)                                 1   0.0044 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0997   1.0500   0.0000   0.0002 &   5.5579 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0532   1.0500            1.7588 &   7.3166 r
  mprj/la_data_out[12] (net)                             1   0.2631 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3166 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               0.6582   3.0780   1.0500   0.2687   0.4893 &   7.8060 r
  data arrival time                                                                                                  7.8060

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3717 

  slack (with derating applied) (MET)                                                                     0.0940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4658 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2566   1.0500   0.0000   1.9345 &   3.5290 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1166   1.0500            0.7020 &   4.2310 r
  mprj/o_q[162] (net)                                    1   0.0070 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1166   1.0500   0.0000   0.0002 &   4.2312 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4443   1.0500            1.5714 &   5.8026 r
  mprj/o_q_dly[162] (net)                                2   0.0368 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1031   0.4445   1.0500   0.0413   0.0487 &   5.8513 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9627   1.0500            1.7169 &   7.5681 r
  mprj/io_oeb[25] (net)                                  1   0.2543 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5681 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   2.9920   1.0500   0.0000   0.2249 &   7.7931 r
  data arrival time                                                                                                  7.7931

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7931
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3711 

  slack (with derating applied) (MET)                                                                     0.1069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4780 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1944   1.0500   0.0000   1.4560 &   3.0505 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1420   1.0500            0.7176 &   3.7681 r
  mprj/o_q[37] (net)                                     1   0.0096 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1420   1.0500   0.0000   0.0004 &   3.7685 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1840   1.0500            1.4179 &   5.1864 r
  mprj/o_q_dly[37] (net)                                 2   0.0128 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1840   1.0500   0.0000   0.0004 &   5.1868 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5404   1.0500            2.0318 &   7.2186 r
  mprj/la_data_out[5] (net)                              1   0.3049 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.2186 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                0.6846   3.5707   1.0500   0.2737   0.5440 &   7.7626 r
  data arrival time                                                                                                  7.7626

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3696 

  slack (with derating applied) (MET)                                                                     0.1374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5071 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2552   1.0500   0.0000   1.9639 &   3.5584 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1322   1.0500            0.7128 &   4.2711 r
  mprj/o_q[120] (net)                                    1   0.0086 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1322   1.0500   0.0000   0.0002 &   4.2714 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2153   1.0500            1.4370 &   5.7084 r
  mprj/o_q_dly[120] (net)                                2   0.0159 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0451   0.2153   1.0500   0.0174   0.0188 &   5.7272 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8794   1.0500            1.7072 &   7.4344 r
  mprj/io_out[21] (net)                                  1   0.2496 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4344 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.3343   2.9054   1.0500   0.1331   0.3131 &   7.7474 r
  data arrival time                                                                                                  7.7474

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3689 

  slack (with derating applied) (MET)                                                                     0.1526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5215 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2559   1.0500   0.0000   1.9554 &   3.5498 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1076   1.0500            0.6955 &   4.2453 r
  mprj/o_q[159] (net)                                    1   0.0060 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1076   1.0500   0.0000   0.0003 &   4.2456 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2426   1.0500            1.4523 &   5.6979 r
  mprj/o_q_dly[159] (net)                                2   0.0185 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2426   1.0500   0.0000   0.0007 &   5.6986 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9718   1.0500            1.7194 &   7.4180 r
  mprj/io_oeb[22] (net)                                  1   0.2550 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4180 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.1349   2.9998   1.0500   0.0510   0.2746 &   7.6926 r
  data arrival time                                                                                                  7.6926

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3663 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3663 

  slack (with derating applied) (MET)                                                                     0.2074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5737 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2214   1.0500   0.0000   1.6764 &   3.2709 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1068   1.0500            0.6944 &   3.9652 r
  mprj/o_q[110] (net)                                    1   0.0060 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1068   1.0500   0.0000   0.0003 &   3.9655 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2307   1.0500            1.4446 &   5.4101 r
  mprj/o_q_dly[110] (net)                                2   0.0174 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2307   1.0500   0.0000   0.0007 &   5.4108 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9790   1.0500            1.7739 &   7.1846 r
  mprj/io_out[11] (net)                                  1   0.2588 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1846 r
  io_out[11] (net) 
  io_out[11] (out)                                                    0.6948   3.0021   1.0500   0.2785   0.4588 &   7.6434 r
  data arrival time                                                                                                  7.6434

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3640 

  slack (with derating applied) (MET)                                                                     0.2566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6205 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.6432   1.0500   0.0000   0.8522 &   2.4466 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1125   1.0500            0.6897 &   3.1363 r
  mprj/o_q[27] (net)                                     1   0.0066 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1125   1.0500   0.0000   0.0003 &   3.1366 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1083   1.0500            1.3646 &   4.5012 r
  mprj/o_q_dly[27] (net)                                 1   0.0053 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1083   1.0500   0.0000   0.0002 &   4.5014 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9490   1.0500            2.2850 &   6.7864 r
  mprj/wbs_dat_o[27] (net)                               1   0.3436 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.7864 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 1.3664   3.9869   1.0500   0.5506   0.8417 &   7.6281 r
  data arrival time                                                                                                  7.6281

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3632 

  slack (with derating applied) (MET)                                                                     0.2719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6351 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1781   1.0500   0.0000   1.4100 &   3.0045 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1653   1.0500            0.7312 &   3.7357 r
  mprj/o_q[40] (net)                                     2   0.0118 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1653   1.0500   0.0000   0.0005 &   3.7362 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2167   1.0500            1.4409 &   5.1771 r
  mprj/o_q_dly[40] (net)                                 2   0.0160 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2167   1.0500   0.0000   0.0007 &   5.1778 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2089   1.0500            1.8501 &   7.0279 r
  mprj/la_data_out[8] (net)                              1   0.2757 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.0279 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                0.8480   3.2366   1.0500   0.3393   0.5819 &   7.6098 r
  data arrival time                                                                                                  7.6098

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3624 

  slack (with derating applied) (MET)                                                                     0.2902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6526 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5948   1.0500   0.0000   0.2231 &   1.8176 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1385   1.0500            0.6908 &   2.5084 r
  mprj/o_q[2] (net)                                      2   0.0092 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1386   1.0500   0.0000   0.0003 &   2.5087 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2578   1.0500            1.4644 &   3.9732 r
  mprj/o_q_dly[2] (net)                                  2   0.0200 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1166   0.2578   1.0500   0.0466   0.0495 &   4.0226 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.4233   1.0500            2.5028 &   6.5255 r
  mprj/wbs_dat_o[2] (net)                                1   0.3813 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.5255 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  1.6368   4.4637   1.0500   0.6603   1.0485 &   7.5740 r
  data arrival time                                                                                                  7.5740

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3260

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3607 

  slack (with derating applied) (MET)                                                                     0.3260 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6867 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1860   1.0500   0.0000   1.4313 &   3.0257 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1249   1.0500            0.7070 &   3.7327 r
  mprj/o_q[39] (net)                                     1   0.0079 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1249   1.0500   0.0000   0.0003 &   3.7330 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1997   1.0500            1.4264 &   5.1594 r
  mprj/o_q_dly[39] (net)                                 2   0.0144 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1997   1.0500   0.0000   0.0005 &   5.1599 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2765   1.0500            1.8845 &   7.0444 r
  mprj/la_data_out[7] (net)                              1   0.2816 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.0444 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                0.7068   3.3056   1.0500   0.2802   0.5292 &   7.5736 r
  data arrival time                                                                                                  7.5736

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3264

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3606 

  slack (with derating applied) (MET)                                                                     0.3264 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6871 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2346   1.0500   0.0000   1.6378 &   3.2323 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0827   1.0500            0.6770 &   3.9093 r
  mprj/o_q[149] (net)                                    1   0.0034 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0827   1.0500   0.0000   0.0002 &   3.9094 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2632   1.0500            1.4617 &   5.3712 r
  mprj/o_q_dly[149] (net)                                2   0.0205 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2632   1.0500   0.0000   0.0009 &   5.3721 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0369   1.0500            1.7861 &   7.1582 r
  mprj/io_oeb[12] (net)                                  1   0.2630 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1582 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.4512   3.0694   1.0500   0.1808   0.3895 &   7.5477 r
  data arrival time                                                                                                  7.5477

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3594 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3594 

  slack (with derating applied) (MET)                                                                     0.3523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7117 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2564   1.0500   0.0000   1.9435 &   3.5379 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1621   1.0500            0.7305 &   4.2684 r
  mprj/o_q[158] (net)                                    2   0.0115 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1621   1.0500   0.0000   0.0004 &   4.2689 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2278   1.0500            1.4477 &   5.7166 r
  mprj/o_q_dly[158] (net)                                2   0.0171 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0624   0.2278   1.0500   0.0248   0.0267 &   5.7433 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6754   1.0500            1.5828 &   7.3261 r
  mprj/io_oeb[21] (net)                                  1   0.2312 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3261 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   2.7049   1.0500   0.0000   0.1729 &   7.4990 r
  data arrival time                                                                                                  7.4990

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3571 

  slack (with derating applied) (MET)                                                                     0.4010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7581 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2443   1.0500   0.0000   1.6692 &   3.2637 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2118   1.0500            0.7598 &   4.0235 r
  mprj/o_q[113] (net)                                    2   0.0163 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2118   1.0500   0.0000   0.0006 &   4.0241 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2387   1.0500            1.4591 &   5.4831 r
  mprj/o_q_dly[113] (net)                                2   0.0182 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2387   1.0500   0.0000   0.0008 &   5.4839 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0025   1.0500            1.7373 &   7.2212 r
  mprj/io_out[14] (net)                                  1   0.2578 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2212 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   3.0303   1.0500   0.0000   0.2212 &   7.4424 r
  data arrival time                                                                                                  7.4424

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3544 

  slack (with derating applied) (MET)                                                                     0.4576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8120 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0955   1.0500   0.0000   0.4273 &   2.0218 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1740   1.0500            0.7198 &   2.7415 r
  mprj/o_q[16] (net)                                     2   0.0126 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0072   0.1740   1.0500   0.0029   0.0033 &   2.7448 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2760   1.0500            1.4786 &   4.2234 r
  mprj/o_q_dly[16] (net)                                 2   0.0217 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0572   0.2760   1.0500   0.0232   0.0249 &   4.2483 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0208   1.0500            2.3069 &   6.5552 r
  mprj/wbs_dat_o[16] (net)                               1   0.3472 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5552 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 1.2796   4.0521   1.0500   0.5159   0.8325 &   7.3876 r
  data arrival time                                                                                                  7.3876

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3518 

  slack (with derating applied) (MET)                                                                     0.5124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8642 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7704 &   2.3648 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0963   1.0500            0.6768 &   3.0416 r
  mprj/o_q[11] (net)                                     1   0.0049 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0963   1.0500   0.0000   0.0002 &   3.0418 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2891   1.0500            1.4795 &   4.5213 r
  mprj/o_q_dly[11] (net)                                 2   0.0229 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2891   1.0500   0.0000   0.0009 &   4.5222 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7416   1.0500            2.1322 &   6.6544 r
  mprj/wbs_dat_o[11] (net)                               1   0.3218 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.6544 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 1.0327   3.7783   1.0500   0.4123   0.7232 &   7.3776 r
  data arrival time                                                                                                  7.3776

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3513 

  slack (with derating applied) (MET)                                                                     0.5224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8737 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2567   1.0500   0.0000   1.9294 &   3.5239 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1862   1.0500            0.7448 &   4.2687 r
  mprj/o_q[157] (net)                                    2   0.0138 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1862   1.0500   0.0000   0.0005 &   4.2693 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2316   1.0500            1.4523 &   5.7215 r
  mprj/o_q_dly[157] (net)                                2   0.0175 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0171   0.2316   1.0500   0.0069   0.0079 &   5.7295 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4708   1.0500            1.4796 &   7.2091 r
  mprj/io_oeb[20] (net)                                  1   0.2137 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2091 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   2.4929   1.0500   0.0000   0.1430 &   7.3521 r
  data arrival time                                                                                                  7.3521

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3501 

  slack (with derating applied) (MET)                                                                     0.5479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8980 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2348   1.0500   0.0000   1.6365 &   3.2309 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0948   1.0500            0.6858 &   3.9168 r
  mprj/o_q[150] (net)                                    1   0.0047 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0948   1.0500   0.0000   0.0001 &   3.9169 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3113   1.0500            1.4928 &   5.4097 r
  mprj/o_q_dly[150] (net)                                2   0.0250 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3113   1.0500   0.0000   0.0012 &   5.4108 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9663   1.0500            1.7128 &   7.1236 r
  mprj/io_oeb[13] (net)                                  1   0.2543 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1236 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   2.9948   1.0500   0.0000   0.2219 &   7.3455 r
  data arrival time                                                                                                  7.3455

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3498 

  slack (with derating applied) (MET)                                                                     0.5545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9043 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   1.8820 &   3.4765 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1520   1.0500            0.7245 &   4.2010 r
  mprj/o_q[117] (net)                                    2   0.0105 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1520   1.0500   0.0000   0.0004 &   4.2015 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3262   1.0500            1.5071 &   5.7086 r
  mprj/o_q_dly[117] (net)                                2   0.0264 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3262   1.0500   0.0000   0.0011 &   5.7097 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3449   1.0500            1.4312 &   7.1410 r
  mprj/io_out[18] (net)                                  1   0.2038 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1410 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.1961   2.3595   1.0500   0.0798   0.1959 &   7.3369 r
  data arrival time                                                                                                  7.3369

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5631

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3494 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3494 

  slack (with derating applied) (MET)                                                                     0.5631 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9125 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2450   1.0500   0.0000   1.6761 &   3.2706 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0994   1.0500            0.6894 &   3.9599 r
  mprj/o_q[114] (net)                                    1   0.0052 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0994   1.0500   0.0000   0.0002 &   3.9602 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2850   1.0500            1.4775 &   5.4377 r
  mprj/o_q_dly[114] (net)                                2   0.0225 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2850   1.0500   0.0000   0.0011 &   5.4387 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8864   1.0500            1.6831 &   7.1218 r
  mprj/io_out[15] (net)                                  1   0.2484 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1218 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   2.9111   1.0500   0.0000   0.2029 &   7.3248 r
  data arrival time                                                                                                  7.3248

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3248
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3488 

  slack (with derating applied) (MET)                                                                     0.5752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9240 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2213   1.0500   0.0000   1.6765 &   3.2710 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1012   1.0500            0.6903 &   3.9613 r
  mprj/o_q[148] (net)                                    1   0.0054 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1012   1.0500   0.0000   0.0001 &   3.9614 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2453   1.0500            1.4535 &   5.4149 r
  mprj/o_q_dly[148] (net)                                2   0.0188 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2453   1.0500   0.0000   0.0007 &   5.4156 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7433   1.0500            1.6232 &   7.0388 r
  mprj/io_oeb[11] (net)                                  1   0.2372 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0388 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.2704   2.7724   1.0500   0.1057   0.2858 &   7.3247 r
  data arrival time                                                                                                  7.3247

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3488 

  slack (with derating applied) (MET)                                                                     0.5753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9241 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5960   1.0500   0.0000   0.2196 &   1.8141 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1550   1.0500            0.7007 &   2.5148 r
  mprj/o_q[1] (net)                                      2   0.0108 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1550   1.0500   0.0000   0.0004 &   2.5152 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2476   1.0500            1.4597 &   3.9749 r
  mprj/o_q_dly[1] (net)                                  2   0.0190 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0910   0.2476   1.0500   0.0359   0.0385 &   4.0134 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.2462   1.0500            2.4071 &   6.4205 r
  mprj/wbs_dat_o[1] (net)                                1   0.3659 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.4205 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  1.2921   4.2863   1.0500   0.5221   0.8878 &   7.3083 r
  data arrival time                                                                                                  7.3083

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3480 

  slack (with derating applied) (MET)                                                                     0.5917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9397 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2322   1.0500   0.0000   1.6033 &   3.1978 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0926   1.0500            0.6842 &   3.8819 r
  mprj/o_q[112] (net)                                    1   0.0044 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0926   1.0500   0.0000   0.0002 &   3.8821 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4413   1.0500            1.5667 &   5.4489 r
  mprj/o_q_dly[112] (net)                                2   0.0365 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0004   0.4415   1.0500   0.0002   0.0052 &   5.4541 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8223   1.0500            1.6460 &   7.1001 r
  mprj/io_out[13] (net)                                  1   0.2423 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1001 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   2.8481   1.0500   0.0000   0.2045 &   7.3046 r
  data arrival time                                                                                                  7.3046

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3046
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3478 

  slack (with derating applied) (MET)                                                                     0.5954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9433 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7635 &   2.3580 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1821   1.0500            0.7317 &   3.0897 r
  mprj/o_q[29] (net)                                     2   0.0134 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0535   0.1821   1.0500   0.0216   0.0231 &   3.1129 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0884   1.0500            1.3567 &   4.4696 r
  mprj/o_q_dly[29] (net)                                 1   0.0033 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0884   1.0500   0.0000   0.0001 &   4.4697 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7811   1.0500            2.1123 &   6.5820 r
  mprj/wbs_dat_o[29] (net)                               1   0.3239 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5820 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.9436   3.8239   1.0500   0.3852   0.7108 &   7.2928 r
  data arrival time                                                                                                  7.2928

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2928
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3473 

  slack (with derating applied) (MET)                                                                     0.6072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9545 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2213   1.0500   0.0000   1.6767 &   3.2711 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1033   1.0500            0.6918 &   3.9629 r
  mprj/o_q[109] (net)                                    1   0.0056 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1033   1.0500   0.0000   0.0001 &   3.9630 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2319   1.0500            1.4451 &   5.4082 r
  mprj/o_q_dly[109] (net)                                2   0.0175 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2320   1.0500   0.0000   0.0007 &   5.4088 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8850   1.0500            1.6761 &   7.0849 r
  mprj/io_out[10] (net)                                  1   0.2479 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0849 r
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   2.9100   1.0500   0.0000   0.2055 &   7.2904 r
  data arrival time                                                                                                  7.2904

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3472 

  slack (with derating applied) (MET)                                                                     0.6096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9568 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2567   1.0500   0.0000   1.9191 &   3.5135 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1688   1.0500            0.7345 &   4.2480 r
  mprj/o_q[119] (net)                                    2   0.0121 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1688   1.0500   0.0000   0.0004 &   4.2484 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2353   1.0500            1.4531 &   5.7015 r
  mprj/o_q_dly[119] (net)                                2   0.0178 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0206   0.2353   1.0500   0.0084   0.0095 &   5.7110 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3940   1.0500            1.4417 &   7.1527 r
  mprj/io_out[20] (net)                                  1   0.2072 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1527 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   2.4136   1.0500   0.0000   0.1320 &   7.2847 r
  data arrival time                                                                                                  7.2847

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3469 

  slack (with derating applied) (MET)                                                                     0.6153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9622 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2526   1.0500   0.0000   1.7801 &   3.3745 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0867   1.0500            0.6802 &   4.0547 r
  mprj/o_q[115] (net)                                    1   0.0038 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0867   1.0500   0.0000   0.0002 &   4.0549 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3393   1.0500            1.5085 &   5.5634 r
  mprj/o_q_dly[115] (net)                                2   0.0276 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3393   1.0500   0.0000   0.0011 &   5.5645 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6122   1.0500            1.5405 &   7.1049 r
  mprj/io_out[16] (net)                                  1   0.2246 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1049 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   2.6338   1.0500   0.0000   0.1744 &   7.2793 r
  data arrival time                                                                                                  7.2793

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3466 

  slack (with derating applied) (MET)                                                                     0.6207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9673 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2567   1.0500   0.0000   1.9300 &   3.5245 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0958   1.0500            0.6869 &   4.2114 r
  mprj/o_q[116] (net)                                    1   0.0048 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0958   1.0500   0.0000   0.0001 &   4.2115 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3203   1.0500            1.4984 &   5.7098 r
  mprj/o_q_dly[116] (net)                                2   0.0258 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3203   1.0500   0.0000   0.0012 &   5.7110 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3455   1.0500            1.4184 &   7.1294 r
  mprj/io_out[17] (net)                                  1   0.2023 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1294 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   2.3667   1.0500   0.0000   0.1342 &   7.2636 r
  data arrival time                                                                                                  7.2636

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3459 

  slack (with derating applied) (MET)                                                                     0.6364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9823 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2485   1.0500   0.0000   1.7155 &   3.3100 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0982   1.0500            0.6885 &   3.9985 r
  mprj/o_q[153] (net)                                    1   0.0050 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0982   1.0500   0.0000   0.0002 &   3.9987 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3211   1.0500            1.4992 &   5.4979 r
  mprj/o_q_dly[153] (net)                                2   0.0259 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3211   1.0500   0.0000   0.0012 &   5.4991 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5802   1.0500            1.5487 &   7.0479 r
  mprj/io_oeb[16] (net)                                  1   0.2237 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0479 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.1574   2.6028   1.0500   0.0595   0.2131 &   7.2609 r
  data arrival time                                                                                                  7.2609

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2609
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3458 

  slack (with derating applied) (MET)                                                                     0.6391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9848 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.7124   1.0500   0.0000   0.9102 &   2.5046 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1899   1.0500            0.7387 &   3.2433 r
  mprj/o_q[28] (net)                                     2   0.0142 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0119   0.1899   1.0500   0.0047   0.0054 &   3.2487 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1092   1.0500            1.3724 &   4.6212 r
  mprj/o_q_dly[28] (net)                                 1   0.0054 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1092   1.0500   0.0000   0.0002 &   4.6214 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6083   1.0500            2.0553 &   6.6767 r
  mprj/wbs_dat_o[28] (net)                               1   0.3111 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.6767 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 0.7492   3.6397   1.0500   0.3016   0.5818 &   7.2585 r
  data arrival time                                                                                                  7.2585

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3456 

  slack (with derating applied) (MET)                                                                     0.6415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9871 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2563   1.0500   0.0000   1.8731 &   3.4675 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0864   1.0500            0.6800 &   4.1476 r
  mprj/o_q[156] (net)                                    1   0.0038 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0864   1.0500   0.0000   0.0001 &   4.1477 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2394   1.0500            1.4475 &   5.5952 r
  mprj/o_q_dly[156] (net)                                2   0.0182 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2394   1.0500   0.0000   0.0005 &   5.5957 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3366   1.0500            1.4280 &   7.0237 r
  mprj/io_oeb[19] (net)                                  1   0.2035 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0237 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.2810   2.3499   1.0500   0.1128   0.2276 &   7.2514 r
  data arrival time                                                                                                  7.2514

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2514
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3453 

  slack (with derating applied) (MET)                                                                     0.6486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9939 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2531   1.0500   0.0000   1.7871 &   3.3815 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0925   1.0500            0.6844 &   4.0659 r
  mprj/o_q[154] (net)                                    1   0.0044 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0925   1.0500   0.0000   0.0001 &   4.0660 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3086   1.0500            1.4908 &   5.5568 r
  mprj/o_q_dly[154] (net)                                2   0.0248 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3086   1.0500   0.0000   0.0011 &   5.5579 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4381   1.0500            1.4819 &   7.0398 r
  mprj/io_oeb[17] (net)                                  1   0.2118 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0398 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.1721   2.4543   1.0500   0.0654   0.1906 &   7.2304 r
  data arrival time                                                                                                  7.2304

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3443 

  slack (with derating applied) (MET)                                                                     0.6696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0139 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7712 &   2.3657 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1431   1.0500            0.7085 &   3.0742 r
  mprj/o_q[23] (net)                                     2   0.0097 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0189   0.1431   1.0500   0.0075   0.0082 &   3.0824 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1268   1.0500            1.3806 &   4.4630 r
  mprj/o_q_dly[23] (net)                                 1   0.0072 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1268   1.0500   0.0000   0.0003 &   4.4634 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6513   1.0500            2.0766 &   6.5400 r
  mprj/wbs_dat_o[23] (net)                               1   0.3143 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5400 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.8987   3.6849   1.0500   0.3608   0.6558 &   7.1957 r
  data arrival time                                                                                                  7.1957

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3427 

  slack (with derating applied) (MET)                                                                     0.7043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0469 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5963   1.0500   0.0000   0.2184 &   1.8128 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1063   1.0500            0.6692 &   2.4821 r
  mprj/o_q[175] (net)                                    1   0.0059 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1063   1.0500   0.0000   0.0001 &   2.4822 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1874   1.0500            1.4167 &   3.8990 r
  mprj/o_q_dly[175] (net)                                2   0.0132 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1874   1.0500   0.0000   0.0004 &   3.8994 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3283   1.0500            2.4533 &   6.3527 r
  mprj/wbs_ack_o (net)                                   1   0.3735 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.3527 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     1.1009   4.3680   1.0500   0.4488   0.8164 &   7.1691 r
  data arrival time                                                                                                  7.1691

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3414 

  slack (with derating applied) (MET)                                                                     0.7309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0723 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2346   1.0500   0.0000   1.6377 &   3.2322 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1151   1.0500            0.7006 &   3.9328 r
  mprj/o_q[111] (net)                                    1   0.0069 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1152   1.0500   0.0000   0.0003 &   3.9331 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2681   1.0500            1.4686 &   5.4018 r
  mprj/o_q_dly[111] (net)                                2   0.0210 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2681   1.0500   0.0000   0.0010 &   5.4027 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6914   1.0500            1.5764 &   6.9791 r
  mprj/io_out[12] (net)                                  1   0.2313 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9791 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   2.7139   1.0500   0.0000   0.1839 &   7.1629 r
  data arrival time                                                                                                  7.1629

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3411 

  slack (with derating applied) (MET)                                                                     0.7371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0781 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2566   1.0500   0.0000   1.8936 &   3.4881 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0962   1.0500            0.6871 &   4.1752 r
  mprj/o_q[118] (net)                                    1   0.0048 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0962   1.0500   0.0000   0.0001 &   4.1753 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2947   1.0500            1.4828 &   5.6581 r
  mprj/o_q_dly[118] (net)                                2   0.0234 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2947   1.0500   0.0000   0.0008 &   5.6589 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0819   1.0500            1.2968 &   6.9557 r
  mprj/io_out[19] (net)                                  1   0.1815 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9557 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.2140   2.0928   1.0500   0.0840   0.1744 &   7.1301 r
  data arrival time                                                                                                  7.1301

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3395 

  slack (with derating applied) (MET)                                                                     0.7699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1094 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.2941   1.0500   0.0000   0.5520 &   2.1465 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1692   1.0500            0.7200 &   2.8664 r
  mprj/o_q[17] (net)                                     2   0.0122 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1692   1.0500   0.0000   0.0004 &   2.8668 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2553   1.0500            1.4657 &   4.3325 r
  mprj/o_q_dly[17] (net)                                 2   0.0198 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1129   0.2553   1.0500   0.0428   0.0456 &   4.3781 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7888   1.0500            2.1646 &   6.5427 r
  mprj/wbs_dat_o[17] (net)                               1   0.3265 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5427 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.5108   3.8224   1.0500   0.2047   0.5028 &   7.0455 r
  data arrival time                                                                                                  7.0455

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3355 

  slack (with derating applied) (MET)                                                                     0.8545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1900 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7120 &   2.3065 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2106   1.0500            0.7478 &   3.0543 r
  mprj/o_q[20] (net)                                     2   0.0162 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0339   0.2106   1.0500   0.0136   0.0149 &   3.0692 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1907   1.0500            1.4284 &   4.4976 r
  mprj/o_q_dly[20] (net)                                 2   0.0135 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1907   1.0500   0.0000   0.0003 &   4.4980 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5373   1.0500            2.0317 &   6.5297 r
  mprj/wbs_dat_o[20] (net)                               1   0.3048 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5297 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 0.5849   3.5681   1.0500   0.2366   0.5104 &   7.0401 r
  data arrival time                                                                                                  7.0401

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3352 

  slack (with derating applied) (MET)                                                                     0.8599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1952 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2559   1.0500   0.0000   1.8559 &   3.4503 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1064   1.0500            0.6946 &   4.1449 r
  mprj/o_q[155] (net)                                    1   0.0059 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1064   1.0500   0.0000   0.0003 &   4.1452 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2524   1.0500            1.4583 &   5.6035 r
  mprj/o_q_dly[155] (net)                                2   0.0195 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2524   1.0500   0.0000   0.0006 &   5.6041 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1026   1.0500            1.3046 &   6.9087 r
  mprj/io_oeb[18] (net)                                  1   0.1825 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9087 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.1018   2.1122   1.0500   0.0392   0.1272 &   7.0359 r
  data arrival time                                                                                                  7.0359

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3350 

  slack (with derating applied) (MET)                                                                     0.8641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1991 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5160   1.0500   0.0000   0.7231 &   2.3175 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2473   1.0500            0.7698 &   3.0874 r
  mprj/o_q[21] (net)                                     2   0.0196 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0353   0.2473   1.0500   0.0141   0.0154 &   3.1027 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2175   1.0500            1.4469 &   4.5496 r
  mprj/o_q_dly[21] (net)                                 2   0.0161 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2175   1.0500   0.0000   0.0004 &   4.5500 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4513   1.0500            1.9954 &   6.5455 r
  mprj/wbs_dat_o[21] (net)                               1   0.2977 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5455 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.3960   3.4798   1.0500   0.1583   0.4178 &   6.9633 r
  data arrival time                                                                                                  6.9633

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3316 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3316 

  slack (with derating applied) (MET)                                                                     0.9367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2683 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7707 &   2.3652 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1223   1.0500            0.6954 &   3.0606 r
  mprj/o_q[15] (net)                                     1   0.0076 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1223   1.0500   0.0000   0.0002 &   3.0608 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3423   1.0500            1.5143 &   4.5751 r
  mprj/o_q_dly[15] (net)                                 2   0.0279 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1384   0.3423   1.0500   0.0535   0.0572 &   4.6323 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3459   1.0500            1.9305 &   6.5628 r
  mprj/wbs_dat_o[15] (net)                               1   0.2880 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5628 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 0.2882   3.3771   1.0500   0.1127   0.3723 &   6.9352 r
  data arrival time                                                                                                  6.9352

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3302 

  slack (with derating applied) (MET)                                                                     0.9648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2951 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7696 &   2.3641 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0827   1.0500            0.6670 &   3.0311 r
  mprj/o_q[12] (net)                                     1   0.0034 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0827   1.0500   0.0000   0.0001 &   3.0311 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2507   1.0500            1.4541 &   4.4853 r
  mprj/o_q_dly[12] (net)                                 2   0.0193 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2507   1.0500   0.0000   0.0008 &   4.4861 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4811   1.0500            1.9917 &   6.4778 r
  mprj/wbs_dat_o[12] (net)                               1   0.2991 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4778 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 0.2596   3.5159   1.0500   0.1000   0.3772 &   6.8550 r
  data arrival time                                                                                                  6.8550

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3264 

  slack (with derating applied) (MET)                                                                     1.0450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3715 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7686 &   2.3631 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0940   1.0500            0.6752 &   3.0382 r
  mprj/o_q[24] (net)                                     1   0.0046 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0940   1.0500   0.0000   0.0002 &   3.0384 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0969   1.0500            1.3543 &   4.3927 r
  mprj/o_q_dly[24] (net)                                 1   0.0041 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0969   1.0500   0.0000   0.0001 &   4.3928 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5352   1.0500            2.0206 &   6.4135 r
  mprj/wbs_dat_o[24] (net)                               1   0.3051 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4135 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.4185   3.5652   1.0500   0.1669   0.4340 &   6.8474 r
  data arrival time                                                                                                  6.8474

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3261 

  slack (with derating applied) (MET)                                                                     1.0526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3786 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.3061   1.0500   0.0000   0.5643 &   2.1587 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1266   1.0500            0.6946 &   2.8533 r
  mprj/o_q[18] (net)                                     1   0.0081 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1266   1.0500   0.0000   0.0004 &   2.8537 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1472   1.0500            1.3929 &   4.2466 r
  mprj/o_q_dly[18] (net)                                 1   0.0093 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1472   1.0500   0.0000   0.0002 &   4.2468 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5585   1.0500            2.0327 &   6.2795 r
  mprj/wbs_dat_o[18] (net)                               1   0.3064 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.2795 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.6492   3.5905   1.0500   0.2631   0.5436 &   6.8231 r
  data arrival time                                                                                                  6.8231

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3249 

  slack (with derating applied) (MET)                                                                     1.0769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4018 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7703 &   2.3648 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1532   1.0500            0.7145 &   3.0793 r
  mprj/o_q[13] (net)                                     2   0.0106 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1532   1.0500   0.0000   0.0004 &   3.0797 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2896   1.0500            1.4850 &   4.5647 r
  mprj/o_q_dly[13] (net)                                 2   0.0230 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2896   1.0500   0.0000   0.0009 &   4.5657 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3555   1.0500            1.9233 &   6.4889 r
  mprj/wbs_dat_o[13] (net)                               1   0.2883 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4889 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.1661   3.3891   1.0500   0.0628   0.3294 &   6.8184 r
  data arrival time                                                                                                  6.8184

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0816

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3247 

  slack (with derating applied) (MET)                                                                     1.0816 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4063 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7674 &   2.3619 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0919   1.0500            0.6736 &   3.0355 r
  mprj/o_q[25] (net)                                     1   0.0044 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0919   1.0500   0.0000   0.0002 &   3.0357 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1135   1.0500            1.3658 &   4.4015 r
  mprj/o_q_dly[25] (net)                                 1   0.0058 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1135   1.0500   0.0000   0.0002 &   4.4017 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3960   1.0500            1.9510 &   6.3528 r
  mprj/wbs_dat_o[25] (net)                               1   0.2930 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3528 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.4290   3.4248   1.0500   0.1720   0.4265 &   6.7793 r
  data arrival time                                                                                                  6.7793

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3228 

  slack (with derating applied) (MET)                                                                     1.1207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4435 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5160   1.0500   0.0000   0.7231 &   2.3175 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2053   1.0500            0.7448 &   3.0624 r
  mprj/o_q[22] (net)                                     2   0.0156 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0383   0.2053   1.0500   0.0156   0.0169 &   3.0793 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1687   1.0500            1.4140 &   4.4932 r
  mprj/o_q_dly[22] (net)                                 2   0.0113 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1687   1.0500   0.0000   0.0004 &   4.4936 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3406   1.0500            1.9219 &   6.4155 r
  mprj/wbs_dat_o[22] (net)                               1   0.2880 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4155 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.2207   3.3699   1.0500   0.0845   0.3352 &   6.7506 r
  data arrival time                                                                                                  6.7506

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3215 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3215 

  slack (with derating applied) (MET)                                                                     1.1494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4708 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7641 &   2.3586 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1171   1.0500            0.6917 &   3.0503 r
  mprj/o_q[26] (net)                                     1   0.0071 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1171   1.0500   0.0000   0.0003 &   3.0506 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1013   1.0500            1.3600 &   4.4105 r
  mprj/o_q_dly[26] (net)                                 1   0.0046 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1013   1.0500   0.0000   0.0002 &   4.4107 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2890   1.0500            1.8853 &   6.2960 r
  mprj/wbs_dat_o[26] (net)                               1   0.2836 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.2960 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.4666   3.3175   1.0500   0.1881   0.4383 &   6.7344 r
  data arrival time                                                                                                  6.7344

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3207 

  slack (with derating applied) (MET)                                                                     1.1656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4863 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7679 &   2.3624 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1834   1.0500            0.7325 &   3.0949 r
  mprj/o_q[31] (net)                                     2   0.0135 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1834   1.0500   0.0000   0.0005 &   3.0954 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2974   1.0500            1.4925 &   4.5878 r
  mprj/o_q_dly[31] (net)                                 2   0.0237 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2974   1.0500   0.0000   0.0011 &   4.5889 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2043   1.0500            1.8436 &   6.4325 r
  mprj/wbs_dat_o[31] (net)                               1   0.2752 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4325 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   3.2353   1.0500   0.0000   0.2446 &   6.6771 r
  data arrival time                                                                                                  6.6771

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3180 

  slack (with derating applied) (MET)                                                                     1.2229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5408 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5948   1.0500   0.0000   0.2232 &   1.8177 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1309   1.0500            0.6862 &   2.5039 r
  mprj/o_q[10] (net)                                     2   0.0085 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1309   1.0500   0.0000   0.0003 &   2.5043 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3489   1.0500            1.5191 &   4.0233 r
  mprj/o_q_dly[10] (net)                                 2   0.0285 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0714   0.3490   1.0500   0.0285   0.0313 &   4.0546 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5972   1.0500            2.0536 &   6.1082 r
  mprj/wbs_dat_o[10] (net)                               1   0.3092 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.1082 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.5854   3.6335   1.0500   0.2309   0.5284 &   6.6366 r
  data arrival time                                                                                                  6.6366

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3160 

  slack (with derating applied) (MET)                                                                     1.2634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5794 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9212   1.0500   0.0000   0.3306 &   1.9250 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1137   1.0500            0.6794 &   2.6045 r
  mprj/o_q[14] (net)                                     1   0.0067 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1137   1.0500   0.0000   0.0002 &   2.6046 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2724   1.0500            1.4711 &   4.0758 r
  mprj/o_q_dly[14] (net)                                 2   0.0214 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0210   0.2724   1.0500   0.0084   0.0098 &   4.0856 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4883   1.0500            1.9995 &   6.0851 r
  mprj/wbs_dat_o[14] (net)                               1   0.2999 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.0851 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.3155   3.5216   1.0500   0.1231   0.3974 &   6.4825 r
  data arrival time                                                                                                  6.4825

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3087 

  slack (with derating applied) (MET)                                                                     1.4175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7262 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5948   1.0500   0.0000   0.2232 &   1.8177 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1165   1.0500            0.6764 &   2.4940 r
  mprj/o_q[4] (net)                                      1   0.0070 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1165   1.0500   0.0000   0.0002 &   2.4942 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2091   1.0500            1.4316 &   3.9258 r
  mprj/o_q_dly[4] (net)                                  2   0.0153 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2091   1.0500   0.0000   0.0005 &   3.9263 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.5755   1.0500            2.0390 &   5.9653 r
  mprj/wbs_dat_o[4] (net)                                1   0.3072 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.9653 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.3207   3.6126   1.0500   0.1251   0.4187 &   6.3840 r
  data arrival time                                                                                                  6.3840

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3040 

  slack (with derating applied) (MET)                                                                     1.5160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8200 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5954   1.0500   0.0000   0.2215 &   1.8159 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1704   1.0500            0.7099 &   2.5259 r
  mprj/o_q[5] (net)                                      2   0.0123 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0425   0.1704   1.0500   0.0174   0.0187 &   2.5445 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2329   1.0500            1.4517 &   3.9963 r
  mprj/o_q_dly[5] (net)                                  2   0.0176 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0433   0.2329   1.0500   0.0175   0.0192 &   4.0154 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.5019   1.0500            1.9855 &   6.0009 r
  mprj/wbs_dat_o[5] (net)                                1   0.3000 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.0009 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.1970   3.5419   1.0500   0.0744   0.3716 &   6.3726 r
  data arrival time                                                                                                  6.3726

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3035 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3035 

  slack (with derating applied) (MET)                                                                     1.5274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8309 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5954   1.0500   0.0000   0.2213 &   1.8157 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1210   1.0500            0.6796 &   2.4954 r
  mprj/o_q[0] (net)                                      1   0.0075 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1210   1.0500   0.0000   0.0003 &   2.4957 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1907   1.0500            1.4202 &   3.9159 r
  mprj/o_q_dly[0] (net)                                  2   0.0135 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0448   0.1907   1.0500   0.0183   0.0195 &   3.9354 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.6509   1.0500            2.0373 &   5.9727 r
  mprj/wbs_dat_o[0] (net)                                1   0.3116 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.9727 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.1615   3.7001   1.0500   0.0610   0.3953 &   6.3680 r
  data arrival time                                                                                                  6.3680

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3032 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3032 

  slack (with derating applied) (MET)                                                                     1.5320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8353 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5951   1.0500   0.0000   0.2224 &   1.8169 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1709   1.0500            0.7103 &   2.5271 r
  mprj/o_q[9] (net)                                      2   0.0123 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0200   0.1709   1.0500   0.0079   0.0089 &   2.5360 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3702   1.0500            1.5355 &   4.0715 r
  mprj/o_q_dly[9] (net)                                  2   0.0305 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.3702   1.0500   0.0000   0.0013 &   4.0728 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.4025   1.0500            1.9456 &   6.0184 r
  mprj/wbs_dat_o[9] (net)                                1   0.2920 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.0184 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.1278   3.4384   1.0500   0.0483   0.3252 &   6.3436 r
  data arrival time                                                                                                  6.3436

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3021 

  slack (with derating applied) (MET)                                                                     1.5564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8584 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5954   1.0500   0.0000   0.2215 &   1.8160 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1986   1.0500            0.7269 &   2.5428 r
  mprj/o_q[7] (net)                                      2   0.0150 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0465   0.1986   1.0500   0.0190   0.0205 &   2.5633 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2537   1.0500            1.4672 &   4.0306 r
  mprj/o_q_dly[7] (net)                                  2   0.0196 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2537   1.0500   0.0000   0.0008 &   4.0313 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3778   1.0500            1.9077 &   5.9390 r
  mprj/wbs_dat_o[7] (net)                                1   0.2885 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.9390 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.1230   3.4191   1.0500   0.0465   0.3380 &   6.2770 r
  data arrival time                                                                                                  6.2770

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2989 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2989 

  slack (with derating applied) (MET)                                                                     1.6230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9219 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5947   1.0500   0.0000   0.2234 &   1.8179 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0938   1.0500            0.6605 &   2.4784 r
  mprj/o_q[3] (net)                                      1   0.0046 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0938   1.0500   0.0000   0.0002 &   2.4786 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2437   1.0500            1.4514 &   3.9300 r
  mprj/o_q_dly[3] (net)                                  2   0.0187 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0734   0.2437   1.0500   0.0297   0.0320 &   3.9620 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.5475   1.0500            2.0017 &   5.9637 r
  mprj/wbs_dat_o[3] (net)                                1   0.3033 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.9637 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   3.5909   1.0500   0.0000   0.3050 &   6.2687 r
  data arrival time                                                                                                  6.2687

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2985 

  slack (with derating applied) (MET)                                                                     1.6313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9298 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          5.7296                     3.2017 &  25.2017 r
  la_data_in[12] (net)                                   2   0.5030 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2017 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.4101   5.7645   1.0500   4.0594   4.5647 &  29.7665 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1257   1.0500           -0.0845 &  29.6820 r
  mprj/buf_i[140] (net)                                  1   0.0039 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1257   1.0500   0.0000   0.0001 &  29.6821 r
  data arrival time                                                                                                 29.6821

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.9022 &  33.3440 r
  clock reconvergence pessimism                                                                           0.0000    33.3440
  clock uncertainty                                                                                      -0.1000    33.2440
  library setup time                                                                    1.0000           -0.0722    33.1718
  data required time                                                                                                33.1718
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1718
  data arrival time                                                                                                -29.6821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.4897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1761 
  total derate : arrival time                                                                            -0.2218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3979 

  slack (with derating applied) (MET)                                                                     3.4897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.8876 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            4.5604                     2.3882 &  24.3882 r
  wbs_dat_i[7] (net)                                     2   0.3901 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3882 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    5.6163   4.6180   1.0500   2.6117   3.1331 &  27.5213 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1293   1.0500           -0.0098 &  27.5115 r
  mprj/buf_i[7] (net)                                    2   0.0187 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0132   0.1293   1.0500   0.0052   0.0062 &  27.5177 r
  data arrival time                                                                                                 27.5177

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.0370 &  31.4788 r
  clock reconvergence pessimism                                                                           0.0000    31.4788
  clock uncertainty                                                                                      -0.1000    31.3788
  library setup time                                                                    1.0000           -0.0411    31.3378
  data required time                                                                                                31.3378
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3378
  data arrival time                                                                                                -27.5177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.8201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0779 
  total derate : arrival time                                                                            -0.1500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2279 

  slack (with derating applied) (MET)                                                                     3.8201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.0480 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           5.1299                     2.8425 &  24.8425 r
  la_data_in[0] (net)                                    2   0.4490 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8425 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.4124   5.1717   1.0500   2.9634   3.4245 &  28.2670 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1218   1.0500           -0.0518 &  28.2152 r
  mprj/buf_i[128] (net)                                  1   0.0068 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1218   1.0500   0.0000   0.0002 &  28.2154 r
  data arrival time                                                                                                 28.2154

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.2722 &  32.7141 r
  clock reconvergence pessimism                                                                           0.0000    32.7141
  clock uncertainty                                                                                      -0.1000    32.6141
  library setup time                                                                    1.0000           -0.0670    32.5471
  data required time                                                                                                32.5471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5471
  data arrival time                                                                                                -28.2154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.3318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1429 
  total derate : arrival time                                                                            -0.1658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3087 

  slack (with derating applied) (MET)                                                                     4.3318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6405 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              4.7369                     2.6189 &  24.6189 r
  la_oenb[4] (net)                                       2   0.4138 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.6189 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.1192   4.7760   1.0500   2.8438   3.2682 &  27.8871 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1144   1.0500           -0.0357 &  27.8514 r
  mprj/buf_i[68] (net)                                   1   0.0055 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0065   0.1144   1.0500   0.0024   0.0027 &  27.8541 r
  data arrival time                                                                                                 27.8541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6802 &  33.1221 r
  clock reconvergence pessimism                                                                           0.0000    33.1221
  clock uncertainty                                                                                      -0.1000    33.0221
  library setup time                                                                    1.0000           -0.0690    32.9531
  data required time                                                                                                32.9531
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9531
  data arrival time                                                                                                -27.8541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1644 
  total derate : arrival time                                                                            -0.1576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3220 

  slack (with derating applied) (MET)                                                                     5.0990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4210 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            4.4755                     2.3324 &  24.3324 r
  wbs_adr_i[1] (net)                                     2   0.3823 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3324 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4316   4.5373   1.0500   1.3323   1.8091 &  26.1414 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1152   1.0500           -0.0199 &  26.1215 r
  mprj/buf_i[33] (net)                                   1   0.0084 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0327   0.1152   1.0500   0.0133   0.0142 &  26.1357 r
  data arrival time                                                                                                 26.1357

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.1899 &  31.6318 r
  clock reconvergence pessimism                                                                           0.0000    31.6318
  clock uncertainty                                                                                      -0.1000    31.5318
  library setup time                                                                    1.0000           -0.0466    31.4852
  data required time                                                                                                31.4852
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4852
  data arrival time                                                                                                -26.1357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0860 
  total derate : arrival time                                                                            -0.0879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1738 

  slack (with derating applied) (MET)                                                                     5.3495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5233 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           4.3107                     2.2687 &  24.2687 r
  wbs_adr_i[10] (net)                                    2   0.3692 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2687 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5732   4.3621   1.0500   1.4673   1.9016 &  26.1703 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1075   1.0500           -0.0177 &  26.1525 r
  mprj/buf_i[42] (net)                                   1   0.0047 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1075   1.0500   0.0000   0.0001 &  26.1527 r
  data arrival time                                                                                                 26.1527

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.4386 &  31.8804 r
  clock reconvergence pessimism                                                                           0.0000    31.8804
  clock uncertainty                                                                                      -0.1000    31.7804
  library setup time                                                                    1.0000           -0.0524    31.7281
  data required time                                                                                                31.7281
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7281
  data arrival time                                                                                                -26.1527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0990 
  total derate : arrival time                                                                            -0.0915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1905 

  slack (with derating applied) (MET)                                                                     5.5754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7659 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              4.2840                     2.3863 &  24.3863 r
  la_oenb[7] (net)                                       2   0.3748 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.3863 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.4864   4.3126   1.0500   2.5734   2.9359 &  27.3222 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1058   1.0500           -0.0165 &  27.3057 r
  mprj/buf_i[71] (net)                                   1   0.0040 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1058   1.0500   0.0000   0.0001 &  27.3058 r
  data arrival time                                                                                                 27.3058

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.7802 &  33.2221 r
  clock reconvergence pessimism                                                                           0.0000    33.2221
  clock uncertainty                                                                                      -0.1000    33.1221
  library setup time                                                                    1.0000           -0.0678    33.0543
  data required time                                                                                                33.0543
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0543
  data arrival time                                                                                                -27.3058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1697 
  total derate : arrival time                                                                            -0.1407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3103 

  slack (with derating applied) (MET)                                                                     5.7485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0588 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           4.3159                     2.2751 &  24.2751 r
  wbs_adr_i[13] (net)                                    2   0.3699 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2751 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4456   4.3656   1.0500   1.4147   1.8428 &  26.1179 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1104   1.0500           -0.0147 &  26.1032 r
  mprj/buf_i[45] (net)                                   1   0.0067 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0048   0.1104   1.0500   0.0019   0.0021 &  26.1053 r
  data arrival time                                                                                                 26.1053

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6977 &  32.1396 r
  clock reconvergence pessimism                                                                           0.0000    32.1396
  clock uncertainty                                                                                      -0.1000    32.0396
  library setup time                                                                    1.0000           -0.0574    31.9822
  data required time                                                                                                31.9822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9822
  data arrival time                                                                                                -26.1053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1127 
  total derate : arrival time                                                                            -0.0886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2013 

  slack (with derating applied) (MET)                                                                     5.8769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0782 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            3.9828                     2.0931 &  24.0931 r
  wbs_adr_i[2] (net)                                     2   0.3409 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0931 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3495   4.0328   1.0500   0.9589   1.3566 &  25.4497 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1226   1.0500            0.0199 &  25.4696 r
  mprj/buf_i[34] (net)                                   2   0.0203 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0469   0.1226   1.0500   0.0189   0.0207 &  25.4903 r
  data arrival time                                                                                                 25.4903

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.1857 &  31.6276 r
  clock reconvergence pessimism                                                                           0.0000    31.6276
  clock uncertainty                                                                                      -0.1000    31.5276
  library setup time                                                                    1.0000           -0.0479    31.4797
  data required time                                                                                                31.4797
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4797
  data arrival time                                                                                                -25.4903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0857 
  total derate : arrival time                                                                            -0.0665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1523 

  slack (with derating applied) (MET)                                                                     5.9894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1417 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              4.6040                     2.5517 &  24.5517 r
  la_oenb[0] (net)                                       2   0.4024 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.5517 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7563   4.6388   1.0500   2.0687   2.4473 &  26.9991 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1107   1.0500           -0.0313 &  26.9678 r
  mprj/buf_i[64] (net)                                   1   0.0042 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1107   1.0500   0.0000   0.0001 &  26.9679 r
  data arrival time                                                                                                 26.9679

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6841 &  33.1260 r
  clock reconvergence pessimism                                                                           0.0000    33.1260
  clock uncertainty                                                                                      -0.1000    33.0260
  library setup time                                                                    1.0000           -0.0683    32.9577
  data required time                                                                                                32.9577
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9577
  data arrival time                                                                                                -26.9679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1646 
  total derate : arrival time                                                                            -0.1182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2828 

  slack (with derating applied) (MET)                                                                     5.9898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2726 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           4.0994                     2.1727 &  24.1727 r
  wbs_adr_i[16] (net)                                    2   0.3519 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1727 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2938   4.1441   1.0500   1.3522   1.7442 &  25.9170 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1103   1.0500           -0.0011 &  25.9158 r
  mprj/buf_i[48] (net)                                   1   0.0089 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0376   0.1103   1.0500   0.0153   0.0164 &  25.9323 r
  data arrival time                                                                                                 25.9323

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6449 &  32.0868 r
  clock reconvergence pessimism                                                                           0.0000    32.0868
  clock uncertainty                                                                                      -0.1000    31.9868
  library setup time                                                                    1.0000           -0.0566    31.9302
  data required time                                                                                                31.9302
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9302
  data arrival time                                                                                                -25.9323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1099 
  total derate : arrival time                                                                            -0.0839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1938 

  slack (with derating applied) (MET)                                                                     5.9979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1917 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           4.0348                     2.1517 &  24.1517 r
  wbs_adr_i[15] (net)                                    2   0.3469 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1517 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9950   4.0753   1.0500   1.2271   1.6014 &  25.7531 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1028   1.0500           -0.0051 &  25.7480 r
  mprj/buf_i[47] (net)                                   1   0.0042 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0071   0.1028   1.0500   0.0027   0.0029 &  25.7509 r
  data arrival time                                                                                                 25.7509

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.5132 &  31.9550 r
  clock reconvergence pessimism                                                                           0.0000    31.9550
  clock uncertainty                                                                                      -0.1000    31.8550
  library setup time                                                                    1.0000           -0.0530    31.8021
  data required time                                                                                                31.8021
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8021
  data arrival time                                                                                                -25.7509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1796 

  slack (with derating applied) (MET)                                                                     6.0512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2308 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            3.7944                     2.0155 &  24.0155 r
  wbs_dat_i[6] (net)                                     2   0.3258 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0155 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.2164   3.8341   1.0500   0.9046   1.2549 &  25.2704 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1092   1.0500            0.0183 &  25.2888 r
  mprj/buf_i[6] (net)                                    2   0.0112 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1092   1.0500   0.0000   0.0004 &  25.2891 r
  data arrival time                                                                                                 25.2891

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.0400 &  31.4818 r
  clock reconvergence pessimism                                                                           0.0000    31.4818
  clock uncertainty                                                                                      -0.1000    31.3818
  library setup time                                                                    1.0000           -0.0385    31.3433
  data required time                                                                                                31.3433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3433
  data arrival time                                                                                                -25.2891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0781 
  total derate : arrival time                                                                            -0.0606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1387 

  slack (with derating applied) (MET)                                                                     6.0542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1929 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            3.6764                     1.9570 &  23.9570 r
  wbs_adr_i[9] (net)                                     2   0.3156 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9570 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1520   3.7143   1.0500   0.8783   1.2162 &  25.1733 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1099   1.0500            0.0272 &  25.2005 r
  mprj/buf_i[41] (net)                                   2   0.0130 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0347   0.1099   1.0500   0.0140   0.0152 &  25.2157 r
  data arrival time                                                                                                 25.2157

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.0371 &  31.4789 r
  clock reconvergence pessimism                                                                           0.0000    31.4789
  clock uncertainty                                                                                      -0.1000    31.3789
  library setup time                                                                    1.0000           -0.0383    31.3407
  data required time                                                                                                31.3407
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3407
  data arrival time                                                                                                -25.2157
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0779 
  total derate : arrival time                                                                            -0.0599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1378 

  slack (with derating applied) (MET)                                                                     6.1250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2628 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               5.0935                     2.8499 &  24.8499 r
  io_in[10] (net)                                        2   0.4472 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.8499 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2705   5.1268   1.0500   1.4039   1.7514 &  26.6013 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1530   1.0500           -0.0197 &  26.5816 r
  mprj/buf_i[202] (net)                                  2   0.0317 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1532   1.0500   0.0000   0.0029 &  26.5845 r
  data arrival time                                                                                                 26.5845

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4805 &  32.9224 r
  clock reconvergence pessimism                                                                           0.0000    32.9224
  clock uncertainty                                                                                      -0.1000    32.8224
  library setup time                                                                    1.0000           -0.0738    32.7485
  data required time                                                                                                32.7485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7485
  data arrival time                                                                                                -26.5845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1539 
  total derate : arrival time                                                                            -0.0846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2385 

  slack (with derating applied) (MET)                                                                     6.1641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4025 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           3.8763                     2.0553 &  24.0553 r
  wbs_adr_i[14] (net)                                    2   0.3327 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0553 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8200   3.9188   1.0500   1.1430   1.5128 &  25.5681 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1004   1.0500            0.0022 &  25.5703 r
  mprj/buf_i[46] (net)                                   1   0.0040 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0043   0.1004   1.0500   0.0016   0.0018 &  25.5721 r
  data arrival time                                                                                                 25.5721

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.5124 &  31.9543 r
  clock reconvergence pessimism                                                                           0.0000    31.9543
  clock uncertainty                                                                                      -0.1000    31.8543
  library setup time                                                                    1.0000           -0.0526    31.8017
  data required time                                                                                                31.8017
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8017
  data arrival time                                                                                                -25.5721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1029 
  total derate : arrival time                                                                            -0.0722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1752 

  slack (with derating applied) (MET)                                                                     6.2297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4048 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            3.5259                     1.8822 &  23.8822 r
  wbs_dat_i[9] (net)                                     2   0.3030 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8822 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.8997   3.5586   1.0500   0.7763   1.0880 &  24.9702 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1115   1.0500            0.0390 &  25.0092 r
  mprj/buf_i[9] (net)                                    2   0.0162 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0488   0.1115   1.0500   0.0198   0.0214 &  25.0306 r
  data arrival time                                                                                                 25.0306

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.0370 &  31.4788 r
  clock reconvergence pessimism                                                                           0.0000    31.4788
  clock uncertainty                                                                                      -0.1000    31.3788
  library setup time                                                                    1.0000           -0.0385    31.3403
  data required time                                                                                                31.3403
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3403
  data arrival time                                                                                                -25.0306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0779 
  total derate : arrival time                                                                            -0.0547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1326 

  slack (with derating applied) (MET)                                                                     6.3097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4423 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           4.2500                     2.3731 &  24.3731 r
  la_data_in[8] (net)                                    2   0.3721 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3731 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5363   4.2768   1.0500   2.0345   2.3664 &  26.7395 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1070   1.0500           -0.0129 &  26.7265 r
  mprj/buf_i[136] (net)                                  1   0.0052 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1070   1.0500   0.0000   0.0001 &  26.7266 r
  data arrival time                                                                                                 26.7266

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8378 &  33.2796 r
  clock reconvergence pessimism                                                                           0.0000    33.2796
  clock uncertainty                                                                                      -0.1000    33.1796
  library setup time                                                                    1.0000           -0.0682    33.1114
  data required time                                                                                                33.1114
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1114
  data arrival time                                                                                                -26.7266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1727 
  total derate : arrival time                                                                            -0.1134 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2861 

  slack (with derating applied) (MET)                                                                     6.3848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6708 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               4.7137                     2.5525 &  24.5525 r
  io_in[24] (net)                                        2   0.4082 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5525 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0952   4.7429   1.0500   1.6927   2.1035 &  26.6560 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1556   1.0500            0.0049 &  26.6609 r
  mprj/buf_i[216] (net)                                  2   0.0388 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0394   0.1558   1.0500   0.0161   0.0205 &  26.6814 r
  data arrival time                                                                                                 26.6814

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8033 &  33.2452 r
  clock reconvergence pessimism                                                                           0.0000    33.2452
  clock uncertainty                                                                                      -0.1000    33.1452
  library setup time                                                                    1.0000           -0.0744    33.0707
  data required time                                                                                                33.0707
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0707
  data arrival time                                                                                                -26.6814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1709 
  total derate : arrival time                                                                            -0.1014 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2722 

  slack (with derating applied) (MET)                                                                     6.3894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6616 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            3.6975                     1.9579 &  23.9579 r
  wbs_dat_i[3] (net)                                     2   0.3171 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9579 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5573   3.7391   1.0500   0.6310   0.9708 &  24.9287 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1009   1.0500            0.0149 &  24.9436 r
  mprj/buf_i[3] (net)                                    1   0.0062 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1009   1.0500   0.0000   0.0001 &  24.9438 r
  data arrival time                                                                                                 24.9438

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.0363 &  31.4782 r
  clock reconvergence pessimism                                                                           0.0000    31.4782
  clock uncertainty                                                                                      -0.1000    31.3782
  library setup time                                                                    1.0000           -0.0370    31.3412
  data required time                                                                                                31.3412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3412
  data arrival time                                                                                                -24.9438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0779 
  total derate : arrival time                                                                            -0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1248 

  slack (with derating applied) (MET)                                                                     6.3975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5223 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            3.8178                     2.0228 &  24.0228 r
  wbs_adr_i[6] (net)                                     2   0.3275 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0228 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2758   3.8601   1.0500   0.5207   0.8602 &  24.8829 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1124   1.0500            0.0205 &  24.9034 r
  mprj/buf_i[38] (net)                                   2   0.0133 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0375   0.1124   1.0500   0.0151   0.0164 &  24.9198 r
  data arrival time                                                                                                 24.9198

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.0367 &  31.4786 r
  clock reconvergence pessimism                                                                           0.0000    31.4786
  clock uncertainty                                                                                      -0.1000    31.3786
  library setup time                                                                    1.0000           -0.0388    31.3398
  data required time                                                                                                31.3398
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3398
  data arrival time                                                                                                -24.9198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0779 
  total derate : arrival time                                                                            -0.0427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1206 

  slack (with derating applied) (MET)                                                                     6.4200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5406 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            3.5814                     1.8901 &  23.8901 r
  wbs_sel_i[3] (net)                                     2   0.3066 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8901 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6023   3.6202   1.0500   0.6514   0.9889 &  24.8790 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1043   1.0500            0.0270 &  24.9060 r
  mprj/buf_i[233] (net)                                  2   0.0099 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1043   1.0500   0.0000   0.0004 &  24.9064 r
  data arrival time                                                                                                 24.9064

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   0.0363 &  31.4782 r
  clock reconvergence pessimism                                                                           0.0000    31.4782
  clock uncertainty                                                                                      -0.1000    31.3782
  library setup time                                                                    1.0000           -0.0375    31.3407
  data required time                                                                                                31.3407
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3407
  data arrival time                                                                                                -24.9064
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0779 
  total derate : arrival time                                                                            -0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1263 

  slack (with derating applied) (MET)                                                                     6.4343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5606 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            3.7568                     1.9881 &  23.9881 r
  wbs_adr_i[5] (net)                                     2   0.3222 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9881 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9344   3.7995   1.0500   0.7911   1.1443 &  25.1324 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1055   1.0500            0.0164 &  25.1488 r
  mprj/buf_i[37] (net)                                   1   0.0090 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0064   0.1055   1.0500   0.0024   0.0029 &  25.1517 r
  data arrival time                                                                                                 25.1517

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.3076 &  31.7494 r
  clock reconvergence pessimism                                                                           0.0000    31.7494
  clock uncertainty                                                                                      -0.1000    31.6494
  library setup time                                                                    1.0000           -0.0491    31.6003
  data required time                                                                                                31.6003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6003
  data arrival time                                                                                                -25.1517
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0921 
  total derate : arrival time                                                                            -0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1476 

  slack (with derating applied) (MET)                                                                     6.4486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5962 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            3.7634                     1.9903 &  23.9903 r
  wbs_adr_i[4] (net)                                     2   0.3227 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9903 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6966   3.8069   1.0500   0.6901   1.0416 &  25.0318 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1038   1.0500            0.0137 &  25.0455 r
  mprj/buf_i[36] (net)                                   1   0.0075 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0030   0.1038   1.0500   0.0011   0.0014 &  25.0469 r
  data arrival time                                                                                                 25.0469

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.2494 &  31.6913 r
  clock reconvergence pessimism                                                                           0.0000    31.6913
  clock uncertainty                                                                                      -0.1000    31.5913
  library setup time                                                                    1.0000           -0.0471    31.5442
  data required time                                                                                                31.5442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5442
  data arrival time                                                                                                -25.0469
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0891 
  total derate : arrival time                                                                            -0.0503 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1394 

  slack (with derating applied) (MET)                                                                     6.4973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6367 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            3.7649                     1.9714 &  23.9714 r
  wbs_dat_i[2] (net)                                     2   0.3217 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9714 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.4866   3.8133   1.0500   0.6000   0.9669 &  24.9383 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1216   1.0500            0.0330 &  24.9712 r
  mprj/buf_i[2] (net)                                    2   0.0223 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0250   0.1216   1.0500   0.0096   0.0112 &  24.9824 r
  data arrival time                                                                                                 24.9824

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.1857 &  31.6276 r
  clock reconvergence pessimism                                                                           0.0000    31.6276
  clock uncertainty                                                                                      -0.1000    31.5276
  library setup time                                                                    1.0000           -0.0477    31.4799
  data required time                                                                                                31.4799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4799
  data arrival time                                                                                                -24.9824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0857 
  total derate : arrival time                                                                            -0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1339 

  slack (with derating applied) (MET)                                                                     6.4975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6313 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           3.9620                     2.0957 &  24.0957 r
  wbs_adr_i[12] (net)                                    2   0.3398 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0957 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3263   4.0062   1.0500   0.9529   1.3228 &  25.4185 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1008   1.0500           -0.0030 &  25.4155 r
  mprj/buf_i[44] (net)                                   1   0.0035 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1008   1.0500   0.0000   0.0001 &  25.4156 r
  data arrival time                                                                                                 25.4156

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6265 &  32.0683 r
  clock reconvergence pessimism                                                                           0.0000    32.0683
  clock uncertainty                                                                                      -0.1000    31.9683
  library setup time                                                                    1.0000           -0.0547    31.9136
  data required time                                                                                                31.9136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9136
  data arrival time                                                                                                -25.4156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1089 
  total derate : arrival time                                                                            -0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1721 

  slack (with derating applied) (MET)                                                                     6.4981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6701 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            3.8633                     2.0651 &  24.0651 r
  wbs_adr_i[0] (net)                                     2   0.3326 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0651 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1513   3.9021   1.0500   0.4670   0.8058 &  24.8709 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1077   1.0500            0.0121 &  24.8830 r
  mprj/buf_i[32] (net)                                   1   0.0095 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0367   0.1077   1.0500   0.0148   0.0159 &  24.8989 r
  data arrival time                                                                                                 24.8989

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.1957 &  31.6376 r
  clock reconvergence pessimism                                                                           0.0000    31.6376
  clock uncertainty                                                                                      -0.1000    31.5376
  library setup time                                                                    1.0000           -0.0459    31.4917
  data required time                                                                                                31.4917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4917
  data arrival time                                                                                                -24.8989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0863 
  total derate : arrival time                                                                            -0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1260 

  slack (with derating applied) (MET)                                                                     6.5928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7187 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            3.3468                     1.7741 &  23.7741 r
  wbs_adr_i[8] (net)                                     2   0.2868 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7741 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3751   3.3832   1.0500   0.5585   0.8618 &  24.6360 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1069   1.0500            0.0457 &  24.6817 r
  mprj/buf_i[40] (net)                                   2   0.0143 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1069   1.0500   0.0000   0.0005 &  24.6822 r
  data arrival time                                                                                                 24.6822

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.0368 &  31.4787 r
  clock reconvergence pessimism                                                                           0.0000    31.4787
  clock uncertainty                                                                                      -0.1000    31.3787
  library setup time                                                                    1.0000           -0.0378    31.3408
  data required time                                                                                                31.3408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3408
  data arrival time                                                                                                -24.6822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0779 
  total derate : arrival time                                                                            -0.0432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1211 

  slack (with derating applied) (MET)                                                                     6.6587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7798 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           3.8146                     2.0307 &  24.0307 r
  wbs_dat_i[13] (net)                                    2   0.3275 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0307 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1148   3.8528   1.0500   0.8620   1.2089 &  25.2396 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1017   1.0500            0.0082 &  25.2478 r
  mprj/buf_i[13] (net)                                   1   0.0056 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1017   1.0500   0.0000   0.0001 &  25.2479 r
  data arrival time                                                                                                 25.2479

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6442 &  32.0860 r
  clock reconvergence pessimism                                                                           0.0000    32.0860
  clock uncertainty                                                                                      -0.1000    31.9860
  library setup time                                                                    1.0000           -0.0551    31.9310
  data required time                                                                                                31.9310
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9310
  data arrival time                                                                                                -25.2479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6830

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1099 
  total derate : arrival time                                                                            -0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1678 

  slack (with derating applied) (MET)                                                                     6.6830 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8509 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           4.2340                     2.2889 &  24.2889 r
  wbs_dat_i[31] (net)                                    2   0.3661 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2889 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3407   4.2636   1.0500   0.9615   1.2976 &  25.5865 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1058   1.0500           -0.0135 &  25.5730 r
  mprj/buf_i[31] (net)                                   1   0.0045 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1058   1.0500   0.0000   0.0001 &  25.5731 r
  data arrival time                                                                                                 25.5731

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.0175 &  32.4594 r
  clock reconvergence pessimism                                                                           0.0000    32.4594
  clock uncertainty                                                                                      -0.1000    32.3594
  library setup time                                                                    1.0000           -0.0610    32.2984
  data required time                                                                                                32.2984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2984
  data arrival time                                                                                                -25.5731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1295 
  total derate : arrival time                                                                            -0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1920 

  slack (with derating applied) (MET)                                                                     6.7253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9173 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           3.6505                     1.9375 &  23.9375 r
  wbs_adr_i[18] (net)                                    2   0.3132 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9375 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3429   3.6892   1.0500   0.9550   1.2897 &  25.2272 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0993   1.0500            0.0164 &  25.2435 r
  mprj/buf_i[50] (net)                                   1   0.0055 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0993   1.0500   0.0000   0.0001 &  25.2437 r
  data arrival time                                                                                                 25.2437

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6906 &  32.1324 r
  clock reconvergence pessimism                                                                           0.0000    32.1324
  clock uncertainty                                                                                      -0.1000    32.0324
  library setup time                                                                    1.0000           -0.0555    31.9770
  data required time                                                                                                31.9770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9770
  data arrival time                                                                                                -25.2437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1123 
  total derate : arrival time                                                                            -0.0622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1745 

  slack (with derating applied) (MET)                                                                     6.7333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9078 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               4.6147                     2.4158 &  24.4158 r
  io_in[30] (net)                                        2   0.3947 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4158 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5099   4.6708   1.0500   1.5111   1.9811 &  26.3969 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1366   1.0500           -0.0059 &  26.3910 r
  mprj/buf_i[222] (net)                                  2   0.0248 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1366   1.0500   0.0000   0.0012 &  26.3923 r
  data arrival time                                                                                                 26.3923

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8618 &  33.3037 r
  clock reconvergence pessimism                                                                           0.0000    33.3037
  clock uncertainty                                                                                      -0.1000    33.2037
  library setup time                                                                    1.0000           -0.0708    33.1328
  data required time                                                                                                33.1328
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1328
  data arrival time                                                                                                -26.3923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1740 
  total derate : arrival time                                                                            -0.0947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2687 

  slack (with derating applied) (MET)                                                                     6.7406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0092 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            3.5339                     1.8702 &  23.8702 r
  wbs_dat_i[1] (net)                                     2   0.3030 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8702 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2653   3.5723   1.0500   0.5100   0.8418 &  24.7120 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1010   1.0500            0.0262 &  24.7383 r
  mprj/buf_i[1] (net)                                    1   0.0079 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1010   1.0500   0.0000   0.0002 &  24.7385 r
  data arrival time                                                                                                 24.7385

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.1852 &  31.6271 r
  clock reconvergence pessimism                                                                           0.0000    31.6271
  clock uncertainty                                                                                      -0.1000    31.5271
  library setup time                                                                    1.0000           -0.0443    31.4828
  data required time                                                                                                31.4828
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4828
  data arrival time                                                                                                -24.7385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0857 
  total derate : arrival time                                                                            -0.0413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1271 

  slack (with derating applied) (MET)                                                                     6.7443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8713 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            3.5443                     1.8708 &  23.8708 r
  wbs_sel_i[2] (net)                                     2   0.3035 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8708 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0536   3.5867   1.0500   0.4274   0.7554 &  24.6261 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1149   1.0500            0.0407 &  24.6668 r
  mprj/buf_i[232] (net)                                  2   0.0192 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0167   0.1149   1.0500   0.0065   0.0077 &  24.6745 r
  data arrival time                                                                                                 24.6745

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   0.1407 &  31.5826 r
  clock reconvergence pessimism                                                                           0.0000    31.5826
  clock uncertainty                                                                                      -0.1000    31.4826
  library setup time                                                                    1.0000           -0.0446    31.4380
  data required time                                                                                                31.4380
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4380
  data arrival time                                                                                                -24.6745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0834 
  total derate : arrival time                                                                            -0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1216 

  slack (with derating applied) (MET)                                                                     6.7635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8851 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           3.6517                     1.9497 &  23.9497 r
  wbs_adr_i[20] (net)                                    2   0.3139 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9497 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1292   3.6878   1.0500   0.8691   1.1922 &  25.1419 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0969   1.0500            0.0137 &  25.1556 r
  mprj/buf_i[52] (net)                                   1   0.0038 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0969   1.0500   0.0000   0.0001 &  25.1557 r
  data arrival time                                                                                                 25.1557

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6547 &  32.0965 r
  clock reconvergence pessimism                                                                           0.0000    32.0965
  clock uncertainty                                                                                      -0.1000    31.9965
  library setup time                                                                    1.0000           -0.0546    31.9419
  data required time                                                                                                31.9419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9419
  data arrival time                                                                                                -25.1557
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1104 
  total derate : arrival time                                                                            -0.0574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1678 

  slack (with derating applied) (MET)                                                                     6.7862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9541 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               3.7071                     1.9602 &  23.9602 r
  wbs_stb_i (net)                                        2   0.3178 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.9602 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8568   3.7508   1.0500   0.3489   0.6917 &  24.6519 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1035   1.0500            0.0172 &  24.6691 r
  mprj/buf_i[235] (net)                                  1   0.0080 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0340   0.1035   1.0500   0.0137   0.0147 &  24.6838 r
  data arrival time                                                                                                 24.6838

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   0.2310 &  31.6729 r
  clock reconvergence pessimism                                                                           0.0000    31.6729
  clock uncertainty                                                                                      -0.1000    31.5729
  library setup time                                                                    1.0000           -0.0465    31.5264
  data required time                                                                                                31.5264
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5264
  data arrival time                                                                                                -24.6838
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0881 
  total derate : arrival time                                                                            -0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1226 

  slack (with derating applied) (MET)                                                                     6.8426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9652 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           3.5450                     1.8821 &  23.8821 r
  wbs_dat_i[17] (net)                                    2   0.3041 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8821 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1159   3.5831   1.0500   0.8634   1.1868 &  25.0689 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0958   1.0500            0.0194 &  25.0884 r
  mprj/buf_i[17] (net)                                   1   0.0040 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0958   1.0500   0.0000   0.0001 &  25.0885 r
  data arrival time                                                                                                 25.0885

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6536 &  32.0955 r
  clock reconvergence pessimism                                                                           0.0000    32.0955
  clock uncertainty                                                                                      -0.1000    31.9955
  library setup time                                                                    1.0000           -0.0546    31.9410
  data required time                                                                                                31.9410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9410
  data arrival time                                                                                                -25.0885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1104 
  total derate : arrival time                                                                            -0.0574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1678 

  slack (with derating applied) (MET)                                                                     6.8525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0203 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            3.3845                     1.8019 &  23.8019 r
  wbs_adr_i[3] (net)                                     2   0.2904 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8019 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9135   3.4204   1.0500   0.3719   0.6694 &  24.4713 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1126   1.0500            0.0490 &  24.5203 r
  mprj/buf_i[35] (net)                                   2   0.0192 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0404   0.1126   1.0500   0.0163   0.0179 &  24.5382 r
  data arrival time                                                                                                 24.5382

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.0984 &  31.5403 r
  clock reconvergence pessimism                                                                           0.0000    31.5403
  clock uncertainty                                                                                      -0.1000    31.4403
  library setup time                                                                    1.0000           -0.0422    31.3981
  data required time                                                                                                31.3981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3981
  data arrival time                                                                                                -24.5382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0811 
  total derate : arrival time                                                                            -0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1162 

  slack (with derating applied) (MET)                                                                     6.8599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9761 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             3.8602                     2.1640 &  24.1640 r
  la_oenb[20] (net)                                      2   0.3387 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1640 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3804   3.8804   1.0500   2.0999   2.3967 &  26.5607 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1022   1.0500            0.0069 &  26.5676 r
  mprj/buf_i[84] (net)                                   1   0.0057 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1022   1.0500   0.0000   0.0001 &  26.5677 r
  data arrival time                                                                                                 26.5677

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.1823 &  33.6242 r
  clock reconvergence pessimism                                                                           0.0000    33.6242
  clock uncertainty                                                                                      -0.1000    33.5242
  library setup time                                                                    1.0000           -0.0678    33.4564
  data required time                                                                                                33.4564
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4564
  data arrival time                                                                                                -26.5677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1908 
  total derate : arrival time                                                                            -0.1145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3053 

  slack (with derating applied) (MET)                                                                     6.8887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1939 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            3.3221                     1.7767 &  23.7767 r
  wbs_dat_i[8] (net)                                     2   0.2857 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7767 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.8365   3.3546   1.0500   0.3365   0.6174 &  24.3941 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0959   1.0500            0.0350 &  24.4291 r
  mprj/buf_i[8] (net)                                    1   0.0065 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0192   0.0959   1.0500   0.0078   0.0084 &  24.4376 r
  data arrival time                                                                                                 24.4376

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.0363 &  31.4782 r
  clock reconvergence pessimism                                                                           0.0000    31.4782
  clock uncertainty                                                                                      -0.1000    31.3782
  library setup time                                                                    1.0000           -0.0366    31.3416
  data required time                                                                                                31.3416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.3416
  data arrival time                                                                                                -24.4376
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0779 
  total derate : arrival time                                                                            -0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1093 

  slack (with derating applied) (MET)                                                                     6.9040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0134 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             4.0558                     2.2647 &  24.2647 r
  la_oenb[11] (net)                                      2   0.3550 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2647 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9984   4.0804   1.0500   1.8029   2.1067 &  26.3714 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1016   1.0500           -0.0068 &  26.3646 r
  mprj/buf_i[75] (net)                                   1   0.0032 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1016   1.0500   0.0000   0.0001 &  26.3647 r
  data arrival time                                                                                                 26.3647

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0020 &  33.4439 r
  clock reconvergence pessimism                                                                           0.0000    33.4439
  clock uncertainty                                                                                      -0.1000    33.3438
  library setup time                                                                    1.0000           -0.0675    33.2763
  data required time                                                                                                33.2763
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2763
  data arrival time                                                                                                -26.3647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1813 
  total derate : arrival time                                                                            -0.1007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2820 

  slack (with derating applied) (MET)                                                                     6.9116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1937 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            3.4390                     1.8246 &  23.8246 r
  wbs_dat_i[0] (net)                                     2   0.2950 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8246 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.9298   3.4781   1.0500   0.3770   0.6853 &  24.5100 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1081   1.0500            0.0408 &  24.5508 r
  mprj/buf_i[0] (net)                                    2   0.0141 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0303   0.1081   1.0500   0.0123   0.0134 &  24.5642 r
  data arrival time                                                                                                 24.5642

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.1898 &  31.6316 r
  clock reconvergence pessimism                                                                           0.0000    31.6316
  clock uncertainty                                                                                      -0.1000    31.5316
  library setup time                                                                    1.0000           -0.0454    31.4862
  data required time                                                                                                31.4862
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4862
  data arrival time                                                                                                -24.5642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0859 
  total derate : arrival time                                                                            -0.0352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1212 

  slack (with derating applied) (MET)                                                                     6.9220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0432 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          3.8992                     2.1838 &  24.1838 r
  la_data_in[22] (net)                                   2   0.3418 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1838 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4295   3.9205   1.0500   2.1387   2.4428 &  26.6265 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1022   1.0500            0.0041 &  26.6307 r
  mprj/buf_i[150] (net)                                  1   0.0053 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0042   0.1022   1.0500   0.0016   0.0018 &  26.6324 r
  data arrival time                                                                                                 26.6324

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2931 &  33.7350 r
  clock reconvergence pessimism                                                                           0.0000    33.7350
  clock uncertainty                                                                                      -0.1000    33.6350
  library setup time                                                                    1.0000           -0.0679    33.5671
  data required time                                                                                                33.5671
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5671
  data arrival time                                                                                                -26.6324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1967 
  total derate : arrival time                                                                            -0.1166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3133 

  slack (with derating applied) (MET)                                                                     6.9346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2479 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          4.1445                     2.3198 &  24.3198 r
  la_data_in[26] (net)                                   2   0.3634 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3198 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5535   4.1679   1.0500   2.0218   2.3423 &  26.6622 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1283   1.0500            0.0171 &  26.6793 r
  mprj/buf_i[154] (net)                                  2   0.0237 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0761   0.1284   1.0500   0.0301   0.0325 &  26.7118 r
  data arrival time                                                                                                 26.7118

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3958 &  33.8377 r
  clock reconvergence pessimism                                                                           0.0000    33.8377
  clock uncertainty                                                                                      -0.1000    33.7377
  library setup time                                                                    1.0000           -0.0732    33.6644
  data required time                                                                                                33.6644
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6644
  data arrival time                                                                                                -26.7118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2021 
  total derate : arrival time                                                                            -0.1139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3160 

  slack (with derating applied) (MET)                                                                     6.9526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2686 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           3.6497                     1.9448 &  23.9448 r
  wbs_adr_i[17] (net)                                    2   0.3134 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9448 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3649   3.6868   1.0500   0.5575   0.8683 &  24.8132 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0963   1.0500            0.0131 &  24.8262 r
  mprj/buf_i[49] (net)                                   1   0.0034 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0963   1.0500   0.0000   0.0001 &  24.8263 r
  data arrival time                                                                                                 24.8263

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.5116 &  31.9534 r
  clock reconvergence pessimism                                                                           0.0000    31.9534
  clock uncertainty                                                                                      -0.1000    31.8534
  library setup time                                                                    1.0000           -0.0523    31.8011
  data required time                                                                                                31.8011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8011
  data arrival time                                                                                                -24.8263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1029 
  total derate : arrival time                                                                            -0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1449 

  slack (with derating applied) (MET)                                                                     6.9748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1197 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                3.7046                     1.9989 &  23.9989 r
  wbs_we_i (net)                                         2   0.3198 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.9989 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4705   3.7353   1.0500   0.1869   0.4819 &  24.4808 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1048   1.0500            0.0198 &  24.5006 r
  mprj/buf_i[234] (net)                                  1   0.0091 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0079   0.1048   1.0500   0.0030   0.0036 &  24.5042 r
  data arrival time                                                                                                 24.5042

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   0.2162 &  31.6581 r
  clock reconvergence pessimism                                                                           0.0000    31.6581
  clock uncertainty                                                                                      -0.1000    31.5581
  library setup time                                                                    1.0000           -0.0462    31.5119
  data required time                                                                                                31.5119
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5119
  data arrival time                                                                                                -24.5042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0873 
  total derate : arrival time                                                                            -0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1114 

  slack (with derating applied) (MET)                                                                     7.0077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1191 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            3.3818                     1.7986 &  23.7986 r
  wbs_dat_i[4] (net)                                     2   0.2900 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7986 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0563   3.4188   1.0500   0.4259   0.7261 &  24.5247 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0969   1.0500            0.0319 &  24.5566 r
  mprj/buf_i[4] (net)                                    1   0.0066 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0116   0.0969   1.0500   0.0046   0.0051 &  24.5617 r
  data arrival time                                                                                                 24.5617

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2990 &  31.7409 r
  clock reconvergence pessimism                                                                           0.0000    31.7409
  clock uncertainty                                                                                      -0.1000    31.6409
  library setup time                                                                    1.0000           -0.0478    31.5931
  data required time                                                                                                31.5931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5931
  data arrival time                                                                                                -24.5617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0917 
  total derate : arrival time                                                                            -0.0363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1280 

  slack (with derating applied) (MET)                                                                     7.0314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1594 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             4.1636                     2.2944 &  24.2944 r
  la_oenb[36] (net)                                      2   0.3630 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2944 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3449   4.1993   1.0500   1.8953   2.2439 &  26.5382 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1044   1.0500           -0.0110 &  26.5272 r
  mprj/buf_i[100] (net)                                  1   0.0041 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1044   1.0500   0.0000   0.0002 &  26.5274 r
  data arrival time                                                                                                 26.5274

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2858 &  33.7277 r
  clock reconvergence pessimism                                                                           0.0000    33.7277
  clock uncertainty                                                                                      -0.1000    33.6277
  library setup time                                                                    1.0000           -0.0683    33.5594
  data required time                                                                                                33.5594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5594
  data arrival time                                                                                                -26.5274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1963 
  total derate : arrival time                                                                            -0.1074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3037 

  slack (with derating applied) (MET)                                                                     7.0319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3357 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             4.1545                     2.3041 &  24.3041 r
  la_oenb[22] (net)                                      2   0.3629 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3041 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3490   4.1847   1.0500   1.8999   2.2316 &  26.5357 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1049   1.0500           -0.0096 &  26.5260 r
  mprj/buf_i[86] (net)                                   1   0.0046 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0036   0.1049   1.0500   0.0014   0.0015 &  26.5276 r
  data arrival time                                                                                                 26.5276

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2955 &  33.7374 r
  clock reconvergence pessimism                                                                           0.0000    33.7374
  clock uncertainty                                                                                      -0.1000    33.6374
  library setup time                                                                    1.0000           -0.0684    33.5689
  data required time                                                                                                33.5689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5689
  data arrival time                                                                                                -26.5276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1968 
  total derate : arrival time                                                                            -0.1068 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3036 

  slack (with derating applied) (MET)                                                                     7.0414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3450 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             4.0305                     2.2083 &  24.2083 r
  la_oenb[37] (net)                                      2   0.3506 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2083 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3996   4.0692   1.0500   1.9368   2.2892 &  26.4975 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1130   1.0500            0.0071 &  26.5047 r
  mprj/buf_i[101] (net)                                  2   0.0116 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0053   0.1131   1.0500   0.0020   0.0025 &  26.5072 r
  data arrival time                                                                                                 26.5072

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2826 &  33.7245 r
  clock reconvergence pessimism                                                                           0.0000    33.7245
  clock uncertainty                                                                                      -0.1000    33.6245
  library setup time                                                                    1.0000           -0.0701    33.5544
  data required time                                                                                                33.5544
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5544
  data arrival time                                                                                                -26.5072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.1095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3056 

  slack (with derating applied) (MET)                                                                     7.0472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3528 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                5.4026                     2.7967 &  24.7967 r
  io_in[0] (net)                                         2   0.4615 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.7967 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9966   5.5056   1.0500   0.4052   1.0103 &  25.8070 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1395   1.0500           -0.0522 &  25.7549 r
  mprj/buf_i[192] (net)                                  2   0.0164 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1396   1.0500   0.0000   0.0006 &  25.7555 r
  data arrival time                                                                                                 25.7555

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5321 &  32.9739 r
  clock reconvergence pessimism                                                                           0.0000    32.9739
  clock uncertainty                                                                                      -0.1000    32.8739
  library setup time                                                                    1.0000           -0.0709    32.8030
  data required time                                                                                                32.8030
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8030
  data arrival time                                                                                                -25.7555
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1566 
  total derate : arrival time                                                                            -0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2075 

  slack (with derating applied) (MET)                                                                     7.0475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2550 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           3.6137                     1.9203 &  23.9203 r
  wbs_dat_i[20] (net)                                    2   0.3101 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9203 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0735   3.6515   1.0500   0.8466   1.1718 &  25.0922 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   1.0500            0.0158 &  25.1080 r
  mprj/buf_i[20] (net)                                   1   0.0039 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0966   1.0500   0.0000   0.0002 &  25.1081 r
  data arrival time                                                                                                 25.1081

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.9012 &  32.3431 r
  clock reconvergence pessimism                                                                           0.0000    32.3431
  clock uncertainty                                                                                      -0.1000    32.2431
  library setup time                                                                    1.0000           -0.0582    32.1849
  data required time                                                                                                32.1849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1849
  data arrival time                                                                                                -25.1081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1234 
  total derate : arrival time                                                                            -0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1800 

  slack (with derating applied) (MET)                                                                     7.0767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2567 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           3.4675                     1.8596 &  23.8596 r
  wbs_dat_i[16] (net)                                    2   0.2986 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8596 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5513   3.4985   1.0500   0.6334   0.9239 &  24.7835 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1018   1.0500            0.0323 &  24.8158 r
  mprj/buf_i[16] (net)                                   1   0.0094 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0310   0.1018   1.0500   0.0125   0.0135 &  24.8293 r
  data arrival time                                                                                                 24.8293

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6449 &  32.0868 r
  clock reconvergence pessimism                                                                           0.0000    32.0868
  clock uncertainty                                                                                      -0.1000    31.9868
  library setup time                                                                    1.0000           -0.0551    31.9317
  data required time                                                                                                31.9317
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9317
  data arrival time                                                                                                -24.8293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1099 
  total derate : arrival time                                                                            -0.0462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1561 

  slack (with derating applied) (MET)                                                                     7.1024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2585 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           3.3463                     1.7925 &  23.7925 r
  wbs_dat_i[14] (net)                                    2   0.2880 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7925 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2972   3.3777   1.0500   0.5282   0.8099 &  24.6024 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0939   1.0500            0.0312 &  24.6336 r
  mprj/buf_i[14] (net)                                   1   0.0047 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0183   0.0939   1.0500   0.0074   0.0079 &  24.6415 r
  data arrival time                                                                                                 24.6415

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.5124 &  31.9542 r
  clock reconvergence pessimism                                                                           0.0000    31.9542
  clock uncertainty                                                                                      -0.1000    31.8542
  library setup time                                                                    1.0000           -0.0522    31.8021
  data required time                                                                                                31.8021
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8021
  data arrival time                                                                                                -24.6415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1029 
  total derate : arrival time                                                                            -0.0404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1434 

  slack (with derating applied) (MET)                                                                     7.1606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3039 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             3.8140                     2.1336 &  24.1336 r
  la_oenb[21] (net)                                      2   0.3341 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1336 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3537   3.8357   1.0500   1.9605   2.2540 &  26.3876 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1012   1.0500            0.0087 &  26.3963 r
  mprj/buf_i[85] (net)                                   1   0.0054 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0040   0.1012   1.0500   0.0015   0.0017 &  26.3980 r
  data arrival time                                                                                                 26.3980

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2934 &  33.7353 r
  clock reconvergence pessimism                                                                           0.0000    33.7353
  clock uncertainty                                                                                      -0.1000    33.6353
  library setup time                                                                    1.0000           -0.0677    33.5676
  data required time                                                                                                33.5676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5676
  data arrival time                                                                                                -26.3980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1967 
  total derate : arrival time                                                                            -0.1078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3045 

  slack (with derating applied) (MET)                                                                     7.1696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4741 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          3.7781                     2.1331 &  24.1331 r
  la_data_in[21] (net)                                   2   0.3323 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1331 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2561   3.7946   1.0500   1.9069   2.1792 &  26.3123 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1026   1.0500            0.0132 &  26.3255 r
  mprj/buf_i[149] (net)                                  1   0.0068 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1026   1.0500   0.0000   0.0002 &  26.3256 r
  data arrival time                                                                                                 26.3256

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2213 &  33.6632 r
  clock reconvergence pessimism                                                                           0.0000    33.6632
  clock uncertainty                                                                                      -0.1000    33.5632
  library setup time                                                                    1.0000           -0.0679    33.4953
  data required time                                                                                                33.4953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4953
  data arrival time                                                                                                -26.3256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1929 
  total derate : arrival time                                                                            -0.1044 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2973 

  slack (with derating applied) (MET)                                                                     7.1696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4669 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                4.1955                     2.3018 &  24.3018 r
  io_in[9] (net)                                         2   0.3655 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.3018 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4399   4.2397   1.0500   0.9309   1.2509 &  25.5527 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1408   1.0500            0.0220 &  25.5747 r
  mprj/buf_i[201] (net)                                  2   0.0323 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1409   1.0500   0.0000   0.0029 &  25.5776 r
  data arrival time                                                                                                 25.5776

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4821 &  32.9240 r
  clock reconvergence pessimism                                                                           0.0000    32.9240
  clock uncertainty                                                                                      -0.1000    32.8240
  library setup time                                                                    1.0000           -0.0714    32.7525
  data required time                                                                                                32.7525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7525
  data arrival time                                                                                                -25.5776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1540 
  total derate : arrival time                                                                            -0.0608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2147 

  slack (with derating applied) (MET)                                                                     7.1749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3897 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           4.3711                     2.4414 &  24.4414 r
  la_data_in[3] (net)                                    2   0.3829 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4414 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4591   4.3989   1.0500   1.0155   1.3072 &  25.7485 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1162   1.0500           -0.0102 &  25.7383 r
  mprj/buf_i[131] (net)                                  2   0.0105 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0076   0.1162   1.0500   0.0029   0.0034 &  25.7417 r
  data arrival time                                                                                                 25.7417

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6816 &  33.1235 r
  clock reconvergence pessimism                                                                           0.0000    33.1235
  clock uncertainty                                                                                      -0.1000    33.0235
  library setup time                                                                    1.0000           -0.0694    32.9541
  data required time                                                                                                32.9541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9541
  data arrival time                                                                                                -25.7417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1645 
  total derate : arrival time                                                                            -0.0629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2274 

  slack (with derating applied) (MET)                                                                     7.2124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4398 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             3.9254                     2.1960 &  24.1960 r
  la_oenb[25] (net)                                      2   0.3437 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1960 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3047   3.9488   1.0500   1.9099   2.2098 &  26.4058 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1205   1.0500            0.0231 &  26.4290 r
  mprj/buf_i[89] (net)                                   2   0.0195 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0318   0.1205   1.0500   0.0124   0.0138 &  26.4428 r
  data arrival time                                                                                                 26.4428

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3853 &  33.8272 r
  clock reconvergence pessimism                                                                           0.0000    33.8272
  clock uncertainty                                                                                      -0.1000    33.7272
  library setup time                                                                    1.0000           -0.0716    33.6555
  data required time                                                                                                33.6555
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6555
  data arrival time                                                                                                -26.4428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2015 
  total derate : arrival time                                                                            -0.1070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3085 

  slack (with derating applied) (MET)                                                                     7.2127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5212 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           3.7992                     2.0039 &  24.0039 r
  wbs_dat_i[11] (net)                                    2   0.3253 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0039 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9113   3.8412   1.0500   0.3727   0.7067 &  24.7106 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0997   1.0500            0.0066 &  24.7172 r
  mprj/buf_i[11] (net)                                   1   0.0043 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0997   1.0500   0.0000   0.0002 &  24.7174 r
  data arrival time                                                                                                 24.7174

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6453 &  32.0871 r
  clock reconvergence pessimism                                                                           0.0000    32.0871
  clock uncertainty                                                                                      -0.1000    31.9871
  library setup time                                                                    1.0000           -0.0548    31.9324
  data required time                                                                                                31.9324
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9324
  data arrival time                                                                                                -24.7174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1099 
  total derate : arrival time                                                                            -0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1439 

  slack (with derating applied) (MET)                                                                     7.2150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3589 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               3.7733                     2.1391 &  24.1391 r
  io_in[22] (net)                                        2   0.3322 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1391 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4376   3.7859   1.0500   1.4164   1.6556 &  25.7947 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1401   1.0500            0.0497 &  25.8444 r
  mprj/buf_i[214] (net)                                  2   0.0373 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0104   0.1403   1.0500   0.0040   0.0074 &  25.8518 r
  data arrival time                                                                                                 25.8518

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8022 &  33.2440 r
  clock reconvergence pessimism                                                                           0.0000    33.2440
  clock uncertainty                                                                                      -0.1000    33.1440
  library setup time                                                                    1.0000           -0.0714    33.0726
  data required time                                                                                                33.0726
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0726
  data arrival time                                                                                                -25.8518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1708 
  total derate : arrival time                                                                            -0.0816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2524 

  slack (with derating applied) (MET)                                                                     7.2208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4732 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           3.5871                     1.9084 &  23.9084 r
  wbs_dat_i[12] (net)                                    2   0.3077 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9084 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2763   3.6239   1.0500   0.5163   0.8290 &  24.7375 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1007   1.0500            0.0225 &  24.7599 r
  mprj/buf_i[12] (net)                                   1   0.0072 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1007   1.0500   0.0000   0.0002 &  24.7601 r
  data arrival time                                                                                                 24.7601

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6976 &  32.1395 r
  clock reconvergence pessimism                                                                           0.0000    32.1395
  clock uncertainty                                                                                      -0.1000    32.0395
  library setup time                                                                    1.0000           -0.0556    31.9839
  data required time                                                                                                31.9839
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9839
  data arrival time                                                                                                -24.7601
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1127 
  total derate : arrival time                                                                            -0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1532 

  slack (with derating applied) (MET)                                                                     7.2237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3770 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           3.5477                     1.8986 &  23.8986 r
  wbs_dat_i[15] (net)                                    2   0.3053 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8986 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8335   3.5802   1.0500   0.3410   0.6287 &  24.5273 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0976   1.0500            0.0217 &  24.5490 r
  mprj/buf_i[15] (net)                                   1   0.0053 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0178   0.0976   1.0500   0.0072   0.0077 &  24.5567 r
  data arrival time                                                                                                 24.5567

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.5130 &  31.9549 r
  clock reconvergence pessimism                                                                           0.0000    31.9549
  clock uncertainty                                                                                      -0.1000    31.8549
  library setup time                                                                    1.0000           -0.0524    31.8025
  data required time                                                                                                31.8025
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8025
  data arrival time                                                                                                -24.5567
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1343 

  slack (with derating applied) (MET)                                                                     7.2458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3801 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               4.2679                     2.3806 &  24.3806 r
  io_in[15] (net)                                        2   0.3736 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3806 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2963   4.2924   1.0500   0.9509   1.2331 &  25.6137 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1359   1.0500            0.0170 &  25.6307 r
  mprj/buf_i[207] (net)                                  2   0.0292 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1359   1.0500   0.0000   0.0014 &  25.6321 r
  data arrival time                                                                                                 25.6321

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6244 &  33.0662 r
  clock reconvergence pessimism                                                                           0.0000    33.0662
  clock uncertainty                                                                                      -0.1000    32.9663
  library setup time                                                                    1.0000           -0.0707    32.8956
  data required time                                                                                                32.8956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8956
  data arrival time                                                                                                -25.6321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1615 
  total derate : arrival time                                                                            -0.0596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2211 

  slack (with derating applied) (MET)                                                                     7.2634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4845 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             4.0495                     2.2296 &  24.2296 r
  la_oenb[41] (net)                                      2   0.3529 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2296 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0401   4.0842   1.0500   1.7350   2.0688 &  26.2984 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1178   1.0500            0.0117 &  26.3101 r
  mprj/buf_i[105] (net)                                  2   0.0152 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0219   0.1179   1.0500   0.0089   0.0099 &  26.3200 r
  data arrival time                                                                                                 26.3200

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3621 &  33.8040 r
  clock reconvergence pessimism                                                                           0.0000    33.8040
  clock uncertainty                                                                                      -0.1000    33.7040
  library setup time                                                                    1.0000           -0.0711    33.6329
  data required time                                                                                                33.6329
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6329
  data arrival time                                                                                                -26.3200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2003 
  total derate : arrival time                                                                            -0.0995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2998 

  slack (with derating applied) (MET)                                                                     7.3130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6128 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               3.2778                     1.7324 &  23.7324 r
  wbs_cyc_i (net)                                        2   0.2807 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7324 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3431   3.3161   1.0500   0.1347   0.4267 &  24.1591 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0991   1.0500            0.0412 &  24.2003 r
  mprj/buf_i[236] (net)                                  2   0.0092 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.0991   1.0500   0.0023   0.0027 &  24.2030 r
  data arrival time                                                                                                 24.2030

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   0.2351 &  31.6769 r
  clock reconvergence pessimism                                                                           0.0000    31.6769
  clock uncertainty                                                                                      -0.1000    31.5769
  library setup time                                                                    1.0000           -0.0460    31.5309
  data required time                                                                                                31.5309
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5309
  data arrival time                                                                                                -24.2030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0883 
  total derate : arrival time                                                                            -0.0224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1107 

  slack (with derating applied) (MET)                                                                     7.3279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4386 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            3.2466                     1.7336 &  23.7336 r
  wbs_adr_i[7] (net)                                     2   0.2789 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7336 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8957   3.2796   1.0500   0.3644   0.6419 &  24.3755 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1043   1.0500            0.0498 &  24.4253 r
  mprj/buf_i[39] (net)                                   2   0.0135 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0075   0.1043   1.0500   0.0029   0.0036 &  24.4288 r
  data arrival time                                                                                                 24.4288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.5137 &  31.9556 r
  clock reconvergence pessimism                                                                           0.0000    31.9556
  clock uncertainty                                                                                      -0.1000    31.8556
  library setup time                                                                    1.0000           -0.0532    31.8023
  data required time                                                                                                31.8023
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8023
  data arrival time                                                                                                -24.4288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1361 

  slack (with derating applied) (MET)                                                                     7.3735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5096 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            3.1394                     1.6751 &  23.6751 r
  wbs_sel_i[0] (net)                                     2   0.2695 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6751 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2485   3.1725   1.0500   0.0954   0.3591 &  24.0342 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1032   1.0500            0.0556 &  24.0897 r
  mprj/buf_i[230] (net)                                  2   0.0138 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0160   0.1032   1.0500   0.0065   0.0073 &  24.0971 r
  data arrival time                                                                                                 24.0971

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   0.1961 &  31.6380 r
  clock reconvergence pessimism                                                                           0.0000    31.6380
  clock uncertainty                                                                                      -0.1000    31.5380
  library setup time                                                                    1.0000           -0.0447    31.4934
  data required time                                                                                                31.4934
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4934
  data arrival time                                                                                                -24.0971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0863 
  total derate : arrival time                                                                            -0.0201 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1064 

  slack (with derating applied) (MET)                                                                     7.3963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5027 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               6.0438                     3.0079 &  25.0079 r
  io_in[36] (net)                                        2   0.5103 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.0079 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.2088   1.0500   0.0000   0.7464 &  25.7543 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1739   1.0500           -0.0622 &  25.6921 r
  mprj/buf_i[228] (net)                                  2   0.0357 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1741   1.0500   0.0000   0.0035 &  25.6955 r
  data arrival time                                                                                                 25.6955

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8500 &  33.2919 r
  clock reconvergence pessimism                                                                           0.0000    33.2919
  clock uncertainty                                                                                      -0.1000    33.1919
  library setup time                                                                    1.0000           -0.0783    33.1136
  data required time                                                                                                33.1136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1136
  data arrival time                                                                                                -25.6955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1733 
  total derate : arrival time                                                                            -0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2123 

  slack (with derating applied) (MET)                                                                     7.4181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6304 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           3.0915                     1.6708 &  23.6708 r
  wbs_adr_i[23] (net)                                    2   0.2668 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6708 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1582   3.1161   1.0500   0.4662   0.7063 &  24.3771 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   1.0500            0.0447 &  24.4218 r
  mprj/buf_i[55] (net)                                   1   0.0048 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0903   1.0500   0.0000   0.0001 &  24.4219 r
  data arrival time                                                                                                 24.4219

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6531 &  32.0950 r
  clock reconvergence pessimism                                                                           0.0000    32.0950
  clock uncertainty                                                                                      -0.1000    31.9949
  library setup time                                                                    1.0000           -0.0542    31.9407
  data required time                                                                                                31.9407
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9407
  data arrival time                                                                                                -24.4219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5188

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1103 
  total derate : arrival time                                                                            -0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1461 

  slack (with derating applied) (MET)                                                                     7.5188 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6649 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           3.2660                     1.7460 &  23.7460 r
  wbs_dat_i[10] (net)                                    2   0.2808 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7460 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0199   3.2985   1.0500   0.4065   0.6847 &  24.4308 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   1.0500            0.0324 &  24.4632 r
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0903   1.0500   0.0000   0.0001 &  24.4633 r
  data arrival time                                                                                                 24.4633

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6977 &  32.1396 r
  clock reconvergence pessimism                                                                           0.0000    32.1396
  clock uncertainty                                                                                      -0.1000    32.0396
  library setup time                                                                    1.0000           -0.0549    31.9846
  data required time                                                                                                31.9846
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9846
  data arrival time                                                                                                -24.4633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1127 
  total derate : arrival time                                                                            -0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1468 

  slack (with derating applied) (MET)                                                                     7.5214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6682 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               4.5966                     2.4060 &  24.4060 r
  io_in[33] (net)                                        2   0.3933 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4060 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7674   4.6517   1.0500   0.7121   1.1810 &  25.5869 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1321   1.0500           -0.0091 &  25.5779 r
  mprj/buf_i[225] (net)                                  2   0.0209 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0093   0.1322   1.0500   0.0036   0.0047 &  25.5826 r
  data arrival time                                                                                                 25.5826

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8722 &  33.3141 r
  clock reconvergence pessimism                                                                           0.0000    33.3141
  clock uncertainty                                                                                      -0.1000    33.2141
  library setup time                                                                    1.0000           -0.0699    33.1442
  data required time                                                                                                33.1442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1442
  data arrival time                                                                                                -25.5826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1745 
  total derate : arrival time                                                                            -0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2314 

  slack (with derating applied) (MET)                                                                     7.5617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7931 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          4.0031                     2.1157 &  24.1157 r
  la_data_in[60] (net)                                   2   0.3432 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1157 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3565   4.0492   1.0500   1.3785   1.7736 &  25.8893 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1640   1.0500            0.0517 &  25.9410 r
  mprj/buf_i[188] (net)                                  2   0.0519 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1148   0.1651   1.0500   0.0468   0.0565 &  25.9975 r
  data arrival time                                                                                                 25.9975

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2998 &  33.7416 r
  clock reconvergence pessimism                                                                           0.0000    33.7416
  clock uncertainty                                                                                      -0.1000    33.6416
  library setup time                                                                    1.0000           -0.0807    33.5609
  data required time                                                                                                33.5609
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5609
  data arrival time                                                                                                -25.9975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1970 
  total derate : arrival time                                                                            -0.0896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2866 

  slack (with derating applied) (MET)                                                                     7.5634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8501 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            2.9828                     1.6123 &  23.6123 r
  wbs_sel_i[1] (net)                                     2   0.2537 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6123 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.0096   1.0500   0.0000   0.2290 &  23.8413 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1013   1.0500            0.0641 &  23.9054 r
  mprj/buf_i[231] (net)                                  2   0.0142 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0166   0.1013   1.0500   0.0067   0.0075 &  23.9129 r
  data arrival time                                                                                                 23.9129

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   0.1847 &  31.6266 r
  clock reconvergence pessimism                                                                           0.0000    31.6266
  clock uncertainty                                                                                      -0.1000    31.5266
  library setup time                                                                    1.0000           -0.0444    31.4822
  data required time                                                                                                31.4822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.4822
  data arrival time                                                                                                -23.9129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0857 
  total derate : arrival time                                                                            -0.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1000 

  slack (with derating applied) (MET)                                                                     7.5693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6693 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             3.8144                     2.1216 &  24.1216 r
  la_oenb[23] (net)                                      2   0.3333 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1216 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6939   3.8402   1.0500   1.5911   1.8806 &  26.0022 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1059   1.0500            0.0140 &  26.0163 r
  mprj/buf_i[87] (net)                                   1   0.0088 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0148   0.1059   1.0500   0.0059   0.0066 &  26.0228 r
  data arrival time                                                                                                 26.0228

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3212 &  33.7631 r
  clock reconvergence pessimism                                                                           0.0000    33.7631
  clock uncertainty                                                                                      -0.1000    33.6631
  library setup time                                                                    1.0000           -0.0686    33.5944
  data required time                                                                                                33.5944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5944
  data arrival time                                                                                                -26.0228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1981 
  total derate : arrival time                                                                            -0.0905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2887 

  slack (with derating applied) (MET)                                                                     7.5716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8603 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                4.2915                     2.2779 &  24.2779 r
  io_in[5] (net)                                         2   0.3687 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.2779 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2920   4.3326   1.0500   0.5238   0.9163 &  25.1942 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1362   1.0500            0.0148 &  25.2091 r
  mprj/buf_i[197] (net)                                  2   0.0290 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0190   0.1363   1.0500   0.0076   0.0094 &  25.2184 r
  data arrival time                                                                                                 25.2184

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5201 &  32.9620 r
  clock reconvergence pessimism                                                                           0.0000    32.9620
  clock uncertainty                                                                                      -0.1000    32.8620
  library setup time                                                                    1.0000           -0.0703    32.7917
  data required time                                                                                                32.7917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7917
  data arrival time                                                                                                -25.2184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1560 
  total derate : arrival time                                                                            -0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2008 

  slack (with derating applied) (MET)                                                                     7.5732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7740 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             3.8833                     2.1626 &  24.1626 r
  la_oenb[26] (net)                                      2   0.3395 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1626 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6745   3.9090   1.0500   1.5779   1.8692 &  26.0318 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1229   1.0500            0.0282 &  26.0599 r
  mprj/buf_i[90] (net)                                   2   0.0222 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0230   0.1230   1.0500   0.0089   0.0103 &  26.0702 r
  data arrival time                                                                                                 26.0702

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4092 &  33.8510 r
  clock reconvergence pessimism                                                                           0.0000    33.8510
  clock uncertainty                                                                                      -0.1000    33.7510
  library setup time                                                                    1.0000           -0.0721    33.6789
  data required time                                                                                                33.6789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6789
  data arrival time                                                                                                -26.0702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2028 
  total derate : arrival time                                                                            -0.0908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2936 

  slack (with derating applied) (MET)                                                                     7.6087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9023 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           3.0748                     1.6620 &  23.6620 r
  wbs_dat_i[23] (net)                                    2   0.2653 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6620 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8414   3.0988   1.0500   0.3363   0.5697 &  24.2317 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0892   1.0500            0.0446 &  24.2763 r
  mprj/buf_i[23] (net)                                   1   0.0041 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0892   1.0500   0.0000   0.0001 &  24.2764 r
  data arrival time                                                                                                 24.2764

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6527 &  32.0945 r
  clock reconvergence pessimism                                                                           0.0000    32.0945
  clock uncertainty                                                                                      -0.1000    31.9945
  library setup time                                                                    1.0000           -0.0542    31.9404
  data required time                                                                                                31.9404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9404
  data arrival time                                                                                                -24.2764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1103 
  total derate : arrival time                                                                            -0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1396 

  slack (with derating applied) (MET)                                                                     7.6640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8036 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           3.0003                     1.6134 &  23.6134 r
  wbs_adr_i[11] (net)                                    2   0.2553 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6134 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5654   3.0282   1.0500   0.2287   0.4694 &  24.0828 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0869   1.0500            0.0468 &  24.1296 r
  mprj/buf_i[43] (net)                                   1   0.0031 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0063   0.0869   1.0500   0.0024   0.0026 &  24.1321 r
  data arrival time                                                                                                 24.1321

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.5105 &  31.9524 r
  clock reconvergence pessimism                                                                           0.0000    31.9524
  clock uncertainty                                                                                      -0.1000    31.8524
  library setup time                                                                    1.0000           -0.0517    31.8006
  data required time                                                                                                31.8006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8006
  data arrival time                                                                                                -24.1321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1028 
  total derate : arrival time                                                                            -0.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1275 

  slack (with derating applied) (MET)                                                                     7.6685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7960 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               3.8131                     2.0404 &  24.0404 r
  io_in[28] (net)                                        2   0.3281 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0404 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4148   3.8463   1.0500   0.9974   1.3206 &  25.3609 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1239   1.0500            0.0331 &  25.3941 r
  mprj/buf_i[220] (net)                                  2   0.0240 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1239   1.0500   0.0000   0.0011 &  25.3951 r
  data arrival time                                                                                                 25.3951

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8341 &  33.2760 r
  clock reconvergence pessimism                                                                           0.0000    33.2760
  clock uncertainty                                                                                      -0.1000    33.1760
  library setup time                                                                    1.0000           -0.0682    33.1078
  data required time                                                                                                33.1078
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1078
  data arrival time                                                                                                -25.3951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1725 
  total derate : arrival time                                                                            -0.0645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2370 

  slack (with derating applied) (MET)                                                                     7.7127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9497 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           3.1208                     1.6850 &  23.6850 r
  wbs_adr_i[21] (net)                                    2   0.2693 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6850 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1888   3.1460   1.0500   0.4788   0.7239 &  24.4089 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0894   1.0500            0.0416 &  24.4505 r
  mprj/buf_i[53] (net)                                   1   0.0038 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0894   1.0500   0.0000   0.0001 &  24.4506 r
  data arrival time                                                                                                 24.4506

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.9009 &  32.3428 r
  clock reconvergence pessimism                                                                           0.0000    32.3428
  clock uncertainty                                                                                      -0.1000    32.2428
  library setup time                                                                    1.0000           -0.0578    32.1850
  data required time                                                                                                32.1850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1850
  data arrival time                                                                                                -24.4506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1234 
  total derate : arrival time                                                                            -0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1598 

  slack (with derating applied) (MET)                                                                     7.7344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8943 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           2.9771                     1.6341 &  23.6341 r
  wbs_adr_i[24] (net)                                    2   0.2556 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6341 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7579   3.0076   1.0500   0.3093   0.5192 &  24.1533 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0880   1.0500            0.0494 &  24.2027 r
  mprj/buf_i[56] (net)                                   1   0.0042 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0880   1.0500   0.0000   0.0001 &  24.2028 r
  data arrival time                                                                                                 24.2028

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6548 &  32.0967 r
  clock reconvergence pessimism                                                                           0.0000    32.0967
  clock uncertainty                                                                                      -0.1000    31.9967
  library setup time                                                                    1.0000           -0.0541    31.9426
  data required time                                                                                                31.9426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9426
  data arrival time                                                                                                -24.2028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7398

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1104 
  total derate : arrival time                                                                            -0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1375 

  slack (with derating applied) (MET)                                                                     7.7398 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8773 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           3.6365                     1.9589 &  23.9589 r
  wbs_dat_i[30] (net)                                    2   0.3136 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9589 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5643   3.6661   1.0500   0.6347   0.9255 &  24.8844 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0986   1.0500            0.0171 &  24.9015 r
  mprj/buf_i[30] (net)                                   1   0.0052 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0986   1.0500   0.0000   0.0001 &  24.9016 r
  data arrival time                                                                                                 24.9016

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.3731 &  32.8149 r
  clock reconvergence pessimism                                                                           0.0000    32.8149
  clock uncertainty                                                                                      -0.1000    32.7149
  library setup time                                                                    1.0000           -0.0639    32.6511
  data required time                                                                                                32.6511
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6511
  data arrival time                                                                                                -24.9016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1931 

  slack (with derating applied) (MET)                                                                     7.7495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9426 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          4.0734                     2.2776 &  24.2776 r
  la_data_in[13] (net)                                   2   0.3570 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2776 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3156   4.0968   1.0500   0.9840   1.2493 &  25.5269 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1020   1.0500           -0.0073 &  25.5196 r
  mprj/buf_i[141] (net)                                  1   0.0034 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1020   1.0500   0.0000   0.0001 &  25.5197 r
  data arrival time                                                                                                 25.5197

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.0467 &  33.4886 r
  clock reconvergence pessimism                                                                           0.0000    33.4886
  clock uncertainty                                                                                      -0.1000    33.3886
  library setup time                                                                    1.0000           -0.0677    33.3210
  data required time                                                                                                33.3210
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3210
  data arrival time                                                                                                -25.5197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1837 
  total derate : arrival time                                                                            -0.0599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2436 

  slack (with derating applied) (MET)                                                                     7.8013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0448 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           3.3613                     1.8045 &  23.8045 r
  wbs_adr_i[19] (net)                                    2   0.2895 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8045 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2125   3.3914   1.0500   0.0858   0.3402 &  24.1447 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0990   1.0500            0.0361 &  24.1808 r
  mprj/buf_i[51] (net)                                   1   0.0083 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0990   1.0500   0.0000   0.0002 &  24.1810 r
  data arrival time                                                                                                 24.1810

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.7047 &  32.1466 r
  clock reconvergence pessimism                                                                           0.0000    32.1466
  clock uncertainty                                                                                      -0.1000    32.0466
  library setup time                                                                    1.0000           -0.0557    31.9909
  data required time                                                                                                31.9909
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9909
  data arrival time                                                                                                -24.1810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1131 
  total derate : arrival time                                                                            -0.0179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1310 

  slack (with derating applied) (MET)                                                                     7.8099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9409 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            3.0190                     1.6194 &  23.6194 r
  wbs_dat_i[5] (net)                                     2   0.2567 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6194 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.1730   3.0487   1.0500   0.0695   0.3099 &  23.9292 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0920   1.0500            0.0511 &  23.9803 r
  mprj/buf_i[5] (net)                                    1   0.0067 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0109   0.0920   1.0500   0.0043   0.0048 &  23.9851 r
  data arrival time                                                                                                 23.9851

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.5135 &  31.9554 r
  clock reconvergence pessimism                                                                           0.0000    31.9554
  clock uncertainty                                                                                      -0.1000    31.8554
  library setup time                                                                    1.0000           -0.0520    31.8034
  data required time                                                                                                31.8034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8034
  data arrival time                                                                                                -23.9851
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1204 

  slack (with derating applied) (MET)                                                                     7.8182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9387 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           3.1547                     1.7009 &  23.7009 r
  wbs_adr_i[22] (net)                                    2   0.2721 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7009 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0759   3.1806   1.0500   0.4343   0.6797 &  24.3806 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0921   1.0500            0.0424 &  24.4230 r
  mprj/buf_i[54] (net)                                   1   0.0054 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0921   1.0500   0.0000   0.0001 &  24.4231 r
  data arrival time                                                                                                 24.4231

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.9613 &  32.4032 r
  clock reconvergence pessimism                                                                           0.0000    32.4032
  clock uncertainty                                                                                      -0.1000    32.3032
  library setup time                                                                    1.0000           -0.0588    32.2444
  data required time                                                                                                32.2444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2444
  data arrival time                                                                                                -24.4231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1266 
  total derate : arrival time                                                                            -0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1610 

  slack (with derating applied) (MET)                                                                     7.8213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9823 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          3.9560                     2.2094 &  24.2094 r
  la_data_in[15] (net)                                   2   0.3462 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2094 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2764   3.9806   1.0500   0.9678   1.2267 &  25.4361 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1044   1.0500            0.0027 &  25.4388 r
  mprj/buf_i[143] (net)                                  1   0.0062 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1044   1.0500   0.0000   0.0002 &  25.4389 r
  data arrival time                                                                                                 25.4389

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.0464 &  33.4882 r
  clock reconvergence pessimism                                                                           0.0000    33.4882
  clock uncertainty                                                                                      -0.1000    33.3882
  library setup time                                                                    1.0000           -0.0681    33.3201
  data required time                                                                                                33.3201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3201
  data arrival time                                                                                                -25.4389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1837 
  total derate : arrival time                                                                            -0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2422 

  slack (with derating applied) (MET)                                                                     7.8812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1234 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             3.8907                     2.1699 &  24.1699 r
  la_oenb[12] (net)                                      2   0.3403 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1699 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0793   3.9155   1.0500   0.8768   1.1277 &  25.2976 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1025   1.0500            0.0049 &  25.3025 r
  mprj/buf_i[76] (net)                                   1   0.0056 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1025   1.0500   0.0000   0.0002 &  25.3028 r
  data arrival time                                                                                                 25.3028

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.9574 &  33.3992 r
  clock reconvergence pessimism                                                                           0.0000    33.3992
  clock uncertainty                                                                                      -0.1000    33.2992
  library setup time                                                                    1.0000           -0.0676    33.2316
  data required time                                                                                                33.2316
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2316
  data arrival time                                                                                                -25.3028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1790 
  total derate : arrival time                                                                            -0.0539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2329 

  slack (with derating applied) (MET)                                                                     7.9289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1618 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               4.3286                     2.2410 &  24.2410 r
  io_in[32] (net)                                        2   0.3689 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2410 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2451   4.3922   1.0500   0.5039   0.9519 &  25.1929 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1316   1.0500            0.0062 &  25.1991 r
  mprj/buf_i[224] (net)                                  2   0.0238 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0383   0.1317   1.0500   0.0153   0.0171 &  25.2162 r
  data arrival time                                                                                                 25.2162

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8735 &  33.3154 r
  clock reconvergence pessimism                                                                           0.0000    33.3154
  clock uncertainty                                                                                      -0.1000    33.2154
  library setup time                                                                    1.0000           -0.0699    33.1455
  data required time                                                                                                33.1455
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1455
  data arrival time                                                                                                -25.2162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1746 
  total derate : arrival time                                                                            -0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2210 

  slack (with derating applied) (MET)                                                                     7.9293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1504 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           3.1590                     1.7065 &  23.7065 r
  wbs_adr_i[31] (net)                                    2   0.2726 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7065 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4779   3.1844   1.0500   0.6024   0.8514 &  24.5578 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0926   1.0500            0.0427 &  24.6005 r
  mprj/buf_i[63] (net)                                   1   0.0058 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0926   1.0500   0.0000   0.0002 &  24.6007 r
  data arrival time                                                                                                 24.6007

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.2637 &  32.7056 r
  clock reconvergence pessimism                                                                           0.0000    32.7056
  clock uncertainty                                                                                      -0.1000    32.6056
  library setup time                                                                    1.0000           -0.0623    32.5432
  data required time                                                                                                32.5432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5432
  data arrival time                                                                                                -24.6007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1425 
  total derate : arrival time                                                                            -0.0426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1851 

  slack (with derating applied) (MET)                                                                     7.9425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1275 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                4.2892                     2.1969 &  24.1969 r
  io_in[1] (net)                                         2   0.3646 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.1969 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3209   4.3843   1.0500   0.1224   0.6110 &  24.8079 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1315   1.0500            0.0066 &  24.8145 r
  mprj/buf_i[193] (net)                                  2   0.0239 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1316   1.0500   0.0000   0.0011 &  24.8156 r
  data arrival time                                                                                                 24.8156

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5322 &  32.9741 r
  clock reconvergence pessimism                                                                           0.0000    32.9741
  clock uncertainty                                                                                      -0.1000    32.8741
  library setup time                                                                    1.0000           -0.0693    32.8048
  data required time                                                                                                32.8048
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8048
  data arrival time                                                                                                -24.8156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1566 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1861 

  slack (with derating applied) (MET)                                                                     7.9891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1752 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           3.1578                     1.7188 &  23.7188 r
  wbs_dat_i[24] (net)                                    2   0.2730 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7188 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7643   3.1798   1.0500   0.3088   0.5362 &  24.2550 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0930   1.0500            0.0434 &  24.2984 r
  mprj/buf_i[24] (net)                                   1   0.0061 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0930   1.0500   0.0000   0.0001 &  24.2986 r
  data arrival time                                                                                                 24.2986

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.0304 &  32.4723 r
  clock reconvergence pessimism                                                                           0.0000    32.4723
  clock uncertainty                                                                                      -0.1000    32.3723
  library setup time                                                                    1.0000           -0.0597    32.3126
  data required time                                                                                                32.3126
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3126
  data arrival time                                                                                                -24.2986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0140

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1302 
  total derate : arrival time                                                                            -0.0276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1578 

  slack (with derating applied) (MET)                                                                     8.0140 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1718 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          4.0042                     2.2376 &  24.2376 r
  la_data_in[16] (net)                                   2   0.3506 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2376 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2526   4.0285   1.0500   0.9609   1.2223 &  25.4599 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1043   1.0500           -0.0006 &  25.4593 r
  mprj/buf_i[144] (net)                                  1   0.0057 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0143   0.1043   1.0500   0.0057   0.0061 &  25.4655 r
  data arrival time                                                                                                 25.4655

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2063 &  33.6482 r
  clock reconvergence pessimism                                                                           0.0000    33.6482
  clock uncertainty                                                                                      -0.1000    33.5482
  library setup time                                                                    1.0000           -0.0683    33.4799
  data required time                                                                                                33.4799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4799
  data arrival time                                                                                                -25.4655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1921 
  total derate : arrival time                                                                            -0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2506 

  slack (with derating applied) (MET)                                                                     8.0144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2650 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          3.7852                     2.1189 &  24.1189 r
  la_data_in[17] (net)                                   2   0.3316 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1189 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9754   3.8060   1.0500   0.8457   1.0819 &  25.2008 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0998   1.0500            0.0091 &  25.2099 r
  mprj/buf_i[145] (net)                                  1   0.0047 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0998   1.0500   0.0000   0.0002 &  25.2101 r
  data arrival time                                                                                                 25.2101

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.0156 &  33.4574 r
  clock reconvergence pessimism                                                                           0.0000    33.4574
  clock uncertainty                                                                                      -0.1000    33.3574
  library setup time                                                                    1.0000           -0.0672    33.2902
  data required time                                                                                                33.2902
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2902
  data arrival time                                                                                                -25.2101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1820 
  total derate : arrival time                                                                            -0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2340 

  slack (with derating applied) (MET)                                                                     8.0801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3141 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             3.9486                     2.2064 &  24.2064 r
  la_oenb[13] (net)                                      2   0.3457 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2064 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7493   3.9728   1.0500   0.7683   1.0141 &  25.2206 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1139   1.0500            0.0146 &  25.2352 r
  mprj/buf_i[77] (net)                                   2   0.0132 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1139   1.0500   0.0000   0.0005 &  25.2357 r
  data arrival time                                                                                                 25.2357

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0475 &  33.4893 r
  clock reconvergence pessimism                                                                           0.0000    33.4893
  clock uncertainty                                                                                      -0.1000    33.3893
  library setup time                                                                    1.0000           -0.0701    33.3193
  data required time                                                                                                33.3193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3193
  data arrival time                                                                                                -25.2357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1837 
  total derate : arrival time                                                                            -0.0490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2327 

  slack (with derating applied) (MET)                                                                     8.0836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3163 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             4.1079                     2.2685 &  24.2685 r
  la_oenb[35] (net)                                      2   0.3583 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2685 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0795   4.1410   1.0500   0.9023   1.1909 &  25.4594 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1079   1.0500           -0.0035 &  25.4559 r
  mprj/buf_i[99] (net)                                   1   0.0072 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0195   0.1079   1.0500   0.0079   0.0086 &  25.4644 r
  data arrival time                                                                                                 25.4644

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2825 &  33.7244 r
  clock reconvergence pessimism                                                                           0.0000    33.7244
  clock uncertainty                                                                                      -0.1000    33.6244
  library setup time                                                                    1.0000           -0.0691    33.5554
  data required time                                                                                                33.5554
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5554
  data arrival time                                                                                                -25.4644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.0573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2534 

  slack (with derating applied) (MET)                                                                     8.0909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3443 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             3.8077                     2.1197 &  24.1197 r
  la_oenb[15] (net)                                      2   0.3328 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1197 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9368   3.8331   1.0500   0.8152   1.0616 &  25.1813 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1100   1.0500            0.0194 &  25.2007 r
  mprj/buf_i[79] (net)                                   1   0.0119 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0294   0.1100   1.0500   0.0117   0.0128 &  25.2135 r
  data arrival time                                                                                                 25.2135

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0468 &  33.4887 r
  clock reconvergence pessimism                                                                           0.0000    33.4887
  clock uncertainty                                                                                      -0.1000    33.3887
  library setup time                                                                    1.0000           -0.0693    33.3194
  data required time                                                                                                33.3194
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3194
  data arrival time                                                                                                -25.2135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1837 
  total derate : arrival time                                                                            -0.0521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2358 

  slack (with derating applied) (MET)                                                                     8.1059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3417 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             3.5018                     1.8695 &  23.8695 r
  la_oenb[63] (net)                                      2   0.3009 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8695 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8563   3.5373   1.0500   0.7588   1.0700 &  24.9395 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1839   1.0500            0.0945 &  25.0339 r
  mprj/buf_i[127] (net)                                  2   0.0694 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0079   0.1855   1.0500   0.0032   0.0156 &  25.0496 r
  data arrival time                                                                                                 25.0496

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.9021 &  33.3440 r
  clock reconvergence pessimism                                                                           0.0000    33.3440
  clock uncertainty                                                                                      -0.1000    33.2440
  library setup time                                                                    1.0000           -0.0843    33.1597
  data required time                                                                                                33.1597
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1597
  data arrival time                                                                                                -25.0496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1761 
  total derate : arrival time                                                                            -0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2323 

  slack (with derating applied) (MET)                                                                     8.1101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3424 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             3.8356                     2.1165 &  24.1165 r
  la_oenb[14] (net)                                      2   0.3343 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1165 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9279   3.8670   1.0500   0.8058   1.0703 &  25.1868 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1055   1.0500            0.0117 &  25.1985 r
  mprj/buf_i[78] (net)                                   1   0.0082 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0039   0.1055   1.0500   0.0015   0.0019 &  25.2004 r
  data arrival time                                                                                                 25.2004

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0444 &  33.4863 r
  clock reconvergence pessimism                                                                           0.0000    33.4863
  clock uncertainty                                                                                      -0.1000    33.3863
  library setup time                                                                    1.0000           -0.0684    33.3180
  data required time                                                                                                33.3180
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3180
  data arrival time                                                                                                -25.2004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1836 
  total derate : arrival time                                                                            -0.0516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2352 

  slack (with derating applied) (MET)                                                                     8.1175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3527 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           3.1327                     1.6818 &  23.6818 r
  wbs_adr_i[30] (net)                                    2   0.2696 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6818 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4696   3.1607   1.0500   0.5990   0.8553 &  24.5371 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0917   1.0500            0.0432 &  24.5803 r
  mprj/buf_i[62] (net)                                   1   0.0053 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0917   1.0500   0.0000   0.0001 &  24.5804 r
  data arrival time                                                                                                 24.5804

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.4666 &  32.9084 r
  clock reconvergence pessimism                                                                           0.0000    32.9084
  clock uncertainty                                                                                      -0.1000    32.8084
  library setup time                                                                    1.0000           -0.0643    32.7441
  data required time                                                                                                32.7441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7441
  data arrival time                                                                                                -24.5804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1531 
  total derate : arrival time                                                                            -0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1959 

  slack (with derating applied) (MET)                                                                     8.1637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3596 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             3.7580                     2.1003 &  24.1003 r
  la_oenb[16] (net)                                      2   0.3288 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1003 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9122   3.7808   1.0500   0.8074   1.0418 &  25.1421 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0995   1.0500            0.0105 &  25.1525 r
  mprj/buf_i[80] (net)                                   1   0.0048 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0995   1.0500   0.0000   0.0002 &  25.1527 r
  data arrival time                                                                                                 25.1527

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0445 &  33.4863 r
  clock reconvergence pessimism                                                                           0.0000    33.4863
  clock uncertainty                                                                                      -0.1000    33.3863
  library setup time                                                                    1.0000           -0.0673    33.3191
  data required time                                                                                                33.3191
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3191
  data arrival time                                                                                                -25.1527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1836 
  total derate : arrival time                                                                            -0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2337 

  slack (with derating applied) (MET)                                                                     8.1664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4000 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           2.8368                     1.5367 &  23.5367 r
  wbs_dat_i[19] (net)                                    2   0.2441 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5367 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.8600   1.0500   0.0000   0.2063 &  23.7430 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0877   1.0500            0.0588 &  23.8018 r
  mprj/buf_i[19] (net)                                   1   0.0054 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0877   1.0500   0.0000   0.0001 &  23.8019 r
  data arrival time                                                                                                 23.8019

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.7122 &  32.1541 r
  clock reconvergence pessimism                                                                           0.0000    32.1541
  clock uncertainty                                                                                      -0.1000    32.0541
  library setup time                                                                    1.0000           -0.0551    31.9990
  data required time                                                                                                31.9990
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9990
  data arrival time                                                                                                -23.8019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1970

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1134 
  total derate : arrival time                                                                            -0.0126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1261 

  slack (with derating applied) (MET)                                                                     8.1970 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3231 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               4.6169                     2.3343 &  24.3343 r
  io_in[37] (net)                                        2   0.3912 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3343 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.7364   1.0500   0.0000   0.5634 &  24.8977 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1534   1.0500            0.0023 &  24.9000 r
  mprj/buf_i[229] (net)                                  2   0.0367 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1537   1.0500   0.0000   0.0040 &  24.9040 r
  data arrival time                                                                                                 24.9040

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8500 &  33.2918 r
  clock reconvergence pessimism                                                                           0.0000    33.2918
  clock uncertainty                                                                                      -0.1000    33.1918
  library setup time                                                                    1.0000           -0.0743    33.1175
  data required time                                                                                                33.1175
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1175
  data arrival time                                                                                                -24.9040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1733 
  total derate : arrival time                                                                            -0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2005 

  slack (with derating applied) (MET)                                                                     8.2136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4140 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           2.7707                     1.4954 &  23.4954 r
  wbs_dat_i[18] (net)                                    2   0.2380 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4954 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.7945   1.0500   0.0000   0.2048 &  23.7002 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0872   1.0500            0.0627 &  23.7629 r
  mprj/buf_i[18] (net)                                   1   0.0058 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0872   1.0500   0.0000   0.0001 &  23.7630 r
  data arrival time                                                                                                 23.7630

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.7071 &  32.1490 r
  clock reconvergence pessimism                                                                           0.0000    32.1490
  clock uncertainty                                                                                      -0.1000    32.0490
  library setup time                                                                    1.0000           -0.0550    31.9940
  data required time                                                                                                31.9940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9940
  data arrival time                                                                                                -23.7630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1132 
  total derate : arrival time                                                                            -0.0127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1259 

  slack (with derating applied) (MET)                                                                     8.2310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3569 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           2.6632                     1.4538 &  23.4538 r
  wbs_dat_i[22] (net)                                    2   0.2306 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4538 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.6830   1.0500   0.0000   0.1814 &  23.6352 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0864   1.0500            0.0692 &  23.7044 r
  mprj/buf_i[22] (net)                                   1   0.0063 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0864   1.0500   0.0000   0.0001 &  23.7046 r
  data arrival time                                                                                                 23.7046

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6546 &  32.0965 r
  clock reconvergence pessimism                                                                           0.0000    32.0965
  clock uncertainty                                                                                      -0.1000    31.9965
  library setup time                                                                    1.0000           -0.0540    31.9425
  data required time                                                                                                31.9425
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9425
  data arrival time                                                                                                -23.7046
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1104 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1224 

  slack (with derating applied) (MET)                                                                     8.2379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3603 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             3.9436                     2.2097 &  24.2097 r
  la_oenb[19] (net)                                      2   0.3457 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2097 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6486   3.9650   1.0500   0.7033   0.9369 &  25.1467 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1038   1.0500            0.0031 &  25.1497 r
  mprj/buf_i[83] (net)                                   1   0.0060 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1038   1.0500   0.0000   0.0002 &  25.1499 r
  data arrival time                                                                                                 25.1499

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.1191 &  33.5609 r
  clock reconvergence pessimism                                                                           0.0000    33.5609
  clock uncertainty                                                                                      -0.1000    33.4609
  library setup time                                                                    1.0000           -0.0681    33.3928
  data required time                                                                                                33.3928
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3928
  data arrival time                                                                                                -25.1499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2323 

  slack (with derating applied) (MET)                                                                     8.2429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4751 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           3.0393                     1.6523 &  23.6523 r
  wbs_dat_i[25] (net)                                    2   0.2616 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6523 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7431   3.0618   1.0500   0.3006   0.5228 &  24.1751 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0901   1.0500            0.0481 &  24.2232 r
  mprj/buf_i[25] (net)                                   1   0.0052 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0901   1.0500   0.0000   0.0001 &  24.2233 r
  data arrival time                                                                                                 24.2233

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.2081 &  32.6499 r
  clock reconvergence pessimism                                                                           0.0000    32.6499
  clock uncertainty                                                                                      -0.1000    32.5499
  library setup time                                                                    1.0000           -0.0616    32.4884
  data required time                                                                                                32.4884
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4884
  data arrival time                                                                                                -24.2233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1395 
  total derate : arrival time                                                                            -0.0272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1667 

  slack (with derating applied) (MET)                                                                     8.2650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4318 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                4.0248                     2.0800 &  24.0800 r
  io_in[2] (net)                                         2   0.3429 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.0800 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.1044   1.0500   0.0000   0.4272 &  24.5072 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1315   1.0500            0.0245 &  24.5318 r
  mprj/buf_i[194] (net)                                  2   0.0277 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0018   0.1316   1.0500   0.0007   0.0021 &  24.5339 r
  data arrival time                                                                                                 24.5339

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5273 &  32.9692 r
  clock reconvergence pessimism                                                                           0.0000    32.9692
  clock uncertainty                                                                                      -0.1000    32.8692
  library setup time                                                                    1.0000           -0.0694    32.7998
  data required time                                                                                                32.7998
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7998
  data arrival time                                                                                                -24.5339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1563 
  total derate : arrival time                                                                            -0.0216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1780 

  slack (with derating applied) (MET)                                                                     8.2660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4439 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           2.8348                     1.5449 &  23.5449 r
  wbs_adr_i[25] (net)                                    2   0.2444 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5449 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7722   2.8548   1.0500   0.3142   0.5187 &  24.0636 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0880   1.0500            0.0596 &  24.1232 r
  mprj/buf_i[57] (net)                                   1   0.0057 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0880   1.0500   0.0000   0.0002 &  24.1234 r
  data arrival time                                                                                                 24.1234

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.2035 &  32.6453 r
  clock reconvergence pessimism                                                                           0.0000    32.6453
  clock uncertainty                                                                                      -0.1000    32.5453
  library setup time                                                                    1.0000           -0.0614    32.4839
  data required time                                                                                                32.4839
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4839
  data arrival time                                                                                                -24.1234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1393 
  total derate : arrival time                                                                            -0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1669 

  slack (with derating applied) (MET)                                                                     8.3606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5274 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           2.9485                     1.6092 &  23.6092 r
  wbs_adr_i[26] (net)                                    2   0.2514 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6092 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8459   2.9697   1.0500   0.3435   0.5556 &  24.1648 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0888   1.0500            0.0528 &  24.2176 r
  mprj/buf_i[58] (net)                                   1   0.0052 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0888   1.0500   0.0000   0.0001 &  24.2177 r
  data arrival time                                                                                                 24.2177

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.3029 &  32.7448 r
  clock reconvergence pessimism                                                                           0.0000    32.7448
  clock uncertainty                                                                                      -0.1000    32.6448
  library setup time                                                                    1.0000           -0.0625    32.5823
  data required time                                                                                                32.5823
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5823
  data arrival time                                                                                                -24.2177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1445 
  total derate : arrival time                                                                            -0.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1735 

  slack (with derating applied) (MET)                                                                     8.3645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5381 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           3.2631                     1.7592 &  23.7592 r
  wbs_dat_i[28] (net)                                    2   0.2812 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7592 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0377   3.2906   1.0500   0.4242   0.6759 &  24.4351 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0916   1.0500            0.0344 &  24.4696 r
  mprj/buf_i[28] (net)                                   1   0.0040 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0916   1.0500   0.0000   0.0002 &  24.4697 r
  data arrival time                                                                                                 24.4697

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.5696 &  33.0115 r
  clock reconvergence pessimism                                                                           0.0000    33.0115
  clock uncertainty                                                                                      -0.1000    32.9115
  library setup time                                                                    1.0000           -0.0651    32.8464
  data required time                                                                                                32.8464
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8464
  data arrival time                                                                                                -24.4697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1586 
  total derate : arrival time                                                                            -0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1924 

  slack (with derating applied) (MET)                                                                     8.3767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5691 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                3.8323                     1.9958 &  23.9958 r
  io_in[3] (net)                                         2   0.3271 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.9958 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8867   1.0500   0.0000   0.3843 &  24.3801 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1260   1.0500            0.0328 &  24.4129 r
  mprj/buf_i[195] (net)                                  2   0.0255 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1261   1.0500   0.0000   0.0012 &  24.4140 r
  data arrival time                                                                                                 24.4140

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5248 &  32.9666 r
  clock reconvergence pessimism                                                                           0.0000    32.9666
  clock uncertainty                                                                                      -0.1000    32.8666
  library setup time                                                                    1.0000           -0.0683    32.7983
  data required time                                                                                                32.7983
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7983
  data arrival time                                                                                                -24.4140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1562 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1761 

  slack (with derating applied) (MET)                                                                     8.3843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5604 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                3.7762                     1.9747 &  23.9747 r
  io_in[4] (net)                                         2   0.3227 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.9747 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8270   1.0500   0.0000   0.3633 &  24.3380 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1250   1.0500            0.0355 &  24.3735 r
  mprj/buf_i[196] (net)                                  2   0.0253 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1251   1.0500   0.0000   0.0012 &  24.3747 r
  data arrival time                                                                                                 24.3747

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5209 &  32.9627 r
  clock reconvergence pessimism                                                                           0.0000    32.9627
  clock uncertainty                                                                                      -0.1000    32.8627
  library setup time                                                                    1.0000           -0.0681    32.7946
  data required time                                                                                                32.7946
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7946
  data arrival time                                                                                                -24.3747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1560 
  total derate : arrival time                                                                            -0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1751 

  slack (with derating applied) (MET)                                                                     8.4199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5950 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           2.9900                     1.6253 &  23.6253 r
  wbs_adr_i[27] (net)                                    2   0.2552 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6253 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1205   3.0125   1.0500   0.4485   0.6713 &  24.2966 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0953   1.0500            0.0572 &  24.3538 r
  mprj/buf_i[59] (net)                                   1   0.0096 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0953   1.0500   0.0000   0.0004 &  24.3542 r
  data arrival time                                                                                                 24.3542

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.5108 &  32.9527 r
  clock reconvergence pessimism                                                                           0.0000    32.9527
  clock uncertainty                                                                                      -0.1000    32.8527
  library setup time                                                                    1.0000           -0.0649    32.7878
  data required time                                                                                                32.7878
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7878
  data arrival time                                                                                                -24.3542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4336

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1555 
  total derate : arrival time                                                                            -0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1902 

  slack (with derating applied) (MET)                                                                     8.4336 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6238 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              3.1339                     1.6875 &  23.6875 r
  la_oenb[1] (net)                                       2   0.2699 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.6875 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3254   3.1606   1.0500   0.5373   0.7867 &  24.4743 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0953   1.0500            0.0473 &  24.5216 r
  mprj/buf_i[65] (net)                                   1   0.0080 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0023   0.0953   1.0500   0.0009   0.0011 &  24.5227 r
  data arrival time                                                                                                 24.5227

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6828 &  33.1247 r
  clock reconvergence pessimism                                                                           0.0000    33.1247
  clock uncertainty                                                                                      -0.1000    33.0247
  library setup time                                                                    1.0000           -0.0659    32.9588
  data required time                                                                                                32.9588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9588
  data arrival time                                                                                                -24.5227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1645 
  total derate : arrival time                                                                            -0.0398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2043 

  slack (with derating applied) (MET)                                                                     8.4361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6404 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          3.8206                     2.0329 &  24.0329 r
  la_data_in[57] (net)                                   2   0.3279 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0329 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7267   3.8602   1.0500   0.7034   1.0401 &  25.0730 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1353   1.0500            0.0387 &  25.1117 r
  mprj/buf_i[185] (net)                                  2   0.0316 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0491   0.1356   1.0500   0.0194   0.0240 &  25.1358 r
  data arrival time                                                                                                 25.1358

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3257 &  33.7676 r
  clock reconvergence pessimism                                                                           0.0000    33.7676
  clock uncertainty                                                                                      -0.1000    33.6676
  library setup time                                                                    1.0000           -0.0747    33.5929
  data required time                                                                                                33.5929
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5929
  data arrival time                                                                                                -25.1358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1984 
  total derate : arrival time                                                                            -0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2509 

  slack (with derating applied) (MET)                                                                     8.4571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7080 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          3.9379                     2.2001 &  24.2001 r
  la_data_in[24] (net)                                   2   0.3449 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2001 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5099   3.9610   1.0500   0.6589   0.9004 &  25.1005 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1157   1.0500            0.0174 &  25.1179 r
  mprj/buf_i[152] (net)                                  2   0.0148 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0403   0.1157   1.0500   0.0157   0.0170 &  25.1349 r
  data arrival time                                                                                                 25.1349

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3240 &  33.7659 r
  clock reconvergence pessimism                                                                           0.0000    33.7659
  clock uncertainty                                                                                      -0.1000    33.6659
  library setup time                                                                    1.0000           -0.0707    33.5953
  data required time                                                                                                33.5953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5953
  data arrival time                                                                                                -25.1349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1983 
  total derate : arrival time                                                                            -0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2428 

  slack (with derating applied) (MET)                                                                     8.4604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7032 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               4.2376                     2.1761 &  24.1761 r
  io_in[35] (net)                                        2   0.3605 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1761 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.3282   1.0500   0.0000   0.4681 &  24.6442 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1351   1.0500            0.0139 &  24.6581 r
  mprj/buf_i[227] (net)                                  2   0.0279 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0294   0.1351   1.0500   0.0120   0.0138 &  24.6718 r
  data arrival time                                                                                                 24.6718

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8662 &  33.3081 r
  clock reconvergence pessimism                                                                           0.0000    33.3081
  clock uncertainty                                                                                      -0.1000    33.2081
  library setup time                                                                    1.0000           -0.0705    33.1375
  data required time                                                                                                33.1375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1375
  data arrival time                                                                                                -24.6718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1742 
  total derate : arrival time                                                                            -0.0236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1978 

  slack (with derating applied) (MET)                                                                     8.4657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6635 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          3.8804                     2.0587 &  24.0587 r
  la_data_in[55] (net)                                   2   0.3330 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0587 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9153   3.9216   1.0500   0.7756   1.1224 &  25.1811 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1284   1.0500            0.0329 &  25.2140 r
  mprj/buf_i[183] (net)                                  2   0.0271 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0657   0.1284   1.0500   0.0269   0.0294 &  25.2434 r
  data arrival time                                                                                                 25.2434

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4431 &  33.8850 r
  clock reconvergence pessimism                                                                           0.0000    33.8850
  clock uncertainty                                                                                      -0.1000    33.7850
  library setup time                                                                    1.0000           -0.0732    33.7118
  data required time                                                                                                33.7118
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7118
  data arrival time                                                                                                -25.2434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4684

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2046 
  total derate : arrival time                                                                            -0.0564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2610 

  slack (with derating applied) (MET)                                                                     8.4684 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7294 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               3.0910                     1.7406 &  23.7406 r
  io_in[13] (net)                                        2   0.2713 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7406 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8095   3.1079   1.0500   0.3125   0.4883 &  24.2289 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1337   1.0500            0.0859 &  24.3148 r
  mprj/buf_i[205] (net)                                  2   0.0401 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0193   0.1339   1.0500   0.0077   0.0116 &  24.3264 r
  data arrival time                                                                                                 24.3264

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5627 &  33.0046 r
  clock reconvergence pessimism                                                                           0.0000    33.0046
  clock uncertainty                                                                                      -0.1000    32.9046
  library setup time                                                                    1.0000           -0.0702    32.8344
  data required time                                                                                                32.8344
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8344
  data arrival time                                                                                                -24.3264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1582 
  total derate : arrival time                                                                            -0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1861 

  slack (with derating applied) (MET)                                                                     8.5079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6940 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           2.7355                     1.4812 &  23.4812 r
  wbs_dat_i[21] (net)                                    2   0.2362 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4812 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.7587   1.0500   0.0000   0.1989 &  23.6801 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0838   1.0500            0.0613 &  23.7414 r
  mprj/buf_i[21] (net)                                   1   0.0036 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0838   1.0500   0.0000   0.0001 &  23.7415 r
  data arrival time                                                                                                 23.7415

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.9661 &  32.4080 r
  clock reconvergence pessimism                                                                           0.0000    32.4080
  clock uncertainty                                                                                      -0.1000    32.3080
  library setup time                                                                    1.0000           -0.0583    32.2496
  data required time                                                                                                32.2496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2496
  data arrival time                                                                                                -23.7415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1268 
  total derate : arrival time                                                                            -0.0124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1392 

  slack (with derating applied) (MET)                                                                     8.5082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6474 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          3.8938                     2.1616 &  24.1616 r
  la_data_in[27] (net)                                   2   0.3401 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1616 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5731   3.9220   1.0500   0.6775   0.9304 &  25.0921 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1218   1.0500            0.0262 &  25.1183 r
  mprj/buf_i[155] (net)                                  2   0.0211 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0224   0.1219   1.0500   0.0091   0.0104 &  25.1287 r
  data arrival time                                                                                                 25.1287

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4306 &  33.8724 r
  clock reconvergence pessimism                                                                           0.0000    33.8724
  clock uncertainty                                                                                      -0.1000    33.7724
  library setup time                                                                    1.0000           -0.0719    33.7005
  data required time                                                                                                33.7005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7005
  data arrival time                                                                                                -25.1287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2039 
  total derate : arrival time                                                                            -0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2499 

  slack (with derating applied) (MET)                                                                     8.5718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8218 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          3.6790                     1.9688 &  23.9688 r
  la_data_in[51] (net)                                   2   0.3166 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9688 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9104   3.7138   1.0500   0.7817   1.0922 &  25.0610 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1018   1.0500            0.0177 &  25.0787 r
  mprj/buf_i[179] (net)                                  1   0.0071 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0341   0.1018   1.0500   0.0138   0.0147 &  25.0934 r
  data arrival time                                                                                                 25.0934

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3972 &  33.8390 r
  clock reconvergence pessimism                                                                           0.0000    33.8390
  clock uncertainty                                                                                      -0.1000    33.7390
  library setup time                                                                    1.0000           -0.0678    33.6712
  data required time                                                                                                33.6712
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6712
  data arrival time                                                                                                -25.0934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2021 
  total derate : arrival time                                                                            -0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2557 

  slack (with derating applied) (MET)                                                                     8.5778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8335 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               3.1322                     1.7263 &  23.7263 r
  io_in[23] (net)                                        2   0.2725 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7263 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1433   3.1584   1.0500   0.4463   0.6629 &  24.3892 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1298   1.0500            0.0784 &  24.4676 r
  mprj/buf_i[215] (net)                                  2   0.0359 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0226   0.1302   1.0500   0.0089   0.0132 &  24.4809 r
  data arrival time                                                                                                 24.4809

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8031 &  33.2450 r
  clock reconvergence pessimism                                                                           0.0000    33.2450
  clock uncertainty                                                                                      -0.1000    33.1450
  library setup time                                                                    1.0000           -0.0694    33.0756
  data required time                                                                                                33.0756
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0756
  data arrival time                                                                                                -24.4809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1709 
  total derate : arrival time                                                                            -0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2068 

  slack (with derating applied) (MET)                                                                     8.5947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8015 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               4.0620                     2.1003 &  24.1003 r
  io_in[34] (net)                                        2   0.3461 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1003 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.1262   1.0500   0.0000   0.4258 &  24.5262 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1277   1.0500            0.0192 &  24.5453 r
  mprj/buf_i[226] (net)                                  2   0.0238 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1277   1.0500   0.0000   0.0012 &  24.5466 r
  data arrival time                                                                                                 24.5466

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8708 &  33.3127 r
  clock reconvergence pessimism                                                                           0.0000    33.3127
  clock uncertainty                                                                                      -0.1000    33.2127
  library setup time                                                                    1.0000           -0.0690    33.1437
  data required time                                                                                                33.1437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1437
  data arrival time                                                                                                -24.5466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1744 
  total derate : arrival time                                                                            -0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1957 

  slack (with derating applied) (MET)                                                                     8.5971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7928 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                3.4482                     1.8489 &  23.8489 r
  io_in[6] (net)                                         2   0.2970 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.8489 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0215   3.4796   1.0500   0.0081   0.2855 &  24.1345 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1216   1.0500            0.0542 &  24.1887 r
  mprj/buf_i[198] (net)                                  2   0.0269 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0048   0.1217   1.0500   0.0018   0.0033 &  24.1920 r
  data arrival time                                                                                                 24.1920

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5175 &  32.9593 r
  clock reconvergence pessimism                                                                           0.0000    32.9593
  clock uncertainty                                                                                      -0.1000    32.8593
  library setup time                                                                    1.0000           -0.0675    32.7919
  data required time                                                                                                32.7919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7919
  data arrival time                                                                                                -24.1920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1558 
  total derate : arrival time                                                                            -0.0163 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1722 

  slack (with derating applied) (MET)                                                                     8.5999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7720 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           2.9622                     1.6063 &  23.6063 r
  wbs_dat_i[27] (net)                                    2   0.2521 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6063 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7539   2.9852   1.0500   0.3038   0.5237 &  24.1300 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1023   1.0500            0.0666 &  24.1966 r
  mprj/buf_i[27] (net)                                   2   0.0153 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1023   1.0500   0.0000   0.0005 &  24.1971 r
  data arrival time                                                                                                 24.1971

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.5320 &  32.9739 r
  clock reconvergence pessimism                                                                           0.0000    32.9739
  clock uncertainty                                                                                      -0.1000    32.8739
  library setup time                                                                    1.0000           -0.0658    32.8081
  data required time                                                                                                32.8081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8081
  data arrival time                                                                                                -24.1971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6110

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1566 
  total derate : arrival time                                                                            -0.0281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1847 

  slack (with derating applied) (MET)                                                                     8.6110 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7957 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               2.9297                     1.6448 &  23.6448 r
  io_in[14] (net)                                        2   0.2531 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6448 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8775   2.9466   1.0500   0.3410   0.5165 &  24.1613 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1205   1.0500            0.0840 &  24.2453 r
  mprj/buf_i[206] (net)                                  2   0.0307 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1207   1.0500   0.0000   0.0027 &  24.2480 r
  data arrival time                                                                                                 24.2480

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5971 &  33.0390 r
  clock reconvergence pessimism                                                                           0.0000    33.0390
  clock uncertainty                                                                                      -0.1000    32.9390
  library setup time                                                                    1.0000           -0.0677    32.8714
  data required time                                                                                                32.8714
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8714
  data arrival time                                                                                                -24.2480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1600 
  total derate : arrival time                                                                            -0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1887 

  slack (with derating applied) (MET)                                                                     8.6234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8121 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          3.7747                     2.1059 &  24.1059 r
  la_data_in[25] (net)                                   2   0.3301 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1059 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4446   3.7986   1.0500   0.6168   0.8465 &  24.9524 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1178   1.0500            0.0300 &  24.9824 r
  mprj/buf_i[153] (net)                                  2   0.0190 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0153   0.1178   1.0500   0.0059   0.0072 &  24.9896 r
  data arrival time                                                                                                 24.9896

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3533 &  33.7951 r
  clock reconvergence pessimism                                                                           0.0000    33.7951
  clock uncertainty                                                                                      -0.1000    33.6951
  library setup time                                                                    1.0000           -0.0711    33.6240
  data required time                                                                                                33.6240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6240
  data arrival time                                                                                                -24.9896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6345

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1998 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2419 

  slack (with derating applied) (MET)                                                                     8.6345 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8764 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          3.7679                     2.1112 &  24.1112 r
  la_data_in[23] (net)                                   2   0.3302 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1112 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3722   3.7881   1.0500   0.5888   0.8095 &  24.9207 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1008   1.0500            0.0115 &  24.9322 r
  mprj/buf_i[151] (net)                                  1   0.0056 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0030   0.1008   1.0500   0.0011   0.0014 &  24.9336 r
  data arrival time                                                                                                 24.9336

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2984 &  33.7403 r
  clock reconvergence pessimism                                                                           0.0000    33.7403
  clock uncertainty                                                                                      -0.1000    33.6403
  library setup time                                                                    1.0000           -0.0676    33.5727
  data required time                                                                                                33.5727
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5727
  data arrival time                                                                                                -24.9336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1969 
  total derate : arrival time                                                                            -0.0392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (MET)                                                                     8.6391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8752 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          3.0447                     1.7162 &  23.7162 r
  la_data_in[10] (net)                                   2   0.2672 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7162 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0165   3.0595   1.0500   0.4180   0.5900 &  24.3062 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0913   1.0500            0.0496 &  24.3558 r
  mprj/buf_i[138] (net)                                  1   0.0061 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0913   1.0500   0.0000   0.0002 &  24.3560 r
  data arrival time                                                                                                 24.3560

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7289 &  33.1708 r
  clock reconvergence pessimism                                                                           0.0000    33.1708
  clock uncertainty                                                                                      -0.1000    33.0708
  library setup time                                                                    1.0000           -0.0659    33.0049
  data required time                                                                                                33.0049
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0049
  data arrival time                                                                                                -24.3560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1670 
  total derate : arrival time                                                                            -0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1974 

  slack (with derating applied) (MET)                                                                     8.6489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8463 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          3.9568                     2.1028 &  24.1028 r
  la_data_in[54] (net)                                   2   0.3398 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1028 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4006   3.9979   1.0500   0.5661   0.9040 &  25.0068 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1179   1.0500            0.0173 &  25.0241 r
  mprj/buf_i[182] (net)                                  2   0.0164 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0412   0.1179   1.0500   0.0166   0.0181 &  25.0422 r
  data arrival time                                                                                                 25.0422

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4430 &  33.8849 r
  clock reconvergence pessimism                                                                           0.0000    33.8849
  clock uncertainty                                                                                      -0.1000    33.7849
  library setup time                                                                    1.0000           -0.0711    33.7138
  data required time                                                                                                33.7138
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7138
  data arrival time                                                                                                -25.0422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2045 
  total derate : arrival time                                                                            -0.0447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2493 

  slack (with derating applied) (MET)                                                                     8.6716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9209 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           2.8280                     1.5420 &  23.5420 r
  wbs_adr_i[29] (net)                                    2   0.2439 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5420 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7487   2.8478   1.0500   0.3050   0.5069 &  24.0488 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0846   1.0500            0.0563 &  24.1051 r
  mprj/buf_i[61] (net)                                   1   0.0033 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0846   1.0500   0.0000   0.0001 &  24.1052 r
  data arrival time                                                                                                 24.1052

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.5078 &  32.9496 r
  clock reconvergence pessimism                                                                           0.0000    32.9496
  clock uncertainty                                                                                      -0.1000    32.8496
  library setup time                                                                    1.0000           -0.0643    32.7854
  data required time                                                                                                32.7854
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7854
  data arrival time                                                                                                -24.1052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1553 
  total derate : arrival time                                                                            -0.0268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1821 

  slack (with derating applied) (MET)                                                                     8.6802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8623 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              3.0079                     1.6579 &  23.6579 r
  la_oenb[5] (net)                                       2   0.2586 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.6579 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9463   3.0369   1.0500   0.3606   0.5715 &  24.2295 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0917   1.0500            0.0516 &  24.2811 r
  mprj/buf_i[69] (net)                                   1   0.0067 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0917   1.0500   0.0000   0.0003 &  24.2814 r
  data arrival time                                                                                                 24.2814

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6878 &  33.1297 r
  clock reconvergence pessimism                                                                           0.0000    33.1297
  clock uncertainty                                                                                      -0.1000    33.0297
  library setup time                                                                    1.0000           -0.0657    32.9640
  data required time                                                                                                32.9640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9640
  data arrival time                                                                                                -24.2814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1648 
  total derate : arrival time                                                                            -0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1945 

  slack (with derating applied) (MET)                                                                     8.6827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8772 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                3.1379                     1.6956 &  23.6956 r
  io_in[8] (net)                                         2   0.2709 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.6956 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1818   3.1620   1.0500   0.0704   0.2955 &  23.9911 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1240   1.0500            0.0738 &  24.0649 r
  mprj/buf_i[200] (net)                                  2   0.0309 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1241   1.0500   0.0000   0.0027 &  24.0676 r
  data arrival time                                                                                                 24.0676

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4914 &  32.9333 r
  clock reconvergence pessimism                                                                           0.0000    32.9333
  clock uncertainty                                                                                      -0.1000    32.8333
  library setup time                                                                    1.0000           -0.0681    32.7652
  data required time                                                                                                32.7652
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7652
  data arrival time                                                                                                -24.0676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6976

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1545 
  total derate : arrival time                                                                            -0.0177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1722 

  slack (with derating applied) (MET)                                                                     8.6976 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8698 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          3.4481                     1.8674 &  23.8674 r
  la_data_in[34] (net)                                   2   0.2981 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8674 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7354   3.4748   1.0500   0.6573   0.9287 &  24.7960 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1073   1.0500            0.0402 &  24.8363 r
  mprj/buf_i[162] (net)                                  2   0.0136 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0066   0.1073   1.0500   0.0025   0.0032 &  24.8394 r
  data arrival time                                                                                                 24.8394

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2741 &  33.7160 r
  clock reconvergence pessimism                                                                           0.0000    33.7160
  clock uncertainty                                                                                      -0.1000    33.6160
  library setup time                                                                    1.0000           -0.0689    33.5471
  data required time                                                                                                33.5471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5471
  data arrival time                                                                                                -24.8394
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1957 
  total derate : arrival time                                                                            -0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2419 

  slack (with derating applied) (MET)                                                                     8.7076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9496 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          3.6611                     1.9562 &  23.9562 r
  la_data_in[52] (net)                                   2   0.3148 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9562 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7567   3.6973   1.0500   0.7157   1.0276 &  24.9838 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0979   1.0500            0.0143 &  24.9980 r
  mprj/buf_i[180] (net)                                  1   0.0045 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0074   0.0979   1.0500   0.0028   0.0032 &  25.0012 r
  data arrival time                                                                                                 25.0012

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4418 &  33.8837 r
  clock reconvergence pessimism                                                                           0.0000    33.8837
  clock uncertainty                                                                                      -0.1000    33.7837
  library setup time                                                                    1.0000           -0.0674    33.7164
  data required time                                                                                                33.7164
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7164
  data arrival time                                                                                                -25.0012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2045 
  total derate : arrival time                                                                            -0.0498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2542 

  slack (with derating applied) (MET)                                                                     8.7152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9694 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             2.4224                     1.3611 &  23.3611 r
  la_oenb[18] (net)                                      2   0.2117 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3611 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3307   2.4374   1.0500   0.9840   1.1531 &  24.5142 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0821   1.0500            0.0809 &  24.5951 r
  mprj/buf_i[82] (net)                                   1   0.0057 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0821   1.0500   0.0000   0.0002 &  24.5953 r
  data arrival time                                                                                                 24.5953

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0436 &  33.4854 r
  clock reconvergence pessimism                                                                           0.0000    33.4854
  clock uncertainty                                                                                      -0.1000    33.3854
  library setup time                                                                    1.0000           -0.0662    33.3193
  data required time                                                                                                33.3193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3193
  data arrival time                                                                                                -24.5953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1835 
  total derate : arrival time                                                                            -0.0588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2423 

  slack (with derating applied) (MET)                                                                     8.7240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9663 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               2.8896                     1.6592 &  23.6592 r
  io_in[21] (net)                                        2   0.2538 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6592 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0760   2.8968   1.0500   0.4334   0.5619 &  24.2211 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   1.0500            0.0847 &  24.3058 r
  mprj/buf_i[213] (net)                                  2   0.0297 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1196   1.0500   0.0000   0.0035 &  24.3093 r
  data arrival time                                                                                                 24.3093

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7607 &  33.2025 r
  clock reconvergence pessimism                                                                           0.0000    33.2025
  clock uncertainty                                                                                      -0.1000    33.1025
  library setup time                                                                    1.0000           -0.0675    33.0350
  data required time                                                                                                33.0350
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0350
  data arrival time                                                                                                -24.3093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1686 
  total derate : arrival time                                                                            -0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1996 

  slack (with derating applied) (MET)                                                                     8.7257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9253 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               3.4880                     1.8572 &  23.8572 r
  io_in[29] (net)                                        2   0.2992 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8572 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4834   3.5227   1.0500   0.1969   0.4766 &  24.3338 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1200   1.0500            0.0498 &  24.3836 r
  mprj/buf_i[221] (net)                                  2   0.0247 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1200   1.0500   0.0000   0.0011 &  24.3847 r
  data arrival time                                                                                                 24.3847

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8496 &  33.2915 r
  clock reconvergence pessimism                                                                           0.0000    33.2915
  clock uncertainty                                                                                      -0.1000    33.1915
  library setup time                                                                    1.0000           -0.0677    33.1239
  data required time                                                                                                33.1239
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1239
  data arrival time                                                                                                -24.3847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1733 
  total derate : arrival time                                                                            -0.0251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1984 

  slack (with derating applied) (MET)                                                                     8.7392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9376 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          3.4190                     1.8229 &  23.8229 r
  la_data_in[49] (net)                                   2   0.2935 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8229 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9240   3.4532   1.0500   0.7857   1.0856 &  24.9085 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1094   1.0500            0.0437 &  24.9523 r
  mprj/buf_i[177] (net)                                  2   0.0158 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0166   0.1094   1.0500   0.0067   0.0077 &  24.9600 r
  data arrival time                                                                                                 24.9600

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4434 &  33.8852 r
  clock reconvergence pessimism                                                                           0.0000    33.8852
  clock uncertainty                                                                                      -0.1000    33.7852
  library setup time                                                                    1.0000           -0.0694    33.7159
  data required time                                                                                                33.7159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7159
  data arrival time                                                                                                -24.9600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2046 
  total derate : arrival time                                                                            -0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2587 

  slack (with derating applied) (MET)                                                                     8.7559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0146 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          3.2642                     1.7538 &  23.7538 r
  la_data_in[62] (net)                                   2   0.2812 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7538 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9940   3.2941   1.0500   0.4028   0.6726 &  24.4264 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1602   1.0500            0.0940 &  24.5204 r
  mprj/buf_i[190] (net)                                  2   0.0598 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0309   0.1611   1.0500   0.0125   0.0215 &  24.5419 r
  data arrival time                                                                                                 24.5419

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.0466 &  33.4885 r
  clock reconvergence pessimism                                                                           0.0000    33.4885
  clock uncertainty                                                                                      -0.1000    33.3885
  library setup time                                                                    1.0000           -0.0797    33.3088
  data required time                                                                                                33.3088
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3088
  data arrival time                                                                                                -24.5419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1837 
  total derate : arrival time                                                                            -0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2212 

  slack (with derating applied) (MET)                                                                     8.7669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9881 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                3.1630                     1.6954 &  23.6954 r
  io_in[7] (net)                                         2   0.2722 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.6954 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1915   1.0500   0.0000   0.2439 &  23.9394 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1176   1.0500            0.0685 &  24.0078 r
  mprj/buf_i[199] (net)                                  2   0.0270 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1177   1.0500   0.0000   0.0012 &  24.0091 r
  data arrival time                                                                                                 24.0091

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5040 &  32.9458 r
  clock reconvergence pessimism                                                                           0.0000    32.9458
  clock uncertainty                                                                                      -0.1000    32.8458
  library setup time                                                                    1.0000           -0.0667    32.7791
  data required time                                                                                                32.7791
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7791
  data arrival time                                                                                                -24.0091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1551 
  total derate : arrival time                                                                            -0.0149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1701 

  slack (with derating applied) (MET)                                                                     8.7700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9401 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          3.5811                     1.9152 &  23.9152 r
  la_data_in[50] (net)                                   2   0.3078 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9152 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5441   3.6155   1.0500   0.6295   0.9289 &  24.8442 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1090   1.0500            0.0327 &  24.8769 r
  mprj/buf_i[178] (net)                                  2   0.0133 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0249   0.1090   1.0500   0.0101   0.0111 &  24.8880 r
  data arrival time                                                                                                 24.8880

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3987 &  33.8406 r
  clock reconvergence pessimism                                                                           0.0000    33.8406
  clock uncertainty                                                                                      -0.1000    33.7406
  library setup time                                                                    1.0000           -0.0693    33.6713
  data required time                                                                                                33.6713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6713
  data arrival time                                                                                                -24.8880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2022 
  total derate : arrival time                                                                            -0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2485 

  slack (with derating applied) (MET)                                                                     8.7833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0318 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           2.8179                     1.5364 &  23.5364 r
  wbs_adr_i[28] (net)                                    2   0.2430 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5364 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6338   2.8372   1.0500   0.2579   0.4576 &  23.9939 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0899   1.0500            0.0629 &  24.0568 r
  mprj/buf_i[60] (net)                                   1   0.0074 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0899   1.0500   0.0000   0.0003 &  24.0571 r
  data arrival time                                                                                                 24.0571

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6033 &  33.0451 r
  clock reconvergence pessimism                                                                           0.0000    33.0451
  clock uncertainty                                                                                      -0.1000    32.9451
  library setup time                                                                    1.0000           -0.0652    32.8799
  data required time                                                                                                32.8799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8799
  data arrival time                                                                                                -24.0571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1603 
  total derate : arrival time                                                                            -0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1851 

  slack (with derating applied) (MET)                                                                     8.8228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0080 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             3.3378                     1.7844 &  23.7844 r
  la_oenb[62] (net)                                      2   0.2869 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7844 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3786   3.3700   1.0500   0.1541   0.4203 &  24.2047 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1877   1.0500            0.1070 &  24.3117 r
  mprj/buf_i[126] (net)                                  2   0.0810 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0835   0.1894   1.0500   0.0339   0.0480 &  24.3597 r
  data arrival time                                                                                                 24.3597

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.9780 &  33.4199 r
  clock reconvergence pessimism                                                                           0.0000    33.4199
  clock uncertainty                                                                                      -0.1000    33.3199
  library setup time                                                                    1.0000           -0.0853    33.2346
  data required time                                                                                                33.2346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2346
  data arrival time                                                                                                -24.3597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1801 
  total derate : arrival time                                                                            -0.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2075 

  slack (with derating applied) (MET)                                                                     8.8749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0823 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               2.6614                     1.4767 &  23.4767 r
  io_in[11] (net)                                        2   0.2321 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4767 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3081   2.6832   1.0500   0.1252   0.2807 &  23.7575 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1170   1.0500            0.0970 &  23.8545 r
  mprj/buf_i[203] (net)                                  2   0.0309 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1171   1.0500   0.0000   0.0028 &  23.8572 r
  data arrival time                                                                                                 23.8572

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4721 &  32.9140 r
  clock reconvergence pessimism                                                                           0.0000    32.9140
  clock uncertainty                                                                                      -0.1000    32.8140
  library setup time                                                                    1.0000           -0.0668    32.7472
  data required time                                                                                                32.7472
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7472
  data arrival time                                                                                                -23.8572
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1534 
  total derate : arrival time                                                                            -0.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1716 

  slack (with derating applied) (MET)                                                                     8.8900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0615 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          3.2780                     1.7650 &  23.7650 r
  la_data_in[48] (net)                                   2   0.2824 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7650 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7457   3.3064   1.0500   0.7135   0.9838 &  24.7489 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1036   1.0500            0.0471 &  24.7960 r
  mprj/buf_i[176] (net)                                  2   0.0126 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0208   0.1036   1.0500   0.0083   0.0092 &  24.8052 r
  data arrival time                                                                                                 24.8052

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4408 &  33.8827 r
  clock reconvergence pessimism                                                                           0.0000    33.8827
  clock uncertainty                                                                                      -0.1000    33.7827
  library setup time                                                                    1.0000           -0.0682    33.7145
  data required time                                                                                                33.7145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7145
  data arrival time                                                                                                -24.8052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2044 
  total derate : arrival time                                                                            -0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2540 

  slack (with derating applied) (MET)                                                                     8.9093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1633 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           2.7313                     1.5233 &  23.5233 r
  la_data_in[1] (net)                                    2   0.2377 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5233 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7607   2.7506   1.0500   0.2898   0.4638 &  23.9872 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0851   1.0500            0.0633 &  24.0504 r
  mprj/buf_i[129] (net)                                  1   0.0046 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0851   1.0500   0.0000   0.0001 &  24.0505 r
  data arrival time                                                                                                 24.0505

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6840 &  33.1259 r
  clock reconvergence pessimism                                                                           0.0000    33.1259
  clock uncertainty                                                                                      -0.1000    33.0259
  library setup time                                                                    1.0000           -0.0652    32.9606
  data required time                                                                                                32.9606
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9606
  data arrival time                                                                                                -24.0505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1646 
  total derate : arrival time                                                                            -0.0251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1897 

  slack (with derating applied) (MET)                                                                     8.9101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0998 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           2.7058                     1.4800 &  23.4800 r
  wbs_dat_i[26] (net)                                    2   0.2344 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4800 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.7252   1.0500   0.0000   0.1798 &  23.6598 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0853   1.0500            0.0653 &  23.7251 r
  mprj/buf_i[26] (net)                                   1   0.0051 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0853   1.0500   0.0000   0.0002 &  23.7253 r
  data arrival time                                                                                                 23.7253

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.3731 &  32.8149 r
  clock reconvergence pessimism                                                                           0.0000    32.8149
  clock uncertainty                                                                                      -0.1000    32.7149
  library setup time                                                                    1.0000           -0.0630    32.6519
  data required time                                                                                                32.6519
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6519
  data arrival time                                                                                                -23.7253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0117 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1599 

  slack (with derating applied) (MET)                                                                     8.9266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0865 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           2.7186                     1.4808 &  23.4808 r
  la_data_in[2] (net)                                    2   0.2352 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4808 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6895   2.7387   1.0500   0.2814   0.4758 &  23.9566 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0940   1.0500            0.0739 &  24.0305 r
  mprj/buf_i[130] (net)                                  1   0.0114 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0940   1.0500   0.0000   0.0003 &  24.0308 r
  data arrival time                                                                                                 24.0308

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6827 &  33.1245 r
  clock reconvergence pessimism                                                                           0.0000    33.1245
  clock uncertainty                                                                                      -0.1000    33.0245
  library setup time                                                                    1.0000           -0.0658    32.9587
  data required time                                                                                                32.9587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9587
  data arrival time                                                                                                -24.0308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1645 
  total derate : arrival time                                                                            -0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1907 

  slack (with derating applied) (MET)                                                                     8.9280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1187 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          3.3614                     1.8066 &  23.8066 r
  la_data_in[58] (net)                                   2   0.2896 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8066 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2375   3.3917   1.0500   0.4984   0.7769 &  24.5835 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1170   1.0500            0.0553 &  24.6388 r
  mprj/buf_i[186] (net)                                  2   0.0239 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0192   0.1170   1.0500   0.0077   0.0095 &  24.6483 r
  data arrival time                                                                                                 24.6483

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3080 &  33.7499 r
  clock reconvergence pessimism                                                                           0.0000    33.7499
  clock uncertainty                                                                                      -0.1000    33.6499
  library setup time                                                                    1.0000           -0.0709    33.5790
  data required time                                                                                                33.5790
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5790
  data arrival time                                                                                                -24.6483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1974 
  total derate : arrival time                                                                            -0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2375 

  slack (with derating applied) (MET)                                                                     8.9307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1682 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           2.6738                     1.4738 &  23.4738 r
  la_data_in[5] (net)                                    2   0.2328 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4738 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7334   2.7015   1.0500   0.2984   0.4830 &  23.9567 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0833   1.0500            0.0646 &  24.0213 r
  mprj/buf_i[133] (net)                                  1   0.0038 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0833   1.0500   0.0000   0.0001 &  24.0214 r
  data arrival time                                                                                                 24.0214

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6797 &  33.1215 r
  clock reconvergence pessimism                                                                           0.0000    33.1215
  clock uncertainty                                                                                      -0.1000    33.0215
  library setup time                                                                    1.0000           -0.0651    32.9564
  data required time                                                                                                32.9564
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9564
  data arrival time                                                                                                -24.0214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1644 
  total derate : arrival time                                                                            -0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1904 

  slack (with derating applied) (MET)                                                                     8.9350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1254 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          3.2494                     1.7514 &  23.7514 r
  la_data_in[47] (net)                                   2   0.2800 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7514 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6360   3.2773   1.0500   0.6692   0.9335 &  24.6849 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1160   1.0500            0.0615 &  24.7463 r
  mprj/buf_i[175] (net)                                  2   0.0243 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0473   0.1160   1.0500   0.0192   0.0212 &  24.7675 r
  data arrival time                                                                                                 24.7675

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4447 &  33.8865 r
  clock reconvergence pessimism                                                                           0.0000    33.8865
  clock uncertainty                                                                                      -0.1000    33.7865
  library setup time                                                                    1.0000           -0.0707    33.7158
  data required time                                                                                                33.7158
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7158
  data arrival time                                                                                                -24.7675
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2046 
  total derate : arrival time                                                                            -0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2530 

  slack (with derating applied) (MET)                                                                     8.9483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2013 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              2.7948                     1.5222 &  23.5222 r
  la_oenb[2] (net)                                       2   0.2409 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.5222 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5425   2.8141   1.0500   0.2197   0.4155 &  23.9377 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0886   1.0500            0.0630 &  24.0007 r
  mprj/buf_i[66] (net)                                   1   0.0066 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0064   0.0886   1.0500   0.0024   0.0027 &  24.0034 r
  data arrival time                                                                                                 24.0034

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6820 &  33.1239 r
  clock reconvergence pessimism                                                                           0.0000    33.1239
  clock uncertainty                                                                                      -0.1000    33.0239
  library setup time                                                                    1.0000           -0.0655    32.9584
  data required time                                                                                                32.9584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9584
  data arrival time                                                                                                -24.0034
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1645 
  total derate : arrival time                                                                            -0.0229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1874 

  slack (with derating applied) (MET)                                                                     8.9551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1425 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          3.0424                     1.6458 &  23.6458 r
  la_data_in[39] (net)                                   2   0.2614 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6458 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6060   3.0667   1.0500   0.6431   0.8860 &  24.5319 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0940   1.0500            0.0521 &  24.5840 r
  mprj/buf_i[167] (net)                                  1   0.0080 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0940   1.0500   0.0000   0.0003 &  24.5843 r
  data arrival time                                                                                                 24.5843

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3082 &  33.7501 r
  clock reconvergence pessimism                                                                           0.0000    33.7501
  clock uncertainty                                                                                      -0.1000    33.6501
  library setup time                                                                    1.0000           -0.0671    33.5830
  data required time                                                                                                33.5830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5830
  data arrival time                                                                                                -24.5843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1974 
  total derate : arrival time                                                                            -0.0447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2421 

  slack (with derating applied) (MET)                                                                     8.9987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2408 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           2.8565                     1.5669 &  23.5669 r
  la_data_in[6] (net)                                    2   0.2475 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5669 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3565   2.8848   1.0500   0.1451   0.3397 &  23.9066 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0860   1.0500            0.0553 &  23.9620 r
  mprj/buf_i[134] (net)                                  1   0.0039 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0860   1.0500   0.0000   0.0002 &  23.9621 r
  data arrival time                                                                                                 23.9621

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6920 &  33.1339 r
  clock reconvergence pessimism                                                                           0.0000    33.1339
  clock uncertainty                                                                                      -0.1000    33.0339
  library setup time                                                                    1.0000           -0.0653    32.9686
  data required time                                                                                                32.9686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9686
  data arrival time                                                                                                -23.9621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1650 
  total derate : arrival time                                                                            -0.0188 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1838 

  slack (with derating applied) (MET)                                                                     9.0064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1903 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               3.3408                     1.7799 &  23.7799 r
  io_in[31] (net)                                        2   0.2868 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7799 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.3751   1.0500   0.0000   0.2751 &  24.0550 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1178   1.0500            0.0570 &  24.1121 r
  mprj/buf_i[223] (net)                                  2   0.0247 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0273   0.1178   1.0500   0.0112   0.0129 &  24.1250 r
  data arrival time                                                                                                 24.1250

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8691 &  33.3110 r
  clock reconvergence pessimism                                                                           0.0000    33.3110
  clock uncertainty                                                                                      -0.1000    33.2110
  library setup time                                                                    1.0000           -0.0671    33.1439
  data required time                                                                                                33.1439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1439
  data arrival time                                                                                                -24.1250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1743 
  total derate : arrival time                                                                            -0.0164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1908 

  slack (with derating applied) (MET)                                                                     9.0189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2097 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          3.5238                     1.8844 &  23.8844 r
  la_data_in[59] (net)                                   2   0.3031 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8844 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6724   3.5572   1.0500   0.2723   0.5563 &  24.4407 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1362   1.0500            0.0593 &  24.5001 r
  mprj/buf_i[187] (net)                                  2   0.0365 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0444   0.1366   1.0500   0.0177   0.0229 &  24.5229 r
  data arrival time                                                                                                 24.5229

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2956 &  33.7375 r
  clock reconvergence pessimism                                                                           0.0000    33.7375
  clock uncertainty                                                                                      -0.1000    33.6375
  library setup time                                                                    1.0000           -0.0749    33.5626
  data required time                                                                                                33.5626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5626
  data arrival time                                                                                                -24.5229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1968 
  total derate : arrival time                                                                            -0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2272 

  slack (with derating applied) (MET)                                                                     9.0396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2668 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              2.8392                     1.5745 &  23.5745 r
  la_oenb[3] (net)                                       2   0.2467 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.5745 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2702   2.8613   1.0500   0.1094   0.2843 &  23.8588 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0869   1.0500            0.0579 &  23.9167 r
  mprj/buf_i[67] (net)                                   1   0.0049 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0869   1.0500   0.0000   0.0001 &  23.9169 r
  data arrival time                                                                                                 23.9169

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6814 &  33.1233 r
  clock reconvergence pessimism                                                                           0.0000    33.1233
  clock uncertainty                                                                                      -0.1000    33.0233
  library setup time                                                                    1.0000           -0.0654    32.9579
  data required time                                                                                                32.9579
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9579
  data arrival time                                                                                                -23.9169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1645 
  total derate : arrival time                                                                            -0.0163 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1808 

  slack (with derating applied) (MET)                                                                     9.0411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2218 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               2.5902                     1.4542 &  23.4542 r
  io_in[16] (net)                                        2   0.2265 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4542 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4771   2.6054   1.0500   0.1886   0.3306 &  23.7848 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1082   1.0500            0.0963 &  23.8811 r
  mprj/buf_i[208] (net)                                  2   0.0262 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1083   1.0500   0.0000   0.0012 &  23.8823 r
  data arrival time                                                                                                 23.8823

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6482 &  33.0900 r
  clock reconvergence pessimism                                                                           0.0000    33.0900
  clock uncertainty                                                                                      -0.1000    32.9900
  library setup time                                                                    1.0000           -0.0653    32.9248
  data required time                                                                                                32.9248
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9248
  data arrival time                                                                                                -23.8823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1627 
  total derate : arrival time                                                                            -0.0204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1831 

  slack (with derating applied) (MET)                                                                     9.0425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2256 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             3.3468                     1.7751 &  23.7751 r
  la_oenb[61] (net)                                      2   0.2869 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7751 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6929   3.3837   1.0500   0.2789   0.5669 &  24.3421 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1426   1.0500            0.0742 &  24.4163 r
  mprj/buf_i[125] (net)                                  2   0.0437 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0120   0.1434   1.0500   0.0046   0.0112 &  24.4274 r
  data arrival time                                                                                                 24.4274

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2054 &  33.6472 r
  clock reconvergence pessimism                                                                           0.0000    33.6472
  clock uncertainty                                                                                      -0.1000    33.5472
  library setup time                                                                    1.0000           -0.0763    33.4710
  data required time                                                                                                33.4710
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4710
  data arrival time                                                                                                -24.4274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1920 
  total derate : arrival time                                                                            -0.0311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2231 

  slack (with derating applied) (MET)                                                                     9.0435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2666 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             3.2000                     1.7155 &  23.7155 r
  la_oenb[59] (net)                                      2   0.2753 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7155 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1300   3.2299   1.0500   0.4557   0.7211 &  24.4366 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1252   1.0500            0.0687 &  24.5053 r
  mprj/buf_i[123] (net)                                  2   0.0306 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0361   0.1256   1.0500   0.0145   0.0193 &  24.5246 r
  data arrival time                                                                                                 24.5246

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3095 &  33.7514 r
  clock reconvergence pessimism                                                                           0.0000    33.7514
  clock uncertainty                                                                                      -0.1000    33.6514
  library setup time                                                                    1.0000           -0.0727    33.5787
  data required time                                                                                                33.5787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5787
  data arrival time                                                                                                -24.5246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1975 
  total derate : arrival time                                                                            -0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2360 

  slack (with derating applied) (MET)                                                                     9.0542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2902 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          3.1970                     1.7121 &  23.7121 r
  la_data_in[45] (net)                                   2   0.2748 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7121 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4969   3.2267   1.0500   0.6101   0.8744 &  24.5865 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1101   1.0500            0.0588 &  24.6453 r
  mprj/buf_i[173] (net)                                  2   0.0194 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0039   0.1101   1.0500   0.0015   0.0024 &  24.6477 r
  data arrival time                                                                                                 24.6477

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4397 &  33.8816 r
  clock reconvergence pessimism                                                                           0.0000    33.8816
  clock uncertainty                                                                                      -0.1000    33.7816
  library setup time                                                                    1.0000           -0.0695    33.7121
  data required time                                                                                                33.7121
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7121
  data arrival time                                                                                                -24.6477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2044 
  total derate : arrival time                                                                            -0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2489 

  slack (with derating applied) (MET)                                                                     9.0644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3133 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             3.2340                     1.7569 &  23.7569 r
  la_oenb[39] (net)                                      2   0.2795 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7569 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1386   3.2577   1.0500   0.4459   0.6901 &  24.4470 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1048   1.0500            0.0517 &  24.4986 r
  mprj/buf_i[103] (net)                                  2   0.0140 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0065   0.1048   1.0500   0.0027   0.0033 &  24.5019 r
  data arrival time                                                                                                 24.5019

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3117 &  33.7536 r
  clock reconvergence pessimism                                                                           0.0000    33.7536
  clock uncertainty                                                                                      -0.1000    33.6535
  library setup time                                                                    1.0000           -0.0684    33.5852
  data required time                                                                                                33.5852
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5852
  data arrival time                                                                                                -24.5019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1976 
  total derate : arrival time                                                                            -0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2331 

  slack (with derating applied) (MET)                                                                     9.0832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3163 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          3.0313                     1.6496 &  23.6496 r
  la_data_in[42] (net)                                   2   0.2589 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6496 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4184   3.0535   1.0500   0.5782   0.8070 &  24.4566 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1013   1.0500            0.0612 &  24.5178 r
  mprj/buf_i[170] (net)                                  2   0.0136 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0053   0.1013   1.0500   0.0020   0.0026 &  24.5204 r
  data arrival time                                                                                                 24.5204

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3540 &  33.7959 r
  clock reconvergence pessimism                                                                           0.0000    33.7959
  clock uncertainty                                                                                      -0.1000    33.6959
  library setup time                                                                    1.0000           -0.0677    33.6281
  data required time                                                                                                33.6281
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6281
  data arrival time                                                                                                -24.5204
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1999 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2413 

  slack (with derating applied) (MET)                                                                     9.1077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3491 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               2.9366                     1.6253 &  23.6253 r
  io_in[27] (net)                                        2   0.2526 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6253 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2684   2.9611   1.0500   0.1072   0.2829 &  23.9082 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1138   1.0500            0.0793 &  23.9875 r
  mprj/buf_i[219] (net)                                  2   0.0265 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1139   1.0500   0.0000   0.0012 &  23.9886 r
  data arrival time                                                                                                 23.9886

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8291 &  33.2710 r
  clock reconvergence pessimism                                                                           0.0000    33.2710
  clock uncertainty                                                                                      -0.1000    33.1710
  library setup time                                                                    1.0000           -0.0662    33.1047
  data required time                                                                                                33.1047
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1047
  data arrival time                                                                                                -23.9886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1722 
  total derate : arrival time                                                                            -0.0173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1895 

  slack (with derating applied) (MET)                                                                     9.1161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3056 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          3.0509                     1.6577 &  23.6577 r
  la_data_in[44] (net)                                   2   0.2625 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6577 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4766   3.0744   1.0500   0.6029   0.8393 &  24.4970 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1005   1.0500            0.0590 &  24.5560 r
  mprj/buf_i[172] (net)                                  2   0.0128 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0065   0.1005   1.0500   0.0024   0.0031 &  24.5591 r
  data arrival time                                                                                                 24.5591

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4144 &  33.8563 r
  clock reconvergence pessimism                                                                           0.0000    33.8563
  clock uncertainty                                                                                      -0.1000    33.7563
  library setup time                                                                    1.0000           -0.0676    33.6887
  data required time                                                                                                33.6887
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6887
  data arrival time                                                                                                -24.5591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2030 
  total derate : arrival time                                                                            -0.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2460 

  slack (with derating applied) (MET)                                                                     9.1297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3756 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              2.7968                     1.5618 &  23.5618 r
  la_oenb[6] (net)                                       2   0.2435 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.5618 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1262   2.8147   1.0500   0.0515   0.2080 &  23.7698 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0860   1.0500            0.0600 &  23.8298 r
  mprj/buf_i[70] (net)                                   1   0.0047 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0860   1.0500   0.0000   0.0002 &  23.8300 r
  data arrival time                                                                                                 23.8300

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6903 &  33.1322 r
  clock reconvergence pessimism                                                                           0.0000    33.1322
  clock uncertainty                                                                                      -0.1000    33.0322
  library setup time                                                                    1.0000           -0.0653    32.9669
  data required time                                                                                                32.9669
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9669
  data arrival time                                                                                                -23.8300
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1649 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1777 

  slack (with derating applied) (MET)                                                                     9.1368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3145 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           2.5186                     1.3997 &  23.3997 r
  la_data_in[4] (net)                                    2   0.2197 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3997 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3793   2.5397   1.0500   0.1471   0.3058 &  23.7054 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0873   1.0500            0.0797 &  23.7851 r
  mprj/buf_i[132] (net)                                  1   0.0085 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0024   0.0873   1.0500   0.0009   0.0012 &  23.7862 r
  data arrival time                                                                                                 23.7862

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6856 &  33.1275 r
  clock reconvergence pessimism                                                                           0.0000    33.1275
  clock uncertainty                                                                                      -0.1000    33.0275
  library setup time                                                                    1.0000           -0.0654    32.9621
  data required time                                                                                                32.9621
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9621
  data arrival time                                                                                                -23.7862
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1647 
  total derate : arrival time                                                                            -0.0184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1831 

  slack (with derating applied) (MET)                                                                     9.1759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3590 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           2.4783                     1.3657 &  23.3657 r
  wbs_dat_i[29] (net)                                    2   0.2155 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3657 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.5032   1.0500   0.0000   0.1585 &  23.5242 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0830   1.0500            0.0775 &  23.6017 r
  mprj/buf_i[29] (net)                                   1   0.0057 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0830   1.0500   0.0000   0.0001 &  23.6019 r
  data arrival time                                                                                                 23.6019

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.5078 &  32.9497 r
  clock reconvergence pessimism                                                                           0.0000    32.9497
  clock uncertainty                                                                                      -0.1000    32.8497
  library setup time                                                                    1.0000           -0.0642    32.7855
  data required time                                                                                                32.7855
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7855
  data arrival time                                                                                                -23.6019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1553 
  total derate : arrival time                                                                            -0.0112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1666 

  slack (with derating applied) (MET)                                                                     9.1836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3502 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             2.7357                     1.5170 &  23.5170 r
  la_oenb[10] (net)                                      2   0.2376 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5170 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5629   2.7569   1.0500   0.2248   0.3932 &  23.9102 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0839   1.0500            0.0615 &  23.9717 r
  mprj/buf_i[74] (net)                                   1   0.0036 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0839   1.0500   0.0000   0.0001 &  23.9718 r
  data arrival time                                                                                                 23.9718

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.8934 &  33.3352 r
  clock reconvergence pessimism                                                                           0.0000    33.3352
  clock uncertainty                                                                                      -0.1000    33.2352
  library setup time                                                                    1.0000           -0.0660    33.1693
  data required time                                                                                                33.1693
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1693
  data arrival time                                                                                                -23.9718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1756 
  total derate : arrival time                                                                            -0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1973 

  slack (with derating applied) (MET)                                                                     9.1975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3947 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              2.2678                     1.2625 &  23.2625 r
  la_oenb[9] (net)                                       2   0.1976 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.2625 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5373   2.2842   1.0500   0.2187   0.3567 &  23.6192 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0774   1.0500            0.0860 &  23.7052 r
  mprj/buf_i[73] (net)                                   1   0.0037 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0774   1.0500   0.0000   0.0001 &  23.7053 r
  data arrival time                                                                                                 23.7053

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6370 &  33.0789 r
  clock reconvergence pessimism                                                                           0.0000    33.0789
  clock uncertainty                                                                                      -0.1000    32.9789
  library setup time                                                                    1.0000           -0.0646    32.9143
  data required time                                                                                                32.9143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9143
  data arrival time                                                                                                -23.7053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1621 
  total derate : arrival time                                                                            -0.0211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1832 

  slack (with derating applied) (MET)                                                                     9.2090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3922 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          2.8593                     1.5500 &  23.5500 r
  la_data_in[63] (net)                                   2   0.2461 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5500 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2473   2.8827   1.0500   0.0957   0.3119 &  23.8619 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1586   1.0500            0.1152 &  23.9771 r
  mprj/buf_i[191] (net)                                  2   0.0630 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0196   0.1601   1.0500   0.0078   0.0188 &  23.9959 r
  data arrival time                                                                                                 23.9959

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.9527 &  33.3946 r
  clock reconvergence pessimism                                                                           0.0000    33.3946
  clock uncertainty                                                                                      -0.1000    33.2946
  library setup time                                                                    1.0000           -0.0793    33.2153
  data required time                                                                                                33.2153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2153
  data arrival time                                                                                                -23.9959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1787 
  total derate : arrival time                                                                            -0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2000 

  slack (with derating applied) (MET)                                                                     9.2194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4193 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              2.3561                     1.3211 &  23.3211 r
  la_oenb[8] (net)                                       2   0.2057 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.3211 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5887   2.3713   1.0500   0.2381   0.3755 &  23.6965 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0794   1.0500            0.0823 &  23.7789 r
  mprj/buf_i[72] (net)                                   1   0.0043 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0794   1.0500   0.0000   0.0001 &  23.7790 r
  data arrival time                                                                                                 23.7790

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.7290 &  33.1708 r
  clock reconvergence pessimism                                                                           0.0000    33.1708
  clock uncertainty                                                                                      -0.1000    33.0708
  library setup time                                                                    1.0000           -0.0652    33.0057
  data required time                                                                                                33.0057
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0057
  data arrival time                                                                                                -23.7790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1670 
  total derate : arrival time                                                                            -0.0218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1888 

  slack (with derating applied) (MET)                                                                     9.2267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4155 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          3.1269                     1.6912 &  23.6912 r
  la_data_in[56] (net)                                   2   0.2701 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6912 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8084   3.1545   1.0500   0.3219   0.5673 &  24.2586 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1160   1.0500            0.0692 &  24.3278 r
  mprj/buf_i[184] (net)                                  2   0.0260 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0318   0.1160   1.0500   0.0126   0.0144 &  24.3422 r
  data arrival time                                                                                                 24.3422

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3456 &  33.7874 r
  clock reconvergence pessimism                                                                           0.0000    33.7874
  clock uncertainty                                                                                      -0.1000    33.6874
  library setup time                                                                    1.0000           -0.0707    33.6167
  data required time                                                                                                33.6167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6167
  data arrival time                                                                                                -24.3422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1994 
  total derate : arrival time                                                                            -0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2304 

  slack (with derating applied) (MET)                                                                     9.2745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5049 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               2.1404                     1.2038 &  23.2038 r
  io_in[12] (net)                                        2   0.1868 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2038 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1768   2.1536   1.0500   0.0693   0.1789 &  23.3827 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1073   1.0500            0.1210 &  23.5037 r
  mprj/buf_i[204] (net)                                  2   0.0291 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1075   1.0500   0.0000   0.0024 &  23.5061 r
  data arrival time                                                                                                 23.5061

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5090 &  32.9509 r
  clock reconvergence pessimism                                                                           0.0000    32.9509
  clock uncertainty                                                                                      -0.1000    32.8509
  library setup time                                                                    1.0000           -0.0650    32.7859
  data required time                                                                                                32.7859
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7859
  data arrival time                                                                                                -23.5061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1554 
  total derate : arrival time                                                                            -0.0144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1698 

  slack (with derating applied) (MET)                                                                     9.2798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4496 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             3.0398                     1.6486 &  23.6486 r
  la_oenb[49] (net)                                      2   0.2594 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6486 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1041   3.0636   1.0500   0.4448   0.6755 &  24.3242 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1077   1.0500            0.0668 &  24.3910 r
  mprj/buf_i[113] (net)                                  2   0.0193 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0280   0.1077   1.0500   0.0111   0.0124 &  24.4034 r
  data arrival time                                                                                                 24.4034

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4306 &  33.8724 r
  clock reconvergence pessimism                                                                           0.0000    33.8724
  clock uncertainty                                                                                      -0.1000    33.7724
  library setup time                                                                    1.0000           -0.0690    33.7034
  data required time                                                                                                33.7034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7034
  data arrival time                                                                                                -24.4034
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2039 
  total derate : arrival time                                                                            -0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2398 

  slack (with derating applied) (MET)                                                                     9.3000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5398 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          3.4195                     1.8336 &  23.8336 r
  la_data_in[53] (net)                                   2   0.2944 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8336 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6712   3.4509   1.0500   0.2744   0.5427 &  24.3763 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0967   1.0500            0.0294 &  24.4057 r
  mprj/buf_i[181] (net)                                  1   0.0060 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0967   1.0500   0.0000   0.0001 &  24.4059 r
  data arrival time                                                                                                 24.4059

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4426 &  33.8845 r
  clock reconvergence pessimism                                                                           0.0000    33.8845
  clock uncertainty                                                                                      -0.1000    33.7845
  library setup time                                                                    1.0000           -0.0673    33.7172
  data required time                                                                                                33.7172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7172
  data arrival time                                                                                                -24.4059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2045 
  total derate : arrival time                                                                            -0.0273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2318 

  slack (with derating applied) (MET)                                                                     9.3113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5431 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             3.3902                     1.8378 &  23.8378 r
  la_oenb[54] (net)                                      2   0.2931 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8378 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4401   3.4162   1.0500   0.1788   0.4268 &  24.2647 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1180   1.0500            0.0546 &  24.3192 r
  mprj/buf_i[118] (net)                                  2   0.0243 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0321   0.1180   1.0500   0.0129   0.0146 &  24.3338 r
  data arrival time                                                                                                 24.3338

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3774 &  33.8193 r
  clock reconvergence pessimism                                                                           0.0000    33.8193
  clock uncertainty                                                                                      -0.1000    33.7193
  library setup time                                                                    1.0000           -0.0711    33.6481
  data required time                                                                                                33.6481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6481
  data arrival time                                                                                                -24.3338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2011 
  total derate : arrival time                                                                            -0.0236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2247 

  slack (with derating applied) (MET)                                                                     9.3143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5390 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[17] (in)                                                               2.1987                     1.2510 &  23.2510 r
  io_in[17] (net)                                        2   0.1927 
  mprj/io_in[17] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2510 r
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5248   2.2071   1.0500   0.2136   0.3150 &  23.5660 r
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1118   1.0500            0.1221 &  23.6882 r
  mprj/buf_i[209] (net)                                  2   0.0328 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1120   1.0500   0.0000   0.0025 &  23.6907 r
  data arrival time                                                                                                 23.6907

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7462 &  33.1881 r
  clock reconvergence pessimism                                                                           0.0000    33.1881
  clock uncertainty                                                                                      -0.1000    33.0881
  library setup time                                                                    1.0000           -0.0660    33.0221
  data required time                                                                                                33.0221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0221
  data arrival time                                                                                                -23.6907
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1679 
  total derate : arrival time                                                                            -0.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1888 

  slack (with derating applied) (MET)                                                                     9.3314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5202 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          2.3508                     1.3277 &  23.3277 r
  la_data_in[11] (net)                                   2   0.2057 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3277 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7306   2.3632   1.0500   0.2897   0.4185 &  23.7462 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0797   1.0500            0.0832 &  23.8294 r
  mprj/buf_i[139] (net)                                  1   0.0046 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0797   1.0500   0.0000   0.0001 &  23.8295 r
  data arrival time                                                                                                 23.8295

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8944 &  33.3363 r
  clock reconvergence pessimism                                                                           0.0000    33.3363
  clock uncertainty                                                                                      -0.1000    33.2363
  library setup time                                                                    1.0000           -0.0657    33.1706
  data required time                                                                                                33.1706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1706
  data arrival time                                                                                                -23.8295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1757 
  total derate : arrival time                                                                            -0.0239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1996 

  slack (with derating applied) (MET)                                                                     9.3411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5407 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          2.2202                     1.2397 &  23.2397 r
  la_data_in[19] (net)                                   2   0.1935 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2397 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2686   2.2357   1.0500   0.5175   0.6615 &  23.9012 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0797   1.0500            0.0917 &  23.9929 r
  mprj/buf_i[147] (net)                                  1   0.0060 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0797   1.0500   0.0000   0.0002 &  23.9931 r
  data arrival time                                                                                                 23.9931

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.0705 &  33.5123 r
  clock reconvergence pessimism                                                                           0.0000    33.5123
  clock uncertainty                                                                                      -0.1000    33.4123
  library setup time                                                                    1.0000           -0.0661    33.3463
  data required time                                                                                                33.3463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3463
  data arrival time                                                                                                -23.9931
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1849 
  total derate : arrival time                                                                            -0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2208 

  slack (with derating applied) (MET)                                                                     9.3532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5740 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             3.1710                     1.7099 &  23.7099 r
  la_oenb[55] (net)                                      2   0.2733 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7099 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5321   3.1984   1.0500   0.2151   0.4597 &  24.1696 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1163   1.0500            0.0668 &  24.2364 r
  mprj/buf_i[119] (net)                                  2   0.0258 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0082   0.1164   1.0500   0.0033   0.0048 &  24.2411 r
  data arrival time                                                                                                 24.2411

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3529 &  33.7947 r
  clock reconvergence pessimism                                                                           0.0000    33.7947
  clock uncertainty                                                                                      -0.1000    33.6947
  library setup time                                                                    1.0000           -0.0708    33.6239
  data required time                                                                                                33.6239
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6239
  data arrival time                                                                                                -24.2411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1998 
  total derate : arrival time                                                                            -0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2251 

  slack (with derating applied) (MET)                                                                     9.3828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6079 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          3.2884                     1.7705 &  23.7705 r
  la_data_in[46] (net)                                   2   0.2833 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7705 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6415   3.3165   1.0500   0.2621   0.5076 &  24.2781 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1062   1.0500            0.0493 &  24.3274 r
  mprj/buf_i[174] (net)                                  2   0.0146 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1062   1.0500   0.0000   0.0006 &  24.3280 r
  data arrival time                                                                                                 24.3280

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4393 &  33.8812 r
  clock reconvergence pessimism                                                                           0.0000    33.8812
  clock uncertainty                                                                                      -0.1000    33.7812
  library setup time                                                                    1.0000           -0.0687    33.7125
  data required time                                                                                                33.7125
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7125
  data arrival time                                                                                                -24.3280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2043 
  total derate : arrival time                                                                            -0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2309 

  slack (with derating applied) (MET)                                                                     9.3845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6154 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          3.0393                     1.6539 &  23.6539 r
  la_data_in[61] (net)                                   2   0.2617 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6539 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4218   3.0625   1.0500   0.1684   0.3946 &  24.0485 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1461   1.0500            0.0961 &  24.1446 r
  mprj/buf_i[189] (net)                                  2   0.0505 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0093   0.1471   1.0500   0.0037   0.0108 &  24.1554 r
  data arrival time                                                                                                 24.1554

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2928 &  33.7346 r
  clock reconvergence pessimism                                                                           0.0000    33.7346
  clock uncertainty                                                                                      -0.1000    33.6346
  library setup time                                                                    1.0000           -0.0771    33.5576
  data required time                                                                                                33.5576
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5576
  data arrival time                                                                                                -24.1554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1966 
  total derate : arrival time                                                                            -0.0239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2205 

  slack (with derating applied) (MET)                                                                     9.4022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6227 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             2.9602                     1.6117 &  23.6117 r
  la_oenb[43] (net)                                      2   0.2528 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6117 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9318   2.9815   1.0500   0.3680   0.5839 &  24.1955 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1062   1.0500            0.0706 &  24.2661 r
  mprj/buf_i[107] (net)                                  2   0.0191 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0050   0.1062   1.0500   0.0019   0.0027 &  24.2689 r
  data arrival time                                                                                                 24.2689

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4149 &  33.8567 r
  clock reconvergence pessimism                                                                           0.0000    33.8567
  clock uncertainty                                                                                      -0.1000    33.7567
  library setup time                                                                    1.0000           -0.0687    33.6880
  data required time                                                                                                33.6880
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6880
  data arrival time                                                                                                -24.2689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2031 
  total derate : arrival time                                                                            -0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2344 

  slack (with derating applied) (MET)                                                                     9.4191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6535 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               2.4923                     1.3598 &  23.3598 r
  io_in[25] (net)                                        2   0.2155 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3598 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0076   2.5104   1.0500   0.0029   0.1739 &  23.5336 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1076   1.0500            0.1016 &  23.6353 r
  mprj/buf_i[217] (net)                                  2   0.0269 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1076   1.0500   0.0000   0.0013 &  23.6366 r
  data arrival time                                                                                                 23.6366

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8191 &  33.2610 r
  clock reconvergence pessimism                                                                           0.0000    33.2610
  clock uncertainty                                                                                      -0.1000    33.1610
  library setup time                                                                    1.0000           -0.0649    33.0960
  data required time                                                                                                33.0960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0960
  data arrival time                                                                                                -23.6366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1717 
  total derate : arrival time                                                                            -0.0132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1849 

  slack (with derating applied) (MET)                                                                     9.4594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6443 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          2.8206                     1.5308 &  23.5308 r
  la_data_in[35] (net)                                   2   0.2428 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5308 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6155   2.8410   1.0500   0.2502   0.4549 &  23.9858 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0908   1.0500            0.0636 &  24.0494 r
  mprj/buf_i[163] (net)                                  1   0.0080 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0908   1.0500   0.0000   0.0003 &  24.0497 r
  data arrival time                                                                                                 24.0497

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2777 &  33.7196 r
  clock reconvergence pessimism                                                                           0.0000    33.7196
  clock uncertainty                                                                                      -0.1000    33.6196
  library setup time                                                                    1.0000           -0.0669    33.5527
  data required time                                                                                                33.5527
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5527
  data arrival time                                                                                                -24.0497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1958 
  total derate : arrival time                                                                            -0.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2206 

  slack (with derating applied) (MET)                                                                     9.5030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7235 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          2.7468                     1.5049 &  23.5049 r
  la_data_in[38] (net)                                   2   0.2378 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5049 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6887   2.7752   1.0500   0.2811   0.4770 &  23.9819 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0957   1.0500            0.0734 &  24.0553 r
  mprj/buf_i[166] (net)                                  2   0.0124 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0063   0.0958   1.0500   0.0024   0.0029 &  24.0582 r
  data arrival time                                                                                                 24.0582

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2961 &  33.7380 r
  clock reconvergence pessimism                                                                           0.0000    33.7380
  clock uncertainty                                                                                      -0.1000    33.6380
  library setup time                                                                    1.0000           -0.0672    33.5708
  data required time                                                                                                33.5708
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5708
  data arrival time                                                                                                -24.0582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1968 
  total derate : arrival time                                                                            -0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2232 

  slack (with derating applied) (MET)                                                                     9.5126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7357 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          2.7824                     1.5111 &  23.5111 r
  la_data_in[36] (net)                                   2   0.2395 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5111 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5819   2.8025   1.0500   0.2363   0.4374 &  23.9484 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0883   1.0500            0.0634 &  24.0118 r
  mprj/buf_i[164] (net)                                  1   0.0065 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0066   0.0883   1.0500   0.0026   0.0030 &  24.0149 r
  data arrival time                                                                                                 24.0149

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2566 &  33.6985 r
  clock reconvergence pessimism                                                                           0.0000    33.6985
  clock uncertainty                                                                                      -0.1000    33.5985
  library setup time                                                                    1.0000           -0.0667    33.5318
  data required time                                                                                                33.5318
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5318
  data arrival time                                                                                                -24.0149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1947 
  total derate : arrival time                                                                            -0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2187 

  slack (with derating applied) (MET)                                                                     9.5169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7357 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          2.7860                     1.5196 &  23.5196 r
  la_data_in[41] (net)                                   2   0.2403 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5196 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6742   2.8043   1.0500   0.2750   0.4715 &  23.9912 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0973   1.0500            0.0732 &  24.0644 r
  mprj/buf_i[169] (net)                                  2   0.0133 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0153   0.0973   1.0500   0.0060   0.0067 &  24.0711 r
  data arrival time                                                                                                 24.0711

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3157 &  33.7576 r
  clock reconvergence pessimism                                                                           0.0000    33.7576
  clock uncertainty                                                                                      -0.1000    33.6576
  library setup time                                                                    1.0000           -0.0673    33.5903
  data required time                                                                                                33.5903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5903
  data arrival time                                                                                                -24.0711
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1978 
  total derate : arrival time                                                                            -0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2241 

  slack (with derating applied) (MET)                                                                     9.5192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7433 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             2.7541                     1.5125 &  23.5125 r
  la_oenb[38] (net)                                      2   0.2386 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5125 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6478   2.7817   1.0500   0.2551   0.4444 &  23.9570 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0909   1.0500            0.0676 &  24.0246 r
  mprj/buf_i[102] (net)                                  1   0.0087 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0373   0.0909   1.0500   0.0151   0.0162 &  24.0408 r
  data arrival time                                                                                                 24.0408

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2970 &  33.7389 r
  clock reconvergence pessimism                                                                           0.0000    33.7389
  clock uncertainty                                                                                      -0.1000    33.6389
  library setup time                                                                    1.0000           -0.0669    33.5720
  data required time                                                                                                33.5720
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5720
  data arrival time                                                                                                -24.0408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1969 
  total derate : arrival time                                                                            -0.0252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2220 

  slack (with derating applied) (MET)                                                                     9.5313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7533 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           2.2683                     1.2610 &  23.2610 r
  la_data_in[7] (net)                                    2   0.1976 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.2610 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0933   2.2871   1.0500   0.0357   0.1701 &  23.4311 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0784   1.0500            0.0869 &  23.5180 r
  mprj/buf_i[135] (net)                                  1   0.0045 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0784   1.0500   0.0000   0.0001 &  23.5181 r
  data arrival time                                                                                                 23.5181

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7820 &  33.2239 r
  clock reconvergence pessimism                                                                           0.0000    33.2239
  clock uncertainty                                                                                      -0.1000    33.1239
  library setup time                                                                    1.0000           -0.0653    33.0586
  data required time                                                                                                33.0586
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0586
  data arrival time                                                                                                -23.5181
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1698 
  total derate : arrival time                                                                            -0.0122 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1820 

  slack (with derating applied) (MET)                                                                     9.5404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7224 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          2.1760                     1.2158 &  23.2158 r
  la_data_in[20] (net)                                   2   0.1897 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2158 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9729   2.1907   1.0500   0.3952   0.5298 &  23.7456 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0784   1.0500            0.0932 &  23.8389 r
  mprj/buf_i[148] (net)                                  1   0.0055 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0784   1.0500   0.0000   0.0001 &  23.8390 r
  data arrival time                                                                                                 23.8390

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.1420 &  33.5838 r
  clock reconvergence pessimism                                                                           0.0000    33.5838
  clock uncertainty                                                                                      -0.1000    33.4838
  library setup time                                                                    1.0000           -0.0660    33.4178
  data required time                                                                                                33.4178
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4178
  data arrival time                                                                                                -23.8390
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1887 
  total derate : arrival time                                                                            -0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2184 

  slack (with derating applied) (MET)                                                                     9.5788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7972 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          2.7275                     1.4829 &  23.4829 r
  la_data_in[37] (net)                                   2   0.2358 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4829 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5534   2.7482   1.0500   0.2245   0.4205 &  23.9034 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0902   1.0500            0.0691 &  23.9726 r
  mprj/buf_i[165] (net)                                  1   0.0086 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0044   0.0902   1.0500   0.0018   0.0022 &  23.9748 r
  data arrival time                                                                                                 23.9748

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2856 &  33.7275 r
  clock reconvergence pessimism                                                                           0.0000    33.7275
  clock uncertainty                                                                                      -0.1000    33.6275
  library setup time                                                                    1.0000           -0.0669    33.5606
  data required time                                                                                                33.5606
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5606
  data arrival time                                                                                                -23.9748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1963 
  total derate : arrival time                                                                            -0.0234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2197 

  slack (with derating applied) (MET)                                                                     9.5859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8055 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[26] (in)                                                               2.2406                     1.2357 &  23.2357 r
  io_in[26] (net)                                        2   0.1947 
  mprj/io_in[26] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2357 r
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2626   1.0500   0.0000   0.1422 &  23.3779 r
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1122   1.0500            0.1191 &  23.4969 r
  mprj/buf_i[218] (net)                                  2   0.0324 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1123   1.0500   0.0000   0.0023 &  23.4992 r
  data arrival time                                                                                                 23.4992

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8093 &  33.2512 r
  clock reconvergence pessimism                                                                           0.0000    33.2512
  clock uncertainty                                                                                      -0.1000    33.1512
  library setup time                                                                    1.0000           -0.0659    33.0853
  data required time                                                                                                33.0853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0853
  data arrival time                                                                                                -23.4992
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1712 
  total derate : arrival time                                                                            -0.0126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1837 

  slack (with derating applied) (MET)                                                                     9.5861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7698 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          2.5349                     1.4222 &  23.4222 r
  la_data_in[29] (net)                                   2   0.2216 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4222 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9568   2.5521   1.0500   0.3518   0.5046 &  23.9268 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0957   1.0500            0.0878 &  24.0147 r
  mprj/buf_i[157] (net)                                  2   0.0150 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0178   0.0957   1.0500   0.0072   0.0082 &  24.0228 r
  data arrival time                                                                                                 24.0228

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3680 &  33.8098 r
  clock reconvergence pessimism                                                                           0.0000    33.8098
  clock uncertainty                                                                                      -0.1000    33.7098
  library setup time                                                                    1.0000           -0.0672    33.6426
  data required time                                                                                                33.6426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6426
  data arrival time                                                                                                -24.0228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2006 
  total derate : arrival time                                                                            -0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2292 

  slack (with derating applied) (MET)                                                                     9.6198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8490 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             3.0330                     1.6725 &  23.6725 r
  la_oenb[45] (net)                                      2   0.2638 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6725 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3103   3.0589   1.0500   0.1250   0.3186 &  23.9911 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1105   1.0500            0.0699 &  24.0610 r
  mprj/buf_i[109] (net)                                  2   0.0221 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0524   0.1106   1.0500   0.0213   0.0233 &  24.0843 r
  data arrival time                                                                                                 24.0843

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4401 &  33.8820 r
  clock reconvergence pessimism                                                                           0.0000    33.8820
  clock uncertainty                                                                                      -0.1000    33.7820
  library setup time                                                                    1.0000           -0.0696    33.7124
  data required time                                                                                                33.7124
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7124
  data arrival time                                                                                                -24.0843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2044 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2240 

  slack (with derating applied) (MET)                                                                     9.6281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8521 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          2.3536                     1.3214 &  23.3214 r
  la_data_in[14] (net)                                   2   0.2056 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3214 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2961   2.3685   1.0500   0.1207   0.2489 &  23.5704 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0822   1.0500            0.0855 &  23.6559 r
  mprj/buf_i[142] (net)                                  1   0.0065 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0822   1.0500   0.0000   0.0003 &  23.6562 r
  data arrival time                                                                                                 23.6562

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.0467 &  33.4885 r
  clock reconvergence pessimism                                                                           0.0000    33.4885
  clock uncertainty                                                                                      -0.1000    33.3885
  library setup time                                                                    1.0000           -0.0662    33.3224
  data required time                                                                                                33.3224
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3224
  data arrival time                                                                                                -23.6562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1837 
  total derate : arrival time                                                                            -0.0159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1996 

  slack (with derating applied) (MET)                                                                     9.6662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8658 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             2.6594                     1.4969 &  23.4969 r
  la_oenb[34] (net)                                      2   0.2329 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4969 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3336   2.6757   1.0500   0.1353   0.2845 &  23.7813 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0870   1.0500            0.0704 &  23.8518 r
  mprj/buf_i[98] (net)                                   1   0.0069 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0870   1.0500   0.0000   0.0003 &  23.8520 r
  data arrival time                                                                                                 23.8520

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2591 &  33.7010 r
  clock reconvergence pessimism                                                                           0.0000    33.7010
  clock uncertainty                                                                                      -0.1000    33.6010
  library setup time                                                                    1.0000           -0.0667    33.5343
  data required time                                                                                                33.5343
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5343
  data arrival time                                                                                                -23.8520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1949 
  total derate : arrival time                                                                            -0.0169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2118 

  slack (with derating applied) (MET)                                                                     9.6823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8940 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          2.6478                     1.4591 &  23.4591 r
  la_data_in[43] (net)                                   2   0.2305 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4591 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5722   2.6743   1.0500   0.2325   0.4106 &  23.8696 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1106   1.0500            0.0941 &  23.9638 r
  mprj/buf_i[171] (net)                                  2   0.0274 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0819   0.1106   1.0500   0.0335   0.0364 &  24.0002 r
  data arrival time                                                                                                 24.0002

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4149 &  33.8568 r
  clock reconvergence pessimism                                                                           0.0000    33.8568
  clock uncertainty                                                                                      -0.1000    33.7568
  library setup time                                                                    1.0000           -0.0696    33.6872
  data required time                                                                                                33.6872
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6872
  data arrival time                                                                                                -24.0002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2031 
  total derate : arrival time                                                                            -0.0258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2288 

  slack (with derating applied) (MET)                                                                     9.6870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9159 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          2.5775                     1.4304 &  23.4304 r
  la_data_in[33] (net)                                   2   0.2247 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4304 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5138   2.5990   1.0500   0.2008   0.3596 &  23.7900 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0867   1.0500            0.0752 &  23.8652 r
  mprj/buf_i[161] (net)                                  1   0.0075 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0867   1.0500   0.0000   0.0003 &  23.8655 r
  data arrival time                                                                                                 23.8655

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2961 &  33.7379 r
  clock reconvergence pessimism                                                                           0.0000    33.7379
  clock uncertainty                                                                                      -0.1000    33.6379
  library setup time                                                                    1.0000           -0.0666    33.5713
  data required time                                                                                                33.5713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5713
  data arrival time                                                                                                -23.8655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1968 
  total derate : arrival time                                                                            -0.0207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2175 

  slack (with derating applied) (MET)                                                                     9.7058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9233 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           2.1508                     1.1979 &  23.1979 r
  la_data_in[9] (net)                                    2   0.1873 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.1979 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1669   1.0500   0.0000   0.1204 &  23.3183 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0751   1.0500            0.0914 &  23.4097 r
  mprj/buf_i[137] (net)                                  1   0.0032 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0751   1.0500   0.0000   0.0001 &  23.4098 r
  data arrival time                                                                                                 23.4098

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8637 &  33.3056 r
  clock reconvergence pessimism                                                                           0.0000    33.3056
  clock uncertainty                                                                                      -0.1000    33.2056
  library setup time                                                                    1.0000           -0.0654    33.1402
  data required time                                                                                                33.1402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1402
  data arrival time                                                                                                -23.4098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1741 
  total derate : arrival time                                                                            -0.0101 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1841 

  slack (with derating applied) (MET)                                                                     9.7305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9146 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             2.8641                     1.5439 &  23.5439 r
  la_oenb[57] (net)                                      2   0.2460 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5439 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.8891   1.0500   0.0000   0.2150 &  23.7589 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1062   1.0500            0.0765 &  23.8354 r
  mprj/buf_i[121] (net)                                  2   0.0204 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1062   1.0500   0.0000   0.0010 &  23.8364 r
  data arrival time                                                                                                 23.8364

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3128 &  33.7547 r
  clock reconvergence pessimism                                                                           0.0000    33.7547
  clock uncertainty                                                                                      -0.1000    33.6547
  library setup time                                                                    1.0000           -0.0687    33.5860
  data required time                                                                                                33.5860
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5860
  data arrival time                                                                                                -23.8364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1977 
  total derate : arrival time                                                                            -0.0139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2116 

  slack (with derating applied) (MET)                                                                     9.7496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9612 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          2.6520                     1.4590 &  23.4590 r
  la_data_in[40] (net)                                   2   0.2307 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4590 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2911   2.6793   1.0500   0.1187   0.2930 &  23.7520 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0959   1.0500            0.0798 &  23.8319 r
  mprj/buf_i[168] (net)                                  2   0.0135 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0044   0.0959   1.0500   0.0017   0.0023 &  23.8341 r
  data arrival time                                                                                                 23.8341

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3139 &  33.7557 r
  clock reconvergence pessimism                                                                           0.0000    33.7557
  clock uncertainty                                                                                      -0.1000    33.6557
  library setup time                                                                    1.0000           -0.0672    33.5885
  data required time                                                                                                33.5885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5885
  data arrival time                                                                                                -23.8341
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1977 
  total derate : arrival time                                                                            -0.0179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2156 

  slack (with derating applied) (MET)                                                                     9.7544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9700 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             2.7875                     1.5019 &  23.5019 r
  la_oenb[58] (net)                                      2   0.2393 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5019 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.8121   1.0500   0.0000   0.2109 &  23.7129 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1083   1.0500            0.0835 &  23.7964 r
  mprj/buf_i[122] (net)                                  2   0.0236 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0132   0.1084   1.0500   0.0052   0.0069 &  23.8033 r
  data arrival time                                                                                                 23.8033

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3060 &  33.7479 r
  clock reconvergence pessimism                                                                           0.0000    33.7479
  clock uncertainty                                                                                      -0.1000    33.6479
  library setup time                                                                    1.0000           -0.0691    33.5787
  data required time                                                                                                33.5787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5787
  data arrival time                                                                                                -23.8033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1973 
  total derate : arrival time                                                                            -0.0144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2117 

  slack (with derating applied) (MET)                                                                     9.7754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9871 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             2.5174                     1.3988 &  23.3988 r
  la_oenb[24] (net)                                      2   0.2195 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3988 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4183   2.5386   1.0500   0.1615   0.3161 &  23.7149 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0970   1.0500            0.0899 &  23.8047 r
  mprj/buf_i[88] (net)                                   2   0.0164 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0144   0.0970   1.0500   0.0057   0.0066 &  23.8113 r
  data arrival time                                                                                                 23.8113

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3287 &  33.7705 r
  clock reconvergence pessimism                                                                           0.0000    33.7705
  clock uncertainty                                                                                      -0.1000    33.6705
  library setup time                                                                    1.0000           -0.0673    33.6032
  data required time                                                                                                33.6032
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6032
  data arrival time                                                                                                -23.8113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7919

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2182 

  slack (with derating applied) (MET)                                                                     9.7919 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0101 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          2.4898                     1.3772 &  23.3772 r
  la_data_in[32] (net)                                   2   0.2168 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3772 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3595   2.5128   1.0500   0.1386   0.2976 &  23.6747 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0886   1.0500            0.0829 &  23.7577 r
  mprj/buf_i[160] (net)                                  1   0.0098 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0411   0.0886   1.0500   0.0167   0.0179 &  23.7756 r
  data arrival time                                                                                                 23.7756

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2971 &  33.7390 r
  clock reconvergence pessimism                                                                           0.0000    33.7390
  clock uncertainty                                                                                      -0.1000    33.6390
  library setup time                                                                    1.0000           -0.0668    33.5722
  data required time                                                                                                33.5722
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5722
  data arrival time                                                                                                -23.7756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1969 
  total derate : arrival time                                                                            -0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2158 

  slack (with derating applied) (MET)                                                                     9.7966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0125 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             2.6926                     1.4699 &  23.4699 r
  la_oenb[56] (net)                                      2   0.2332 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4699 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0511   2.7137   1.0500   0.0193   0.2078 &  23.6777 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1251   1.0500            0.1021 &  23.7798 r
  mprj/buf_i[120] (net)                                  2   0.0375 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0606   0.1253   1.0500   0.0247   0.0294 &  23.8093 r
  data arrival time                                                                                                 23.8093

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3371 &  33.7790 r
  clock reconvergence pessimism                                                                           0.0000    33.7790
  clock uncertainty                                                                                      -0.1000    33.6790
  library setup time                                                                    1.0000           -0.0726    33.6064
  data required time                                                                                                33.6064
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6064
  data arrival time                                                                                                -23.8093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1990 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2151 

  slack (with derating applied) (MET)                                                                     9.7971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0122 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             2.7371                     1.4914 &  23.4914 r
  la_oenb[52] (net)                                      2   0.2369 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4914 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3703   2.7586   1.0500   0.1476   0.3453 &  23.8367 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0871   1.0500            0.0650 &  23.9016 r
  mprj/buf_i[116] (net)                                  1   0.0061 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0202   0.0871   1.0500   0.0082   0.0089 &  23.9105 r
  data arrival time                                                                                                 23.9105

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4420 &  33.8839 r
  clock reconvergence pessimism                                                                           0.0000    33.8839
  clock uncertainty                                                                                      -0.1000    33.7838
  library setup time                                                                    1.0000           -0.0667    33.7172
  data required time                                                                                                33.7172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7172
  data arrival time                                                                                                -23.9105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2045 
  total derate : arrival time                                                                            -0.0200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2244 

  slack (with derating applied) (MET)                                                                     9.8067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0311 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             2.6368                     1.4568 &  23.4568 r
  la_oenb[30] (net)                                      2   0.2297 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4568 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2052   2.6618   1.0500   0.0830   0.2460 &  23.7029 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0944   1.0500            0.0794 &  23.7823 r
  mprj/buf_i[94] (net)                                   2   0.0126 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0123   0.0944   1.0500   0.0050   0.0057 &  23.7879 r
  data arrival time                                                                                                 23.7879

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3274 &  33.7693 r
  clock reconvergence pessimism                                                                           0.0000    33.7693
  clock uncertainty                                                                                      -0.1000    33.6693
  library setup time                                                                    1.0000           -0.0671    33.6021
  data required time                                                                                                33.6021
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6021
  data arrival time                                                                                                -23.7879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2142 

  slack (with derating applied) (MET)                                                                     9.8142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0284 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             2.6365                     1.4409 &  23.4409 r
  la_oenb[60] (net)                                      2   0.2283 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4409 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6559   1.0500   0.0000   0.1817 &  23.6226 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1210   1.0500            0.1013 &  23.7240 r
  mprj/buf_i[124] (net)                                  2   0.0342 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0083   0.1214   1.0500   0.0032   0.0074 &  23.7314 r
  data arrival time                                                                                                 23.7314

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.2967 &  33.7386 r
  clock reconvergence pessimism                                                                           0.0000    33.7386
  clock uncertainty                                                                                      -0.1000    33.6386
  library setup time                                                                    1.0000           -0.0718    33.5668
  data required time                                                                                                33.5668
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5668
  data arrival time                                                                                                -23.7314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1968 
  total derate : arrival time                                                                            -0.0138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2107 

  slack (with derating applied) (MET)                                                                     9.8354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0461 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          2.4257                     1.3408 &  23.3408 r
  la_data_in[30] (net)                                   2   0.2111 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3408 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3641   2.4468   1.0500   0.1452   0.2963 &  23.6371 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0927   1.0500            0.0917 &  23.7288 r
  mprj/buf_i[158] (net)                                  1   0.0137 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0596   0.0927   1.0500   0.0243   0.0260 &  23.7548 r
  data arrival time                                                                                                 23.7548

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3456 &  33.7875 r
  clock reconvergence pessimism                                                                           0.0000    33.7875
  clock uncertainty                                                                                      -0.1000    33.6875
  library setup time                                                                    1.0000           -0.0670    33.6204
  data required time                                                                                                33.6204
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6204
  data arrival time                                                                                                -23.7548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1994 
  total derate : arrival time                                                                            -0.0197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2191 

  slack (with derating applied) (MET)                                                                     9.8656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0848 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          2.3861                     1.3239 &  23.3239 r
  la_data_in[31] (net)                                   2   0.2078 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3239 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3924   2.4055   1.0500   0.1533   0.3016 &  23.6255 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0900   1.0500            0.0914 &  23.7169 r
  mprj/buf_i[159] (net)                                  2   0.0120 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0127   0.0900   1.0500   0.0051   0.0058 &  23.7227 r
  data arrival time                                                                                                 23.7227

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3258 &  33.7676 r
  clock reconvergence pessimism                                                                           0.0000    33.7676
  clock uncertainty                                                                                      -0.1000    33.6676
  library setup time                                                                    1.0000           -0.0669    33.6008
  data required time                                                                                                33.6008
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6008
  data arrival time                                                                                                -23.7227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1984 
  total derate : arrival time                                                                            -0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2174 

  slack (with derating applied) (MET)                                                                     9.8781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0954 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[18] (in)                                                               1.6462                     0.9407 &  22.9407 r
  io_in[18] (net)                                        2   0.1439 
  mprj/io_in[18] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.9407 r
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6507   1.0500   0.0000   0.0569 &  22.9976 r
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1023   1.0500            0.1446 &  23.1423 r
  mprj/buf_i[210] (net)                                  2   0.0316 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1025   1.0500   0.0000   0.0025 &  23.1448 r
  data arrival time                                                                                                 23.1448

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7459 &  33.1878 r
  clock reconvergence pessimism                                                                           0.0000    33.1878
  clock uncertainty                                                                                      -0.1000    33.0878
  library setup time                                                                    1.0000           -0.0642    33.0236
  data required time                                                                                                33.0236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0236
  data arrival time                                                                                                -23.1448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1679 
  total derate : arrival time                                                                            -0.0097 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1776 

  slack (with derating applied) (MET)                                                                     9.8788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0564 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             2.5921                     1.4113 &  23.4113 r
  la_oenb[46] (net)                                      2   0.2241 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4113 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3004   2.6117   1.0500   0.1187   0.3033 &  23.7147 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1104   1.0500            0.0979 &  23.8125 r
  mprj/buf_i[110] (net)                                  2   0.0280 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0402   0.1104   1.0500   0.0164   0.0184 &  23.8309 r
  data arrival time                                                                                                 23.8309

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4444 &  33.8862 r
  clock reconvergence pessimism                                                                           0.0000    33.8862
  clock uncertainty                                                                                      -0.1000    33.7862
  library setup time                                                                    1.0000           -0.0696    33.7167
  data required time                                                                                                33.7167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7167
  data arrival time                                                                                                -23.8309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2046 
  total derate : arrival time                                                                            -0.0200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2246 

  slack (with derating applied) (MET)                                                                     9.8857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1103 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             2.7394                     1.4929 &  23.4929 r
  la_oenb[53] (net)                                      2   0.2371 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4929 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1667   2.7612   1.0500   0.0661   0.2632 &  23.7561 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0922   1.0500            0.0705 &  23.8266 r
  mprj/buf_i[117] (net)                                  1   0.0099 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0922   1.0500   0.0000   0.0004 &  23.8270 r
  data arrival time                                                                                                 23.8270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4444 &  33.8862 r
  clock reconvergence pessimism                                                                           0.0000    33.8862
  clock uncertainty                                                                                      -0.1000    33.7862
  library setup time                                                                    1.0000           -0.0670    33.7192
  data required time                                                                                                33.7192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7192
  data arrival time                                                                                                -23.8270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8923

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2046 
  total derate : arrival time                                                                            -0.0159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2205 

  slack (with derating applied) (MET)                                                                     9.8923 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1128 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             2.1176                     1.1891 &  23.1891 r
  la_oenb[17] (net)                                      2   0.1847 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1891 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0761   2.1307   1.0500   0.0287   0.1358 &  23.3249 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0770   1.0500            0.0957 &  23.4207 r
  mprj/buf_i[81] (net)                                   1   0.0050 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0770   1.0500   0.0000   0.0001 &  23.4208 r
  data arrival time                                                                                                 23.4208

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0406 &  33.4825 r
  clock reconvergence pessimism                                                                           0.0000    33.4825
  clock uncertainty                                                                                      -0.1000    33.3825
  library setup time                                                                    1.0000           -0.0658    33.3167
  data required time                                                                                                33.3167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3167
  data arrival time                                                                                                -23.4208
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1834 
  total derate : arrival time                                                                            -0.0110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1944 

  slack (with derating applied) (MET)                                                                     9.8959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0903 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             2.6489                     1.4633 &  23.4633 r
  la_oenb[51] (net)                                      2   0.2307 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4633 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2642   2.6727   1.0500   0.1034   0.2762 &  23.7395 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   1.0500            0.0718 &  23.8113 r
  mprj/buf_i[115] (net)                                  1   0.0078 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0127   0.0881   1.0500   0.0052   0.0057 &  23.8170 r
  data arrival time                                                                                                 23.8170

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.4382 &  33.8801 r
  clock reconvergence pessimism                                                                           0.0000    33.8801
  clock uncertainty                                                                                      -0.1000    33.7801
  library setup time                                                                    1.0000           -0.0667    33.7134
  data required time                                                                                                33.7134
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7134
  data arrival time                                                                                                -23.8170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2043 
  total derate : arrival time                                                                            -0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2211 

  slack (with derating applied) (MET)                                                                     9.8963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1175 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             2.5313                     1.4202 &  23.4202 r
  la_oenb[40] (net)                                      2   0.2213 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4202 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1029   2.5490   1.0500   0.0411   0.1846 &  23.6047 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0907   1.0500            0.0828 &  23.6875 r
  mprj/buf_i[104] (net)                                  2   0.0110 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0907   1.0500   0.0000   0.0004 &  23.6879 r
  data arrival time                                                                                                 23.6879

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3140 &  33.7559 r
  clock reconvergence pessimism                                                                           0.0000    33.7559
  clock uncertainty                                                                                      -0.1000    33.6559
  library setup time                                                                    1.0000           -0.0669    33.5890
  data required time                                                                                                33.5890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5890
  data arrival time                                                                                                -23.6879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1978 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2105 

  slack (with derating applied) (MET)                                                                     9.9011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1116 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          2.0648                     1.1482 &  23.1482 r
  la_data_in[18] (net)                                   2   0.1796 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1482 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0807   1.0500   0.0000   0.1164 &  23.2646 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0762   1.0500            0.0982 &  23.3628 r
  mprj/buf_i[146] (net)                                  1   0.0050 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0762   1.0500   0.0000   0.0002 &  23.3630 r
  data arrival time                                                                                                 23.3630

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.0155 &  33.4574 r
  clock reconvergence pessimism                                                                           0.0000    33.4574
  clock uncertainty                                                                                      -0.1000    33.3574
  library setup time                                                                    1.0000           -0.0658    33.2917
  data required time                                                                                                33.2917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2917
  data arrival time                                                                                                -23.3630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1820 
  total derate : arrival time                                                                            -0.0102 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1923 

  slack (with derating applied) (MET)                                                                     9.9287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1210 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             2.3517                     1.3045 &  23.3045 r
  la_oenb[27] (net)                                      2   0.2048 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3045 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4440   2.3709   1.0500   0.1794   0.3238 &  23.6283 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0979   1.0500            0.1013 &  23.7296 r
  mprj/buf_i[91] (net)                                   2   0.0195 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0153   0.0979   1.0500   0.0060   0.0070 &  23.7366 r
  data arrival time                                                                                                 23.7366

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4153 &  33.8572 r
  clock reconvergence pessimism                                                                           0.0000    33.8572
  clock uncertainty                                                                                      -0.1000    33.7572
  library setup time                                                                    1.0000           -0.0674    33.6898
  data required time                                                                                                33.6898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6898
  data arrival time                                                                                                -23.7366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2031 
  total derate : arrival time                                                                            -0.0206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2237 

  slack (with derating applied) (MET)                                                                     9.9532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1768 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             2.3666                     1.3115 &  23.3115 r
  la_oenb[33] (net)                                      2   0.2061 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3115 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1165   2.3874   1.0500   0.0464   0.1900 &  23.5015 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0939   1.0500            0.0965 &  23.5981 r
  mprj/buf_i[97] (net)                                   2   0.0155 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0033   0.0939   1.0500   0.0013   0.0020 &  23.6000 r
  data arrival time                                                                                                 23.6000

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2876 &  33.7295 r
  clock reconvergence pessimism                                                                           0.0000    33.7295
  clock uncertainty                                                                                      -0.1000    33.6295
  library setup time                                                                    1.0000           -0.0671    33.5624
  data required time                                                                                                33.5624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5624
  data arrival time                                                                                                -23.6000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9624

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1964 
  total derate : arrival time                                                                            -0.0137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2101 

  slack (with derating applied) (MET)                                                                     9.9624 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1725 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[20] (in)                                                               1.4861                     0.8393 &  22.8393 r
  io_in[20] (net)                                        2   0.1292 
  mprj/io_in[20] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.8393 r
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4920   1.0500   0.0000   0.0585 &  22.8979 r
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0977   1.0500            0.1492 &  23.0470 r
  mprj/buf_i[212] (net)                                  2   0.0298 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0979   1.0500   0.0000   0.0025 &  23.0495 r
  data arrival time                                                                                                 23.0495

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7448 &  33.1867 r
  clock reconvergence pessimism                                                                           0.0000    33.1867
  clock uncertainty                                                                                      -0.1000    33.0867
  library setup time                                                                    1.0000           -0.0636    33.0231
  data required time                                                                                                33.0231
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0231
  data arrival time                                                                                                -23.0495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9736

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1678 
  total derate : arrival time                                                                            -0.0100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1778 

  slack (with derating applied) (MET)                                                                     9.9736 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1514 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             2.5269                     1.3916 &  23.3916 r
  la_oenb[50] (net)                                      2   0.2198 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3916 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0643   2.5535   1.0500   0.0245   0.1920 &  23.5837 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0887   1.0500            0.0804 &  23.6640 r
  mprj/buf_i[114] (net)                                  1   0.0095 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0488   0.0887   1.0500   0.0199   0.0213 &  23.6853 r
  data arrival time                                                                                                 23.6853

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &  30.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &  31.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   2.3973 &  33.8392 r
  clock reconvergence pessimism                                                                           0.0000    33.8392
  clock uncertainty                                                                                      -0.1000    33.7392
  library setup time                                                                    1.0000           -0.0668    33.6724
  data required time                                                                                                33.6724
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6724
  data arrival time                                                                                                -23.6853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9871

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2021 
  total derate : arrival time                                                                            -0.0140 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2161 

  slack (with derating applied) (MET)                                                                     9.9871 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2032 



1
