clk 1 bit bool
rst 1 bit sc_logic
arst_n 1 bit sc_logic
dat_in_rsc_dat 8 bit_vector sc_lv
dat_in_rsc_vld 1 bit sc_logic
dat_in_rsc_rdy 1 bit sc_logic
widthIn 11 bit_vector sc_lv
heightIn 10 bit_vector sc_lv
magn_rsc_dat 9 bit_vector sc_lv
magn_rsc_vld 1 bit sc_logic
magn_rsc_rdy 1 bit sc_logic
angle_rsc_dat 8 bit_vector sc_lv
angle_rsc_vld 1 bit sc_logic
angle_rsc_rdy 1 bit sc_logic
line_buf0_rsc_en 1 bit sc_logic
line_buf0_rsc_q 16 bit_vector sc_lv
line_buf0_rsc_we 1 bit sc_logic
line_buf0_rsc_d 16 bit_vector sc_lv
line_buf0_rsc_adr 10 bit_vector sc_lv
line_buf1_rsc_en 1 bit sc_logic
line_buf1_rsc_q 16 bit_vector sc_lv
line_buf1_rsc_we 1 bit sc_logic
line_buf1_rsc_d 16 bit_vector sc_lv
line_buf1_rsc_adr 10 bit_vector sc_lv
