# ECE_552-Project -- WISC-F18 ISA based Processor Design

PHASE_1: Single Cycle processor design.
PHASE_2: Multi-cycle (5-stage pipelined) processor design. 
PHASE_3: Cached Instruction and Data memories with Cache Miss controller
