<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="arc__cache_8h" kind="file">
    <compoundname>arc_cache.h</compoundname>
    <includes refid="arc__builtin_8h" local="yes">arc/arc_builtin.h</includes>
    <includes refid="arc__exception_8h" local="yes">arc/arc_exception.h</includes>
    <includedby refid="arc__cache_8c" local="yes">/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c</includedby>
    <includedby refid="arc__exception_8c" local="yes">/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_exception.c</includedby>
    <includedby refid="arc__udma_8h" local="yes">/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_udma.h</includedby>
    <incdepgraph>
      <node id="3671">
        <label>stdbool.h</label>
      </node>
      <node id="3667">
        <label>embARC_toolchain.h</label>
        <link refid="embARC__toolchain_8h"/>
        <childnode refid="3668" relation="include">
        </childnode>
        <childnode refid="3669" relation="include">
        </childnode>
        <childnode refid="3670" relation="include">
        </childnode>
        <childnode refid="3671" relation="include">
        </childnode>
      </node>
      <node id="3668">
        <label>stdint.h</label>
      </node>
      <node id="3670">
        <label>stddef.h</label>
      </node>
      <node id="3672">
        <label>arc/arc.h</label>
        <link refid="arc_8h"/>
        <childnode refid="3673" relation="include">
        </childnode>
      </node>
      <node id="3665">
        <label>/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h</label>
        <link refid="arc_cache.h"/>
        <childnode refid="3666" relation="include">
        </childnode>
        <childnode refid="3674" relation="include">
        </childnode>
      </node>
      <node id="3669">
        <label>limits.h</label>
      </node>
      <node id="3673">
        <label>arc/arc_feature_config.h</label>
        <link refid="arc__feature__config_8h"/>
      </node>
      <node id="3674">
        <label>arc/arc_exception.h</label>
        <link refid="arc__exception_8h"/>
        <childnode refid="3666" relation="include">
        </childnode>
      </node>
      <node id="3666">
        <label>arc/arc_builtin.h</label>
        <link refid="arc__builtin_8h"/>
        <childnode refid="3667" relation="include">
        </childnode>
        <childnode refid="3672" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="3677">
        <label>/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_exception.c</label>
        <link refid="arc__exception_8c"/>
      </node>
      <node id="3675">
        <label>/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h</label>
        <link refid="arc_cache.h"/>
        <childnode refid="3676" relation="include">
        </childnode>
        <childnode refid="3677" relation="include">
        </childnode>
        <childnode refid="3678" relation="include">
        </childnode>
      </node>
      <node id="3676">
        <label>/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c</label>
        <link refid="arc__cache_8c"/>
      </node>
      <node id="3678">
        <label>/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_udma.h</label>
        <link refid="arc__udma_8h"/>
        <childnode refid="3679" relation="include">
        </childnode>
      </node>
      <node id="3679">
        <label>/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_udma.c</label>
        <link refid="arc__udma_8c"/>
      </node>
    </invincdepgraph>
      <sectiondef kind="user-defined">
      <header>Marco definitions for cache control</header>
      <description></description>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga89588be391940bb908fac67345fbc64b_1ga89588be391940bb908fac67345fbc64b" prot="public" static="no">
        <name>IC_CTRL_IC_ENABLE</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>enable instruction cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="52" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="52" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga8b1837f2e109d4394dded75f3b680be2_1ga8b1837f2e109d4394dded75f3b680be2" prot="public" static="no">
        <name>IC_CTRL_IC_DISABLE</name>
        <initializer>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>disable instruction cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="53" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga58b146a52b956f6f1d0e0329ea17ccc1_1ga58b146a52b956f6f1d0e0329ea17ccc1" prot="public" static="no">
        <name>IC_CTRL_DIRECT_ACCESS</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>direct access mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="54" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="54" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_gad9d26d7c4d98f519c5d20fa9031eeaee_1gad9d26d7c4d98f519c5d20fa9031eeaee" prot="public" static="no">
        <name>IC_CTRL_INDIRECT_ACCESS</name>
        <initializer>(0x20)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>indirect access mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="55" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga69a15333c7c721cf4ef4a62f5ada1711_1ga69a15333c7c721cf4ef4a62f5ada1711" prot="public" static="no">
        <name>IC_CTRL_OP_SUCCEEDED</name>
        <initializer>(0x8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>instruction cache operation succeeded </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="56" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="56" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>Marco definitions for data cache control</header>
      <description></description>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga639cae40b38816d74ef5f622c6e9bfe7_1ga639cae40b38816d74ef5f622c6e9bfe7" prot="public" static="no">
        <name>IC_CTRL_I</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="64" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="64" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga94b39308cfd002663d63689cda868a09_1ga94b39308cfd002663d63689cda868a09" prot="public" static="no">
        <name>DC_CTRL_DC_ENABLE</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>enable data cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="65" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="65" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga5c1a63346f607c480d88d68b40ac3cef_1ga5c1a63346f607c480d88d68b40ac3cef" prot="public" static="no">
        <name>DC_CTRL_DC_DISABLE</name>
        <initializer>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>disable data cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="66" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="66" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga65272db83521f6977dfd0a46468952ba_1ga65272db83521f6977dfd0a46468952ba" prot="public" static="no">
        <name>DC_CTRL_INVALID_ONLY</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>invalid data cache only </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="67" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="67" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_gad39e2ba72c52a7531bed72e5c53ceb64_1gad39e2ba72c52a7531bed72e5c53ceb64" prot="public" static="no">
        <name>DC_CTRL_INVALID_FLUSH</name>
        <initializer>(0x40)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>invalid and flush data cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="68" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="68" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_gae0adad0cc819a38dfa21b2a8ce5a77b5_1gae0adad0cc819a38dfa21b2a8ce5a77b5" prot="public" static="no">
        <name>DC_CTRL_ENABLE_FLUSH_LOCKED</name>
        <initializer>(0x80)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>the locked data cache can be flushed </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="69" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga8dcb9d71ecace8c648c4b525a8bc6190_1ga8dcb9d71ecace8c648c4b525a8bc6190" prot="public" static="no">
        <name>DC_CTRL_DISABLE_FLUSH_LOCKED</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>the locked data cache cannot be flushed </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="70" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="70" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_gac2f3f57da7299e52cdb89ec2e53b4de8_1gac2f3f57da7299e52cdb89ec2e53b4de8" prot="public" static="no">
        <name>DC_CTRL_FLUSH_STATUS</name>
        <initializer>(0x100)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>flush status </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="71" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="71" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_ga2e9537539df989260d4041b86212db79_1ga2e9537539df989260d4041b86212db79" prot="public" static="no">
        <name>DC_CTRL_DIRECT_ACCESS</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>direct access mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="72" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_gab6018a2516d040b1f7cab03b37883eb1_1gab6018a2516d040b1f7cab03b37883eb1" prot="public" static="no">
        <name>DC_CTRL_INDIRECT_ACCESS</name>
        <initializer>(0x20)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>indirect access mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="73" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="73" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__ARC__HAL__MISC__CACHE_gacb1e748794870e28d437a192b88b60b3_1gacb1e748794870e28d437a192b88b60b3" prot="public" static="no">
        <name>DC_CTRL_OP_SUCCEEDED</name>
        <initializer>(0x4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>data cache operation succeeded </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="74" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="74" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>instruction cache related inline function</header>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga8e1ae0cff12a4279ca994f0df8f1bc30_1ga8e1ae0cff12a4279ca994f0df8f1bc30" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> uint32_t</type>
        <definition>uint32_t icache_available</definition>
        <argsstring>(void)</argsstring>
        <name>icache_available</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Check whether instruction cache is available,. </para>        </briefdescription>
        <detaileddescription>
<para><simplesect kind="return"><para>0 for not available, &gt;0 for available </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="92" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="92" bodyend="95"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga0eb613ef234830ebb8fdb5b69ebdc21a_1ga0eb613ef234830ebb8fdb5b69ebdc21a" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void icache_enable</definition>
        <argsstring>(uint32_t icache_en_mask)</argsstring>
        <name>icache_enable</name>
        <param>
          <type>uint32_t</type>
          <declname>icache_en_mask</declname>
        </param>
        <briefdescription>
<para>Enable instruction cache. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>icache_en_mask</parametername>
</parameternamelist>
<parameterdescription>
<para>operation mask </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="102" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="102" bodyend="108"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_gab37364e2f6a851faa045186434063dc6_1gab37364e2f6a851faa045186434063dc6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void icache_disable</definition>
        <argsstring>(void)</argsstring>
        <name>icache_disable</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Disable instruction cache. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
<para>&lt; disable instruction cache </para>        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="114" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="114" bodyend="117"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga090d5a46c2dd09d034f4cc5ce33fb732_1ga090d5a46c2dd09d034f4cc5ce33fb732" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void icache_invalidate</definition>
        <argsstring>(void)</argsstring>
        <name>icache_invalidate</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Invalidate the entire instruction cache. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="123" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="123" bodyend="130"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga9be89cc489a04fe4c45c84d6bc9e92e9_1ga9be89cc489a04fe4c45c84d6bc9e92e9" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void icache_invalidate_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>icache_invalidate_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>Invalidate specific cache line. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>address</parametername>
</parameternamelist>
<parameterdescription>
<para>Memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="137" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="137" bodyend="144"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga4db14300fbe84e72f2dff8f5746c8f93_1ga4db14300fbe84e72f2dff8f5746c8f93" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> int32_t</type>
        <definition>int32_t icache_lock_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>icache_lock_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>Lock specific cache line. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>address</parametername>
</parameternamelist>
<parameterdescription>
<para>Memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
<para>&lt; instruction cache operation succeeded </para>        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="152" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="152" bodyend="160"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga5ecd2496ace0f6f053d8166dd199b078_1ga5ecd2496ace0f6f053d8166dd199b078" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void icache_access_mode</definition>
        <argsstring>(uint32_t mode)</argsstring>
        <name>icache_access_mode</name>
        <param>
          <type>uint32_t</type>
          <declname>mode</declname>
        </param>
        <briefdescription>
<para>Set icache access mode. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>mode</parametername>
</parameternamelist>
<parameterdescription>
<para>access mode, 1: indirect access 0:direct access </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
<para>&lt; indirect access mode</para><para>&lt; indirect access mode </para>        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="167" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="167" bodyend="174"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>data cache related inline functions</header>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga33e49b74bc6d63ea4c7c9675e0cc3ec8_1ga33e49b74bc6d63ea4c7c9675e0cc3ec8" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> uint32_t</type>
        <definition>uint32_t dcache_available</definition>
        <argsstring>(void)</argsstring>
        <name>dcache_available</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Check whether data cache is available, 0 for not available, &gt;0 for available. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="187" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="187" bodyend="190"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga6d0dd9250492278511535b265c3c8d0f_1ga6d0dd9250492278511535b265c3c8d0f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void dcache_invalidate</definition>
        <argsstring>(void)</argsstring>
        <name>dcache_invalidate</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Invalidate the entire data cache. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
<para>&lt; flush status </para>        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="196" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="196" bodyend="207"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga6496f7c13308fd783aa71a55dc606116_1ga6496f7c13308fd783aa71a55dc606116" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void dcache_invalidate_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>dcache_invalidate_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>Invalidate the specific cache line. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>address</parametername>
</parameternamelist>
<parameterdescription>
<para>Memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="214" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="214" bodyend="220"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga776803ac7c72e6e799d27ca7e7092822_1ga776803ac7c72e6e799d27ca7e7092822" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void dcache_enable</definition>
        <argsstring>(uint32_t dcache_en_mask)</argsstring>
        <name>dcache_enable</name>
        <param>
          <type>uint32_t</type>
          <declname>dcache_en_mask</declname>
        </param>
        <briefdescription>
<para>Enable data cache. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dcache_en_mask</parametername>
</parameternamelist>
<parameterdescription>
<para>Operation mask </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="227" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="227" bodyend="230"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_gaa52b3839dbcb6a29e95dbe3e5c6b94b7_1gaa52b3839dbcb6a29e95dbe3e5c6b94b7" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void dcache_disable</definition>
        <argsstring>(void)</argsstring>
        <name>dcache_disable</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Disable data cache. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
<para>&lt; disable data cache </para>        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="236" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="236" bodyend="239"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_gaad2dd04d2506953bbd0af3ecc8aa52bc_1gaad2dd04d2506953bbd0af3ecc8aa52bc" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void dcache_flush</definition>
        <argsstring>(void)</argsstring>
        <name>dcache_flush</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Flush data cache. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
<para>&lt; flush status </para>        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="245" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="245" bodyend="256"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga7bddc47357297db8e6bf3b29cb77d471_1ga7bddc47357297db8e6bf3b29cb77d471" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void dcache_flush_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>dcache_flush_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>Flush the specific data cache line. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>address</parametername>
</parameternamelist>
<parameterdescription>
<para>Memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
<para>&lt; flush status </para>        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="263" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="263" bodyend="273"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_gae8bb6ef8f92a4a92c31bb2686de82c72_1gae8bb6ef8f92a4a92c31bb2686de82c72" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> int32_t</type>
        <definition>int32_t dcache_lock_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>dcache_lock_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>Lock the specific data cache line. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>address</parametername>
</parameternamelist>
<parameterdescription>
<para>Memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
<para>&lt; data cache operation succeeded </para>        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="281" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="281" bodyend="289"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga305bb2e6267926afa83c23a05f07613d_1ga305bb2e6267926afa83c23a05f07613d" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref> void</type>
        <definition>void dcache_access_mode</definition>
        <argsstring>(uint32_t mode)</argsstring>
        <name>dcache_access_mode</name>
        <param>
          <type>uint32_t</type>
          <declname>mode</declname>
        </param>
        <briefdescription>
<para>Set dcache access mode. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>mode</parametername>
</parameternamelist>
<parameterdescription>
<para>Access mode, 1: indirect access 0:direct access </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
<para>&lt; indirect access mode</para><para>&lt; indirect access mode </para>        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="296" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" bodystart="296" bodyend="303"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>declarations of cache related functions</header>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga6f0c3d1cb5e164571bf826622a20c65e_1ga6f0c3d1cb5e164571bf826622a20c65e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_invalidate_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>icache_invalidate_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Invalidate instruction cache lines. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address in instruction cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be invalidated </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="311" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="57" bodyend="82"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga48f9fb90008431f06fcb385d9f67fc8c_1ga48f9fb90008431f06fcb385d9f67fc8c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_lock_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>icache_lock_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Lock instruction cache lines. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address in instruction cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be locked </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed (cache already locked or other reasons) </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="312" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="91" bodyend="119"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga3efe68d04d6fd03795066a79f032059f_1ga3efe68d04d6fd03795066a79f032059f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_direct_write</definition>
        <argsstring>(uint32_t cache_addr, uint32_t tag, uint32_t data)</argsstring>
        <name>icache_direct_write</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>data</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="313" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga6444cdd20acd74647d4959dea9a2dd36_1ga6444cdd20acd74647d4959dea9a2dd36" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_direct_read</definition>
        <argsstring>(uint32_t cache_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>icache_direct_read</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="314" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga438d802e1198870ae27d3ff22512ef20_1ga438d802e1198870ae27d3ff22512ef20" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_indirect_read</definition>
        <argsstring>(uint32_t mem_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>icache_indirect_read</name>
        <param>
          <type>uint32_t</type>
          <declname>mem_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="315" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga59d602ce2dc5882749c4efb11d4afd45_1ga59d602ce2dc5882749c4efb11d4afd45" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_invalidate_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_invalidate_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Invalidate data cache lines. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address in data cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be invalidated </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="316" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="193" bodyend="223"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga22809d879f9791c65001e86ff559434c_1ga22809d879f9791c65001e86ff559434c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_flush_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_flush_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Flush data cache lines to memory. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be flushed </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="317" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="232" bodyend="261"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga04d4e5c837e79cc0eaffe1e462b744bc_1ga04d4e5c837e79cc0eaffe1e462b744bc" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_lock_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_lock_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Lock data cache lines. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address in data cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be locked </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="318" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="270" bodyend="299"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_gabfdca8296f41bd31cc9e5643a8d24e32_1gabfdca8296f41bd31cc9e5643a8d24e32" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_direct_write</definition>
        <argsstring>(uint32_t cache_addr, uint32_t tag, uint32_t data)</argsstring>
        <name>dcache_direct_write</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>Directly write dcache internal ram. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>cache_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Dcache internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>tag</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache tag to write </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>data</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache data to write </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="319" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="309" bodyend="320"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga10472449765a96cb2eeab9fb89f188da_1ga10472449765a96cb2eeab9fb89f188da" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_direct_read</definition>
        <argsstring>(uint32_t cache_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>dcache_direct_read</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>Directly read dcache internal ram. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>cache_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Dcache internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>tag</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>data</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="320" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="330" bodyend="341"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga9c6a7e168e8daf46938f6c8a63318e1f_1ga9c6a7e168e8daf46938f6c8a63318e1f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_indirect_read</definition>
        <argsstring>(uint32_t mem_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>dcache_indirect_read</name>
        <param>
          <type>uint32_t</type>
          <declname>mem_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>Indirectly read dcache internal ram. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>mem_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Memory address(tag+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>tag</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>data</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="321" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="351" bodyend="366"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga6bda12adc92ba421f24f6e836051db9c_1ga6bda12adc92ba421f24f6e836051db9c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void arc_cache_init</definition>
        <argsstring>(void)</argsstring>
        <name>arc_cache_init</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Initialize cache. </para>        </briefdescription>
        <detaileddescription>
<para><orderedlist>
<listitem><para>invalidate icache and dcache</para></listitem><listitem><para>Only support ARCv2 cache </para></listitem></orderedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h" line="322" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="373" bodyend="403"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Header file of cache module. </para>    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment"><sp/><sp/><sp/>---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="37"><highlight class="preprocessor">#ifndef<sp/>H_ARC_CACHE</highlight></codeline>
<codeline lineno="38"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>H_ARC_CACHE</highlight></codeline>
<codeline lineno="39"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__builtin_8h" kindref="compound">arc/arc_builtin.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__exception_8h" kindref="compound">arc/arc_exception.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight></codeline>
<codeline lineno="52" refid="group__ARC__HAL__MISC__CACHE_ga89588be391940bb908fac67345fbc64b_1ga89588be391940bb908fac67345fbc64b" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_IC_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="53" refid="group__ARC__HAL__MISC__CACHE_ga8b1837f2e109d4394dded75f3b680be2_1ga8b1837f2e109d4394dded75f3b680be2" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_IC_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="54" refid="group__ARC__HAL__MISC__CACHE_ga58b146a52b956f6f1d0e0329ea17ccc1_1ga58b146a52b956f6f1d0e0329ea17ccc1" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_DIRECT_ACCESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="55" refid="group__ARC__HAL__MISC__CACHE_gad9d26d7c4d98f519c5d20fa9031eeaee_1gad9d26d7c4d98f519c5d20fa9031eeaee" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_INDIRECT_ACCESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x20)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="56" refid="group__ARC__HAL__MISC__CACHE_ga69a15333c7c721cf4ef4a62f5ada1711_1ga69a15333c7c721cf4ef4a62f5ada1711" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_OP_SUCCEEDED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x8)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="64" refid="group__ARC__HAL__MISC__CACHE_ga639cae40b38816d74ef5f622c6e9bfe7_1ga639cae40b38816d74ef5f622c6e9bfe7" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_I</highlight></codeline>
<codeline lineno="65" refid="group__ARC__HAL__MISC__CACHE_ga94b39308cfd002663d63689cda868a09_1ga94b39308cfd002663d63689cda868a09" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DC_CTRL_DC_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="66" refid="group__ARC__HAL__MISC__CACHE_ga5c1a63346f607c480d88d68b40ac3cef_1ga5c1a63346f607c480d88d68b40ac3cef" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_DC_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="67" refid="group__ARC__HAL__MISC__CACHE_ga65272db83521f6977dfd0a46468952ba_1ga65272db83521f6977dfd0a46468952ba" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_INVALID_ONLY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="68" refid="group__ARC__HAL__MISC__CACHE_gad39e2ba72c52a7531bed72e5c53ceb64_1gad39e2ba72c52a7531bed72e5c53ceb64" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_INVALID_FLUSH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x40)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="69" refid="group__ARC__HAL__MISC__CACHE_gae0adad0cc819a38dfa21b2a8ce5a77b5_1gae0adad0cc819a38dfa21b2a8ce5a77b5" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_ENABLE_FLUSH_LOCKED<sp/><sp/><sp/><sp/>(0x80)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="70" refid="group__ARC__HAL__MISC__CACHE_ga8dcb9d71ecace8c648c4b525a8bc6190_1ga8dcb9d71ecace8c648c4b525a8bc6190" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_DISABLE_FLUSH_LOCKED<sp/><sp/><sp/>(0x0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="71" refid="group__ARC__HAL__MISC__CACHE_gac2f3f57da7299e52cdb89ec2e53b4de8_1gac2f3f57da7299e52cdb89ec2e53b4de8" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_FLUSH_STATUS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x100)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="72" refid="group__ARC__HAL__MISC__CACHE_ga2e9537539df989260d4041b86212db79_1ga2e9537539df989260d4041b86212db79" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_DIRECT_ACCESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="73" refid="group__ARC__HAL__MISC__CACHE_gab6018a2516d040b1f7cab03b37883eb1_1gab6018a2516d040b1f7cab03b37883eb1" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_INDIRECT_ACCESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x20)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="74" refid="group__ARC__HAL__MISC__CACHE_gacb1e748794870e28d437a192b88b60b3_1gacb1e748794870e28d437a192b88b60b3" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_OP_SUCCEEDED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x4)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="77"><highlight class="preprocessor">#ifndef<sp/>__ASSEMBLY__</highlight></codeline>
<codeline lineno="78"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="79"><highlight class="preprocessor"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="80"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="81"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="92" refid="group__ARC__HAL__MISC__CACHE_ga8e1ae0cff12a4279ca994f0df8f1bc30_1ga8e1ae0cff12a4279ca994f0df8f1bc30" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/>uint32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga8e1ae0cff12a4279ca994f0df8f1bc30_1ga8e1ae0cff12a4279ca994f0df8f1bc30" kindref="member">icache_available</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="93"><highlight class="normal">{</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga9e91cea4c263ee77386aaedab738171d_1ga9e91cea4c263ee77386aaedab738171d" kindref="member">AUX_BCR_I_CACHE</ref>)<sp/>&amp;<sp/>0xF);</highlight></codeline>
<codeline lineno="95"><highlight class="normal">}</highlight></codeline>
<codeline lineno="96"><highlight class="normal"></highlight></codeline>
<codeline lineno="102" refid="group__ARC__HAL__MISC__CACHE_ga0eb613ef234830ebb8fdb5b69ebdc21a_1ga0eb613ef234830ebb8fdb5b69ebdc21a" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga0eb613ef234830ebb8fdb5b69ebdc21a_1ga0eb613ef234830ebb8fdb5b69ebdc21a" kindref="member">icache_enable</ref>(uint32_t<sp/>icache_en_mask)</highlight></codeline>
<codeline lineno="103"><highlight class="normal">{</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="group__ARC__HAL__MISC__CACHE_ga8e1ae0cff12a4279ca994f0df8f1bc30_1ga8e1ae0cff12a4279ca994f0df8f1bc30" kindref="member">icache_available</ref>())<sp/>{</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>,<sp/>icache_en_mask);</highlight></codeline>
<codeline lineno="108"><highlight class="normal">}</highlight></codeline>
<codeline lineno="109"><highlight class="normal"></highlight></codeline>
<codeline lineno="114" refid="group__ARC__HAL__MISC__CACHE_gab37364e2f6a851faa045186434063dc6_1gab37364e2f6a851faa045186434063dc6" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_gab37364e2f6a851faa045186434063dc6_1gab37364e2f6a851faa045186434063dc6" kindref="member">icache_disable</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="115"><highlight class="normal">{</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>,<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga8b1837f2e109d4394dded75f3b680be2_1ga8b1837f2e109d4394dded75f3b680be2" kindref="member">IC_CTRL_IC_DISABLE</ref>);</highlight></codeline>
<codeline lineno="117"><highlight class="normal">}</highlight></codeline>
<codeline lineno="118"><highlight class="normal"></highlight></codeline>
<codeline lineno="123" refid="group__ARC__HAL__MISC__CACHE_ga090d5a46c2dd09d034f4cc5ce33fb732_1ga090d5a46c2dd09d034f4cc5ce33fb732" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga090d5a46c2dd09d034f4cc5ce33fb732_1ga090d5a46c2dd09d034f4cc5ce33fb732" kindref="member">icache_invalidate</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="124"><highlight class="normal">{</highlight></codeline>
<codeline lineno="125"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>invalidate<sp/>the<sp/>entire<sp/>icache<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga9a51b9a570b9907dea431df00e74cb2e_1ga9a51b9a570b9907dea431df00e74cb2e" kindref="member">AUX_IC_IVIC</ref>,<sp/>0);</highlight></codeline>
<codeline lineno="127"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="128"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="130"><highlight class="normal">}</highlight></codeline>
<codeline lineno="131"><highlight class="normal"></highlight></codeline>
<codeline lineno="137" refid="group__ARC__HAL__MISC__CACHE_ga9be89cc489a04fe4c45c84d6bc9e92e9_1ga9be89cc489a04fe4c45c84d6bc9e92e9" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga9be89cc489a04fe4c45c84d6bc9e92e9_1ga9be89cc489a04fe4c45c84d6bc9e92e9" kindref="member">icache_invalidate_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="138"><highlight class="normal">{</highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga23c848b7d154e5e2fbb21679bb15bcd0_1ga23c848b7d154e5e2fbb21679bb15bcd0" kindref="member">AUX_IC_IVIL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="140"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>3<sp/>nops<sp/>are<sp/>required<sp/>by<sp/>ARCv2<sp/>ISA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="141"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="144"><highlight class="normal">}</highlight></codeline>
<codeline lineno="145"><highlight class="normal"></highlight></codeline>
<codeline lineno="152" refid="group__ARC__HAL__MISC__CACHE_ga4db14300fbe84e72f2dff8f5746c8f93_1ga4db14300fbe84e72f2dff8f5746c8f93" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga4db14300fbe84e72f2dff8f5746c8f93_1ga4db14300fbe84e72f2dff8f5746c8f93" kindref="member">icache_lock_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="153"><highlight class="normal">{</highlight></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga3039c4ecba760b2b9495d56bee1d35bf_1ga3039c4ecba760b2b9495d56bee1d35bf" kindref="member">AUX_IC_LIL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="155"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga69a15333c7c721cf4ef4a62f5ada1711_1ga69a15333c7c721cf4ef4a62f5ada1711" kindref="member">IC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="160"><highlight class="normal">}</highlight></codeline>
<codeline lineno="161"><highlight class="normal"></highlight></codeline>
<codeline lineno="167" refid="group__ARC__HAL__MISC__CACHE_ga5ecd2496ace0f6f053d8166dd199b078_1ga5ecd2496ace0f6f053d8166dd199b078" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga5ecd2496ace0f6f053d8166dd199b078_1ga5ecd2496ace0f6f053d8166dd199b078" kindref="member">icache_access_mode</ref>(uint32_t<sp/>mode)</highlight></codeline>
<codeline lineno="168"><highlight class="normal">{</highlight></codeline>
<codeline lineno="169"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(mode)<sp/>{</highlight></codeline>
<codeline lineno="170"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>,<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>|<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gad9d26d7c4d98f519c5d20fa9031eeaee_1gad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>);</highlight></codeline>
<codeline lineno="171"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="172"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>,<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/>(~<ref refid="group__ARC__HAL__MISC__CACHE_gad9d26d7c4d98f519c5d20fa9031eeaee_1gad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>));</highlight></codeline>
<codeline lineno="173"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="174"><highlight class="normal">}</highlight></codeline>
<codeline lineno="187" refid="group__ARC__HAL__MISC__CACHE_ga33e49b74bc6d63ea4c7c9675e0cc3ec8_1ga33e49b74bc6d63ea4c7c9675e0cc3ec8" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/>uint32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga33e49b74bc6d63ea4c7c9675e0cc3ec8_1ga33e49b74bc6d63ea4c7c9675e0cc3ec8" kindref="member">dcache_available</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="188"><highlight class="normal">{</highlight></codeline>
<codeline lineno="189"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga0a71e31c0c9c908d33185905eb042010_1ga0a71e31c0c9c908d33185905eb042010" kindref="member">AUX_BCR_D_CACHE</ref>)<sp/>&amp;<sp/>0xF);</highlight></codeline>
<codeline lineno="190"><highlight class="normal">}</highlight></codeline>
<codeline lineno="191"><highlight class="normal"></highlight></codeline>
<codeline lineno="196" refid="group__ARC__HAL__MISC__CACHE_ga6d0dd9250492278511535b265c3c8d0f_1ga6d0dd9250492278511535b265c3c8d0f" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga6d0dd9250492278511535b265c3c8d0f_1ga6d0dd9250492278511535b265c3c8d0f" kindref="member">dcache_invalidate</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="197"><highlight class="normal">{</highlight></codeline>
<codeline lineno="198"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="199"><highlight class="normal"></highlight></codeline>
<codeline lineno="200"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_ga8801f275b2a194a99f6d673a0e72cd32_1ga8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="201"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga1b53815dcb6c4d2a51d526fec3c595ce_1ga1b53815dcb6c4d2a51d526fec3c595ce" kindref="member">AUX_DC_IVDC</ref>,<sp/>1);</highlight></codeline>
<codeline lineno="202"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>wait<sp/>for<sp/>flush<sp/>completion<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gac2f3f57da7299e52cdb89ec2e53b4de8_1gac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>;</highlight></codeline>
<codeline lineno="205"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="206"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_gacb9f94a852339140f2d1d4ab8411c9c3_1gacb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="207"><highlight class="normal">}</highlight></codeline>
<codeline lineno="208"><highlight class="normal"></highlight></codeline>
<codeline lineno="214" refid="group__ARC__HAL__MISC__CACHE_ga6496f7c13308fd783aa71a55dc606116_1ga6496f7c13308fd783aa71a55dc606116" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga6496f7c13308fd783aa71a55dc606116_1ga6496f7c13308fd783aa71a55dc606116" kindref="member">dcache_invalidate_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="215"><highlight class="normal">{</highlight></codeline>
<codeline lineno="216"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gafa3d5fee50e1f5347c7b8bc9c81f456a_1gafa3d5fee50e1f5347c7b8bc9c81f456a" kindref="member">AUX_DC_IVDL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="217"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="218"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="219"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="220"><highlight class="normal">}</highlight></codeline>
<codeline lineno="221"><highlight class="normal"></highlight></codeline>
<codeline lineno="227" refid="group__ARC__HAL__MISC__CACHE_ga776803ac7c72e6e799d27ca7e7092822_1ga776803ac7c72e6e799d27ca7e7092822" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga776803ac7c72e6e799d27ca7e7092822_1ga776803ac7c72e6e799d27ca7e7092822" kindref="member">dcache_enable</ref>(uint32_t<sp/>dcache_en_mask)</highlight></codeline>
<codeline lineno="228"><highlight class="normal">{</highlight></codeline>
<codeline lineno="229"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>,<sp/>dcache_en_mask);</highlight></codeline>
<codeline lineno="230"><highlight class="normal">}</highlight></codeline>
<codeline lineno="231"><highlight class="normal"></highlight></codeline>
<codeline lineno="236" refid="group__ARC__HAL__MISC__CACHE_gaa52b3839dbcb6a29e95dbe3e5c6b94b7_1gaa52b3839dbcb6a29e95dbe3e5c6b94b7" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_gaa52b3839dbcb6a29e95dbe3e5c6b94b7_1gaa52b3839dbcb6a29e95dbe3e5c6b94b7" kindref="member">dcache_disable</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="237"><highlight class="normal">{</highlight></codeline>
<codeline lineno="238"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>,<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga5c1a63346f607c480d88d68b40ac3cef_1ga5c1a63346f607c480d88d68b40ac3cef" kindref="member">DC_CTRL_DC_DISABLE</ref>);</highlight></codeline>
<codeline lineno="239"><highlight class="normal">}</highlight></codeline>
<codeline lineno="240"><highlight class="normal"></highlight></codeline>
<codeline lineno="245" refid="group__ARC__HAL__MISC__CACHE_gaad2dd04d2506953bbd0af3ecc8aa52bc_1gaad2dd04d2506953bbd0af3ecc8aa52bc" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_gaad2dd04d2506953bbd0af3ecc8aa52bc_1gaad2dd04d2506953bbd0af3ecc8aa52bc" kindref="member">dcache_flush</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="246"><highlight class="normal">{</highlight></codeline>
<codeline lineno="247"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="248"><highlight class="normal"></highlight></codeline>
<codeline lineno="249"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_ga8801f275b2a194a99f6d673a0e72cd32_1ga8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="250"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga600e9b61d799439a05b8794215d05b3f_1ga600e9b61d799439a05b8794215d05b3f" kindref="member">AUX_DC_FLSH</ref>,<sp/>1);</highlight></codeline>
<codeline lineno="251"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>wait<sp/>for<sp/>flush<sp/>completion<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="252"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gac2f3f57da7299e52cdb89ec2e53b4de8_1gac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="253"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>;</highlight></codeline>
<codeline lineno="254"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="255"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_gacb9f94a852339140f2d1d4ab8411c9c3_1gacb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="256"><highlight class="normal">}</highlight></codeline>
<codeline lineno="257"><highlight class="normal"></highlight></codeline>
<codeline lineno="263" refid="group__ARC__HAL__MISC__CACHE_ga7bddc47357297db8e6bf3b29cb77d471_1ga7bddc47357297db8e6bf3b29cb77d471" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga7bddc47357297db8e6bf3b29cb77d471_1ga7bddc47357297db8e6bf3b29cb77d471" kindref="member">dcache_flush_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="264"><highlight class="normal">{</highlight></codeline>
<codeline lineno="265"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="266"><highlight class="normal"></highlight></codeline>
<codeline lineno="267"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_ga8801f275b2a194a99f6d673a0e72cd32_1ga8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="268"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga236b3dc26d0b964410b6761f9823b805_1ga236b3dc26d0b964410b6761f9823b805" kindref="member">AUX_DC_FLDL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="269"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gac2f3f57da7299e52cdb89ec2e53b4de8_1gac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="270"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>;</highlight></codeline>
<codeline lineno="271"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="272"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_gacb9f94a852339140f2d1d4ab8411c9c3_1gacb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="273"><highlight class="normal">}</highlight></codeline>
<codeline lineno="274"><highlight class="normal"></highlight></codeline>
<codeline lineno="281" refid="group__ARC__HAL__MISC__CACHE_gae8bb6ef8f92a4a92c31bb2686de82c72_1gae8bb6ef8f92a4a92c31bb2686de82c72" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gae8bb6ef8f92a4a92c31bb2686de82c72_1gae8bb6ef8f92a4a92c31bb2686de82c72" kindref="member">dcache_lock_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="282"><highlight class="normal">{</highlight></codeline>
<codeline lineno="283"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga4ee8b95b2c3572a96d3e2d84008a003c_1ga4ee8b95b2c3572a96d3e2d84008a003c" kindref="member">AUX_DC_LDL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="284"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gacb1e748794870e28d437a192b88b60b3_1gacb1e748794870e28d437a192b88b60b3" kindref="member">DC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="285"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="286"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="287"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="288"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="289"><highlight class="normal">}</highlight></codeline>
<codeline lineno="290"><highlight class="normal"></highlight></codeline>
<codeline lineno="296" refid="group__ARC__HAL__MISC__CACHE_ga305bb2e6267926afa83c23a05f07613d_1ga305bb2e6267926afa83c23a05f07613d" refkind="member"><highlight class="normal"><ref refid="group__TOOLCHAIN_ga66ac72ac51eb46131f009dfe028123e7_1ga66ac72ac51eb46131f009dfe028123e7" kindref="member">Inline</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga305bb2e6267926afa83c23a05f07613d_1ga305bb2e6267926afa83c23a05f07613d" kindref="member">dcache_access_mode</ref>(uint32_t<sp/>mode)</highlight></codeline>
<codeline lineno="297"><highlight class="normal">{</highlight></codeline>
<codeline lineno="298"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(mode)<sp/>{</highlight></codeline>
<codeline lineno="299"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>,<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>|<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gab6018a2516d040b1f7cab03b37883eb1_1gab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>);</highlight></codeline>
<codeline lineno="300"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="301"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>,<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/>(~<ref refid="group__ARC__HAL__MISC__CACHE_gab6018a2516d040b1f7cab03b37883eb1_1gab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>));</highlight></codeline>
<codeline lineno="302"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="303"><highlight class="normal">}</highlight></codeline>
<codeline lineno="304"><highlight class="normal"></highlight></codeline>
<codeline lineno="311"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga6f0c3d1cb5e164571bf826622a20c65e_1ga6f0c3d1cb5e164571bf826622a20c65e" kindref="member">icache_invalidate_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="312"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga48f9fb90008431f06fcb385d9f67fc8c_1ga48f9fb90008431f06fcb385d9f67fc8c" kindref="member">icache_lock_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="313"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga3efe68d04d6fd03795066a79f032059f_1ga3efe68d04d6fd03795066a79f032059f" kindref="member">icache_direct_write</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>tag,<sp/>uint32_t<sp/>data);</highlight></codeline>
<codeline lineno="314"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga6444cdd20acd74647d4959dea9a2dd36_1ga6444cdd20acd74647d4959dea9a2dd36" kindref="member">icache_direct_read</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data);</highlight></codeline>
<codeline lineno="315"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga438d802e1198870ae27d3ff22512ef20_1ga438d802e1198870ae27d3ff22512ef20" kindref="member">icache_indirect_read</ref>(uint32_t<sp/>mem_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data);</highlight></codeline>
<codeline lineno="316"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga59d602ce2dc5882749c4efb11d4afd45_1ga59d602ce2dc5882749c4efb11d4afd45" kindref="member">dcache_invalidate_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="317"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga22809d879f9791c65001e86ff559434c_1ga22809d879f9791c65001e86ff559434c" kindref="member">dcache_flush_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="318"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga04d4e5c837e79cc0eaffe1e462b744bc_1ga04d4e5c837e79cc0eaffe1e462b744bc" kindref="member">dcache_lock_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="319"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gabfdca8296f41bd31cc9e5643a8d24e32_1gabfdca8296f41bd31cc9e5643a8d24e32" kindref="member">dcache_direct_write</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>tag,<sp/>uint32_t<sp/>data);</highlight></codeline>
<codeline lineno="320"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga10472449765a96cb2eeab9fb89f188da_1ga10472449765a96cb2eeab9fb89f188da" kindref="member">dcache_direct_read</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data);</highlight></codeline>
<codeline lineno="321"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga9c6a7e168e8daf46938f6c8a63318e1f_1ga9c6a7e168e8daf46938f6c8a63318e1f" kindref="member">dcache_indirect_read</ref>(uint32_t<sp/>mem_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data);</highlight></codeline>
<codeline lineno="322"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga6bda12adc92ba421f24f6e836051db9c_1ga6bda12adc92ba421f24f6e836051db9c" kindref="member">arc_cache_init</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="323"><highlight class="normal"></highlight></codeline>
<codeline lineno="324"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="325"><highlight class="preprocessor"></highlight><highlight class="normal">}</highlight></codeline>
<codeline lineno="326"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="327"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif<sp/><sp/></highlight><highlight class="comment">/*<sp/>__ASSEMBLY__<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="328"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="330"><highlight class="preprocessor">#endif<sp/><sp/></highlight><highlight class="comment">/*<sp/>H_ARC_CACHE<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="331"><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/arc/arc_cache.h"/>
  </compounddef>
</doxygen>
