TRACE::2022-05-18.18:30:33::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:33::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-18.18:30:34::SCWPlatform::Opened new HwDB with name nexysA7fpga_14
TRACE::2022-05-18.18:30:34::SCWWriter::formatted JSON is {
	"platformName":	"FreeRTOS_P3_Platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FreeRTOS_P3_Platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-05-18.18:30:34::SCWWriter::formatted JSON is {
	"platformName":	"FreeRTOS_P3_Platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FreeRTOS_P3_Platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FreeRTOS_P3_Platform2",
	"systems":	[{
			"systemName":	"FreeRTOS_P3_Platform2",
			"systemDesc":	"FreeRTOS_P3_Platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FreeRTOS_P3_Platform2"
		}]
}
TRACE::2022-05-18.18:30:34::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-05-18.18:30:34::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-05-18.18:30:34::SCWWriter::formatted JSON is {
	"platformName":	"FreeRTOS_P3_Platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FreeRTOS_P3_Platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FreeRTOS_P3_Platform2",
	"systems":	[{
			"systemName":	"FreeRTOS_P3_Platform2",
			"systemDesc":	"FreeRTOS_P3_Platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FreeRTOS_P3_Platform2"
		}]
}
TRACE::2022-05-18.18:30:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:34::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:34::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-18.18:30:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:34::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:34::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:34::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:34::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:34::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:34::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:34::SCWMssOS::mss does not exists at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:34::SCWMssOS::Creating sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:34::SCWMssOS::Adding the swdes entry, created swdb D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:34::SCWMssOS::updating the scw layer changes to swdes at   D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:34::SCWMssOS::Writing mss at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:34::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-05-18.18:30:34::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-18.18:30:34::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-18.18:30:34::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-05-18.18:30:34::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-05-18.18:30:37::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.18:30:37::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-05-18.18:30:37::SCWMssOS::Could not open the swdb for D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
KEYINFO::2022-05-18.18:30:37::SCWMssOS::Could not open the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss is not found

TRACE::2022-05-18.18:30:37::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-18.18:30:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2022-05-18.18:30:37::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWWriter::formatted JSON is {
	"platformName":	"FreeRTOS_P3_Platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FreeRTOS_P3_Platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FreeRTOS_P3_Platform2",
	"systems":	[{
			"systemName":	"FreeRTOS_P3_Platform2",
			"systemDesc":	"FreeRTOS_P3_Platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FreeRTOS_P3_Platform2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3741ee2c62f3a9a479c6406ca373a189",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-18.18:30:37::SCWPlatform::Started generating the artifacts platform FreeRTOS_P3_Platform2
TRACE::2022-05-18.18:30:37::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-18.18:30:37::SCWPlatform::Started generating the artifacts for system configuration FreeRTOS_P3_Platform2
LOG::2022-05-18.18:30:37::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-05-18.18:30:37::SCWSystem::Not a boot domain 
LOG::2022-05-18.18:30:37::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-05-18.18:30:37::SCWDomain::Generating domain artifcats
TRACE::2022-05-18.18:30:37::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-18.18:30:37::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-05-18.18:30:37::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-18.18:30:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-18.18:30:37::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-05-18.18:30:37::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-18.18:30:37::SCWMssOS::Copying to export directory.
TRACE::2022-05-18.18:30:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-18.18:30:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-18.18:30:37::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-05-18.18:30:37::SCWSystem::Completed Processing the sysconfig FreeRTOS_P3_Platform2
LOG::2022-05-18.18:30:37::SCWPlatform::Completed generating the artifacts for system configuration FreeRTOS_P3_Platform2
TRACE::2022-05-18.18:30:37::SCWPlatform::Started preparing the platform 
TRACE::2022-05-18.18:30:37::SCWSystem::Writing the bif file for system config FreeRTOS_P3_Platform2
TRACE::2022-05-18.18:30:37::SCWSystem::dir created 
TRACE::2022-05-18.18:30:37::SCWSystem::Writing the bif 
TRACE::2022-05-18.18:30:37::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-18.18:30:37::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-18.18:30:37::SCWPlatform::Completed generating the platform
TRACE::2022-05-18.18:30:37::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.18:30:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.18:30:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWWriter::formatted JSON is {
	"platformName":	"FreeRTOS_P3_Platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FreeRTOS_P3_Platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FreeRTOS_P3_Platform2",
	"systems":	[{
			"systemName":	"FreeRTOS_P3_Platform2",
			"systemDesc":	"FreeRTOS_P3_Platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FreeRTOS_P3_Platform2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3741ee2c62f3a9a479c6406ca373a189",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-18.18:30:37::SCWPlatform::updated the xpfm file.
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.18:30:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.18:30:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWWriter::formatted JSON is {
	"platformName":	"FreeRTOS_P3_Platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FreeRTOS_P3_Platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FreeRTOS_P3_Platform2",
	"systems":	[{
			"systemName":	"FreeRTOS_P3_Platform2",
			"systemDesc":	"FreeRTOS_P3_Platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FreeRTOS_P3_Platform2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3741ee2c62f3a9a479c6406ca373a189",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.18:30:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.18:30:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWWriter::formatted JSON is {
	"platformName":	"FreeRTOS_P3_Platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FreeRTOS_P3_Platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FreeRTOS_P3_Platform2",
	"systems":	[{
			"systemName":	"FreeRTOS_P3_Platform2",
			"systemDesc":	"FreeRTOS_P3_Platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FreeRTOS_P3_Platform2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3741ee2c62f3a9a479c6406ca373a189",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-18.18:30:37::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.18:30:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.18:30:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-18.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWWriter::formatted JSON is {
	"platformName":	"FreeRTOS_P3_Platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FreeRTOS_P3_Platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FreeRTOS_P3_Platform2",
	"systems":	[{
			"systemName":	"FreeRTOS_P3_Platform2",
			"systemDesc":	"FreeRTOS_P3_Platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FreeRTOS_P3_Platform2",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3741ee2c62f3a9a479c6406ca373a189",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-18.18:30:37::SCWPlatform::Clearing the existing platform
TRACE::2022-05-18.18:30:37::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-18.18:30:37::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:37::SCWSystem::Clearing the domains completed.
TRACE::2022-05-18.18:30:37::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-18.18:30:38::SCWPlatform::Opened new HwDB with name nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWReader::Active system found as  FreeRTOS_P3_Platform2
TRACE::2022-05-18.18:30:38::SCWReader::Handling sysconfig FreeRTOS_P3_Platform2
TRACE::2022-05-18.18:30:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:38::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:38::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:38::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:38::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:38::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:38::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:38::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:38::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:38::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:38::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2022-05-18.18:30:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-18.18:30:38::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:38::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.18:30:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.18:30:38::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.18:30:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-18.18:30:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:38::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:38::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-05-18.18:30:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.18:30:38::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:38::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Update/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-05-18.18:30:38::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:38::SCWReader::No isolation master present  
TRACE::2022-05-18.18:30:46::SCWPlatform::Clearing the existing platform
TRACE::2022-05-18.18:30:46::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-18.18:30:46::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-05-18.18:30:46::SCWSystem::Clearing the domains completed.
TRACE::2022-05-18.18:30:46::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-18.18:30:46::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:46::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:46::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw
TRACE::2022-05-18.18:30:46::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-18.18:30:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.18:30:46::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/project_3/Vitis2/FreeRTOS_P3_Platform2/hw/nexysA7fpga.xsa
