xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/arrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-5 memoriaRAM_ROM.ngc memoriaRAM_ROM.ngd  
map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr off -c 100 -o memoriaRAM_ROM_map.ncd memoriaRAM_ROM.ngd memoriaRAM_ROM.pcf 
par -w -intstyle ise -ol high -t 1 memoriaRAM_ROM_map.ncd memoriaRAM_ROM.ncd memoriaRAM_ROM.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml memoriaRAM_ROM.twx memoriaRAM_ROM.ncd -o memoriaRAM_ROM.twr memoriaRAM_ROM.pcf 
bitgen -intstyle ise -f memoriaRAM_ROM.ut memoriaRAM_ROM.ncd 
xst -intstyle ise -ifn "/home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVHDL/memoriaRAM_ROM.xst" -ofn "/home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVHDL/memoriaRAM_ROM.syr" 
