

================================================================
== Vitis HLS Report for 'ClefiaF1Xor_1'
================================================================
* Date:           Tue Dec  6 19:10:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    594|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|     216|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     216|    839|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln114_3_fu_403_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln114_4_fu_413_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln114_fu_378_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln121_39_fu_322_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln121_40_fu_389_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln121_41_fu_358_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln121_42_fu_423_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln121_43_fu_368_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln121_44_fu_929_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_45_fu_973_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_46_fu_939_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_47_fu_1011_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln121_48_fu_1049_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln121_49_fu_1069_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln121_50_fu_1059_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln121_51_fu_1100_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln121_fu_347_p2        |         +|   0|  0|  14|           9|           1|
    |select_ln131_23_fu_622_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_24_fu_664_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_25_fu_707_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_26_fu_825_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_27_fu_867_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_28_fu_909_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_29_fu_452_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_30_fu_494_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_31_fu_536_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_32_fu_749_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_33_fu_791_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_580_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_302_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_3_fu_556_p2      |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_42_fu_1004_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_43_fu_1042_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_44_fu_1093_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_45_fu_1124_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_64_fu_983_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_65_fu_988_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_66_fu_993_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_67_fu_998_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_68_fu_1021_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_69_fu_1027_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_70_fu_1032_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_71_fu_1037_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_72_fu_1079_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_73_fu_1084_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_74_fu_1088_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_75_fu_1110_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_76_fu_1115_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_77_fu_1119_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_341_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_23_fu_616_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_24_fu_658_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_25_fu_701_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_26_fu_819_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_27_fu_861_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_28_fu_903_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_29_fu_446_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_30_fu_488_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_31_fu_530_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_32_fu_743_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_33_fu_785_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_574_p2        |       xor|   0|  0|   8|           8|           4|
    |xor_ln180_fu_684_p2        |       xor|   0|  0|   8|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 594|         382|         361|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    5|         25|
    |dst_address1             |  25|          5|    5|         25|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |reg_297                  |   9|          2|    8|         16|
    |rk_address0              |  25|          5|    9|         45|
    |src_address0             |  25|          5|    5|         25|
    |src_address1             |  25|          5|    5|         25|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 245|         50|   72|        282|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |  1|   0|    1|          0|
    |ap_port_reg_dst_offset                  |  5|   0|    5|          0|
    |dst_offset_read_reg_1161                |  5|   0|    5|          0|
    |dst_offset_read_reg_1161_pp0_iter1_reg  |  5|   0|    5|          0|
    |or_ln134_4_reg_1335                     |  8|   0|    8|          0|
    |or_ln134_7_reg_1340                     |  8|   0|    8|          0|
    |or_ln134_9_reg_1345                     |  8|   0|    8|          0|
    |or_ln_reg_1330                          |  8|   0|    8|          0|
    |reg_297                                 |  8|   0|    8|          0|
    |reg_308                                 |  8|   0|    8|          0|
    |rk_offset_cast_reg_1171                 |  8|   0|    9|          1|
    |rk_offset_read_reg_1131                 |  8|   0|    8|          0|
    |src_load_17_reg_1202                    |  8|   0|    8|          0|
    |src_offset_read_reg_1136                |  5|   0|    5|          0|
    |src_offset_read_reg_1136_pp0_iter1_reg  |  5|   0|    5|          0|
    |tmp_58_reg_1262                         |  1|   0|    1|          0|
    |tmp_66_reg_1315                         |  1|   0|    1|          0|
    |tmp_72_reg_1237                         |  1|   0|    1|          0|
    |tmp_76_reg_1294                         |  1|   0|    1|          0|
    |trunc_ln134_24_reg_1257                 |  7|   0|    7|          0|
    |trunc_ln134_28_reg_1310                 |  7|   0|    7|          0|
    |trunc_ln134_31_reg_1232                 |  7|   0|    7|          0|
    |trunc_ln134_33_reg_1289                 |  7|   0|    7|          0|
    |x_assign_10_reg_1227                    |  8|   0|    8|          0|
    |x_assign_7_reg_1283                     |  8|   0|    8|          0|
    |x_assign_8_reg_1304                     |  8|   0|    8|          0|
    |xor_ln124_3_reg_1242                    |  8|   0|    8|          0|
    |xor_ln124_reg_1177                      |  8|   0|    8|          0|
    |xor_ln180_reg_1267                      |  8|   0|    8|          0|
    |z_7_reg_1247                            |  8|   0|    8|          0|
    |z_8_reg_1273                            |  8|   0|    8|          0|
    |z_9_reg_1299                            |  8|   0|    8|          0|
    |z_reg_1217                              |  8|   0|    8|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |216|   0|  217|          1|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.1|  return value|
|ap_ce         |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.1|  return value|
|dst_address0  |  out|    5|   ap_memory|            dst|         array|
|dst_ce0       |  out|    1|   ap_memory|            dst|         array|
|dst_we0       |  out|    1|   ap_memory|            dst|         array|
|dst_d0        |  out|    8|   ap_memory|            dst|         array|
|dst_address1  |  out|    5|   ap_memory|            dst|         array|
|dst_ce1       |  out|    1|   ap_memory|            dst|         array|
|dst_we1       |  out|    1|   ap_memory|            dst|         array|
|dst_d1        |  out|    8|   ap_memory|            dst|         array|
|dst_offset    |   in|    5|     ap_none|     dst_offset|        scalar|
|src_address0  |  out|    5|   ap_memory|            src|         array|
|src_ce0       |  out|    1|   ap_memory|            src|         array|
|src_q0        |   in|    8|   ap_memory|            src|         array|
|src_address1  |  out|    5|   ap_memory|            src|         array|
|src_ce1       |  out|    1|   ap_memory|            src|         array|
|src_q1        |   in|    8|   ap_memory|            src|         array|
|src_offset    |   in|    5|     ap_none|     src_offset|        scalar|
|rk_address0   |  out|    9|   ap_memory|             rk|         array|
|rk_ce0        |  out|    1|   ap_memory|             rk|         array|
|rk_q0         |   in|    8|   ap_memory|             rk|         array|
|rk_offset     |   in|    8|     ap_none|      rk_offset|        scalar|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset"   --->   Operation 11 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i8 %rk_offset_read"   --->   Operation 12 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_offset_cast = zext i5 %src_offset_read"   --->   Operation 13 'zext' 'src_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 14 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast" [clefia.c:121]   --->   Operation 15 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 16 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 17 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln121_39 = add i5 %src_offset_read, i5 1" [clefia.c:121]   --->   Operation 18 'add' 'add_ln121_39' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln121_74 = zext i5 %add_ln121_39" [clefia.c:121]   --->   Operation 19 'zext' 'zext_ln121_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_addr_15 = getelementptr i8 %src, i64 0, i64 %zext_ln121_74" [clefia.c:121]   --->   Operation 20 'getelementptr' 'src_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%src_load_15 = load i5 %src_addr_15" [clefia.c:124]   --->   Operation 21 'load' 'src_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 22 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dst_offset_cast = zext i5 %dst_offset_read"   --->   Operation 23 'zext' 'dst_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 24 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 25 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 26 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 27 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln121 = add i9 %rk_offset_cast, i9 1" [clefia.c:121]   --->   Operation 28 'add' 'add_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %add_ln121" [clefia.c:121]   --->   Operation 29 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rk_addr_22 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 30 'getelementptr' 'rk_addr_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%src_load_15 = load i5 %src_addr_15" [clefia.c:124]   --->   Operation 31 'load' 'src_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%rk_load_7 = load i9 %rk_addr_22" [clefia.c:124]   --->   Operation 32 'load' 'rk_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln121_41 = add i5 %src_offset_read, i5 2" [clefia.c:121]   --->   Operation 33 'add' 'add_ln121_41' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln121_76 = zext i5 %add_ln121_41" [clefia.c:121]   --->   Operation 34 'zext' 'zext_ln121_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%src_addr_16 = getelementptr i8 %src, i64 0, i64 %zext_ln121_76" [clefia.c:121]   --->   Operation 35 'getelementptr' 'src_addr_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%src_load_16 = load i5 %src_addr_16" [clefia.c:124]   --->   Operation 36 'load' 'src_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln121_43 = add i5 %src_offset_read, i5 3" [clefia.c:121]   --->   Operation 37 'add' 'add_ln121_43' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln121_78 = zext i5 %add_ln121_43" [clefia.c:121]   --->   Operation 38 'zext' 'zext_ln121_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_addr_17 = getelementptr i8 %src, i64 0, i64 %zext_ln121_78" [clefia.c:121]   --->   Operation 39 'getelementptr' 'src_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%src_load_17 = load i5 %src_addr_17" [clefia.c:124]   --->   Operation 40 'load' 'src_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast" [clefia.c:114]   --->   Operation 41 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i5 %dst_addr" [clefia.c:117]   --->   Operation 42 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln114 = add i5 %dst_offset_read, i5 1" [clefia.c:114]   --->   Operation 43 'add' 'add_ln114' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i5 %add_ln114" [clefia.c:114]   --->   Operation 44 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dst_addr_15 = getelementptr i8 %dst, i64 0, i64 %zext_ln114" [clefia.c:114]   --->   Operation 45 'getelementptr' 'dst_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_15, i5 %dst_addr_15" [clefia.c:117]   --->   Operation 46 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%rk_load_7 = load i9 %rk_addr_22" [clefia.c:124]   --->   Operation 47 'load' 'rk_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 48 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_7, i8 %src_load_15" [clefia.c:124]   --->   Operation 48 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln121_40 = add i9 %rk_offset_cast, i9 2" [clefia.c:121]   --->   Operation 49 'add' 'add_ln121_40' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln121_75 = zext i9 %add_ln121_40" [clefia.c:121]   --->   Operation 50 'zext' 'zext_ln121_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rk_addr_23 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_75" [clefia.c:121]   --->   Operation 51 'getelementptr' 'rk_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%src_load_16 = load i5 %src_addr_16" [clefia.c:124]   --->   Operation 52 'load' 'src_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%rk_load_8 = load i9 %rk_addr_23" [clefia.c:124]   --->   Operation 53 'load' 'rk_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%src_load_17 = load i5 %src_addr_17" [clefia.c:124]   --->   Operation 54 'load' 'src_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124" [clefia.c:173]   --->   Operation 55 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173]   --->   Operation 56 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 57 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln114_3 = add i5 %dst_offset_read, i5 2" [clefia.c:114]   --->   Operation 58 'add' 'add_ln114_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i5 %add_ln114_3" [clefia.c:114]   --->   Operation 59 'zext' 'zext_ln114_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_16 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_5" [clefia.c:114]   --->   Operation 60 'getelementptr' 'dst_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_16, i5 %dst_addr_16" [clefia.c:117]   --->   Operation 61 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln114_4 = add i5 %dst_offset_read, i5 3" [clefia.c:114]   --->   Operation 62 'add' 'add_ln114_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln114_6 = zext i5 %add_ln114_4" [clefia.c:114]   --->   Operation 63 'zext' 'zext_ln114_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%dst_addr_17 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_6" [clefia.c:114]   --->   Operation 64 'getelementptr' 'dst_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_17, i5 %dst_addr_17" [clefia.c:117]   --->   Operation 65 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%rk_load_8 = load i9 %rk_addr_23" [clefia.c:124]   --->   Operation 66 'load' 'rk_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 67 [1/1] (0.99ns)   --->   "%xor_ln124_41 = xor i8 %rk_load_8, i8 %src_load_16" [clefia.c:124]   --->   Operation 67 'xor' 'xor_ln124_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln121_42 = add i9 %rk_offset_cast, i9 3" [clefia.c:121]   --->   Operation 68 'add' 'add_ln121_42' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln121_77 = zext i9 %add_ln121_42" [clefia.c:121]   --->   Operation 69 'zext' 'zext_ln121_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%rk_addr_24 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_77" [clefia.c:121]   --->   Operation 70 'getelementptr' 'rk_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%rk_load_9 = load i9 %rk_addr_24" [clefia.c:124]   --->   Operation 71 'load' 'rk_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 72 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_1" [clefia.c:174]   --->   Operation 73 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174]   --->   Operation 74 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%z_7 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 75 'load' 'z_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_29)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 76 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_29)   --->   "%xor_ln132_29 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 77 'xor' 'xor_ln132_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_29 = select i1 %tmp_67, i8 %xor_ln132_29, i8 %z" [clefia.c:131]   --->   Operation 78 'select' 'select_ln131_29' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134_29 = trunc i8 %select_ln131_29" [clefia.c:134]   --->   Operation 79 'trunc' 'trunc_ln134_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 7" [clefia.c:134]   --->   Operation 80 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%x_assign_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_29, i1 %tmp_68" [clefia.c:134]   --->   Operation 81 'bitconcatenate' 'x_assign_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_30)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 6" [clefia.c:131]   --->   Operation 82 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_30)   --->   "%xor_ln132_30 = xor i8 %x_assign_10, i8 14" [clefia.c:132]   --->   Operation 83 'xor' 'xor_ln132_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_30 = select i1 %tmp_69, i8 %xor_ln132_30, i8 %x_assign_10" [clefia.c:131]   --->   Operation 84 'select' 'select_ln131_30' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln134_30 = trunc i8 %select_ln131_30" [clefia.c:134]   --->   Operation 85 'trunc' 'trunc_ln134_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_30, i32 7" [clefia.c:134]   --->   Operation 86 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%x_assign_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_30, i1 %tmp_70" [clefia.c:134]   --->   Operation 87 'bitconcatenate' 'x_assign_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_31)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_30, i32 6" [clefia.c:131]   --->   Operation 88 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_31)   --->   "%xor_ln132_31 = xor i8 %x_assign_11, i8 14" [clefia.c:132]   --->   Operation 89 'xor' 'xor_ln132_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_31 = select i1 %tmp_71, i8 %xor_ln132_31, i8 %x_assign_11" [clefia.c:131]   --->   Operation 90 'select' 'select_ln131_31' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln134_31 = trunc i8 %select_ln131_31" [clefia.c:134]   --->   Operation 91 'trunc' 'trunc_ln134_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_31, i32 7" [clefia.c:134]   --->   Operation 92 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%rk_load_9 = load i9 %rk_addr_24" [clefia.c:124]   --->   Operation 93 'load' 'rk_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 94 [1/1] (0.99ns)   --->   "%xor_ln124_3 = xor i8 %rk_load_9, i8 %src_load_17" [clefia.c:124]   --->   Operation 94 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%z_7 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 95 'load' 'z_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_41" [clefia.c:175]   --->   Operation 96 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175]   --->   Operation 97 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%z_8 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 98 'load' 'z_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_7, i32 7" [clefia.c:131]   --->   Operation 99 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_7, i8 14" [clefia.c:132]   --->   Operation 100 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_7" [clefia.c:131]   --->   Operation 101 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 102 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 103 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_54" [clefia.c:134]   --->   Operation 104 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_23)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 105 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_23)   --->   "%xor_ln132_23 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 106 'xor' 'xor_ln132_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_23 = select i1 %tmp_55, i8 %xor_ln132_23, i8 %x_assign_s" [clefia.c:131]   --->   Operation 107 'select' 'select_ln131_23' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln134_23 = trunc i8 %select_ln131_23" [clefia.c:134]   --->   Operation 108 'trunc' 'trunc_ln134_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 7" [clefia.c:134]   --->   Operation 109 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_23, i1 %tmp_56" [clefia.c:134]   --->   Operation 110 'bitconcatenate' 'x_assign_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_24)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 6" [clefia.c:131]   --->   Operation 111 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_24)   --->   "%xor_ln132_24 = xor i8 %x_assign_6, i8 14" [clefia.c:132]   --->   Operation 112 'xor' 'xor_ln132_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_24 = select i1 %tmp_57, i8 %xor_ln132_24, i8 %x_assign_6" [clefia.c:131]   --->   Operation 113 'select' 'select_ln131_24' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln134_24 = trunc i8 %select_ln131_24" [clefia.c:134]   --->   Operation 114 'trunc' 'trunc_ln134_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_24, i32 7" [clefia.c:134]   --->   Operation 115 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.99ns)   --->   "%xor_ln180 = xor i8 %x_assign_s, i8 %x_assign_10" [clefia.c:180]   --->   Operation 116 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.99>
ST_6 : Operation 117 [1/2] (3.25ns)   --->   "%z_8 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 117 'load' 'z_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_3" [clefia.c:176]   --->   Operation 118 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176]   --->   Operation 119 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (3.25ns)   --->   "%z_9 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 120 'load' 'z_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_25)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_8, i32 7" [clefia.c:131]   --->   Operation 121 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_25)   --->   "%xor_ln132_25 = xor i8 %z_8, i8 14" [clefia.c:132]   --->   Operation 122 'xor' 'xor_ln132_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_25 = select i1 %tmp_59, i8 %xor_ln132_25, i8 %z_8" [clefia.c:131]   --->   Operation 123 'select' 'select_ln131_25' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln134_25 = trunc i8 %select_ln131_25" [clefia.c:134]   --->   Operation 124 'trunc' 'trunc_ln134_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 7" [clefia.c:134]   --->   Operation 125 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_25, i1 %tmp_60" [clefia.c:134]   --->   Operation 126 'bitconcatenate' 'x_assign_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_32)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 6" [clefia.c:131]   --->   Operation 127 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_32)   --->   "%xor_ln132_32 = xor i8 %x_assign_7, i8 14" [clefia.c:132]   --->   Operation 128 'xor' 'xor_ln132_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_32 = select i1 %tmp_73, i8 %xor_ln132_32, i8 %x_assign_7" [clefia.c:131]   --->   Operation 129 'select' 'select_ln131_32' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln134_32 = trunc i8 %select_ln131_32" [clefia.c:134]   --->   Operation 130 'trunc' 'trunc_ln134_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 7" [clefia.c:134]   --->   Operation 131 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%x_assign_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_32, i1 %tmp_74" [clefia.c:134]   --->   Operation 132 'bitconcatenate' 'x_assign_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_33)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 6" [clefia.c:131]   --->   Operation 133 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_33)   --->   "%xor_ln132_33 = xor i8 %x_assign_12, i8 14" [clefia.c:132]   --->   Operation 134 'xor' 'xor_ln132_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_33 = select i1 %tmp_75, i8 %xor_ln132_33, i8 %x_assign_12" [clefia.c:131]   --->   Operation 135 'select' 'select_ln131_33' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln134_33 = trunc i8 %select_ln131_33" [clefia.c:134]   --->   Operation 136 'trunc' 'trunc_ln134_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_33, i32 7" [clefia.c:134]   --->   Operation 137 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.99>
ST_7 : Operation 138 [1/2] (3.25ns)   --->   "%z_9 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 138 'load' 'z_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_26)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_9, i32 7" [clefia.c:131]   --->   Operation 139 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_26)   --->   "%xor_ln132_26 = xor i8 %z_9, i8 14" [clefia.c:132]   --->   Operation 140 'xor' 'xor_ln132_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_26 = select i1 %tmp_61, i8 %xor_ln132_26, i8 %z_9" [clefia.c:131]   --->   Operation 141 'select' 'select_ln131_26' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln134_26 = trunc i8 %select_ln131_26" [clefia.c:134]   --->   Operation 142 'trunc' 'trunc_ln134_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_26, i32 7" [clefia.c:134]   --->   Operation 143 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_26, i1 %tmp_62" [clefia.c:134]   --->   Operation 144 'bitconcatenate' 'x_assign_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_27)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_26, i32 6" [clefia.c:131]   --->   Operation 145 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_27)   --->   "%xor_ln132_27 = xor i8 %x_assign_8, i8 14" [clefia.c:132]   --->   Operation 146 'xor' 'xor_ln132_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_27 = select i1 %tmp_63, i8 %xor_ln132_27, i8 %x_assign_8" [clefia.c:131]   --->   Operation 147 'select' 'select_ln131_27' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln134_27 = trunc i8 %select_ln131_27" [clefia.c:134]   --->   Operation 148 'trunc' 'trunc_ln134_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_27, i32 7" [clefia.c:134]   --->   Operation 149 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_27, i1 %tmp_64" [clefia.c:134]   --->   Operation 150 'bitconcatenate' 'x_assign_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_28)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_27, i32 6" [clefia.c:131]   --->   Operation 151 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_28)   --->   "%xor_ln132_28 = xor i8 %x_assign_9, i8 14" [clefia.c:132]   --->   Operation 152 'xor' 'xor_ln132_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_28 = select i1 %tmp_65, i8 %xor_ln132_28, i8 %x_assign_9" [clefia.c:131]   --->   Operation 153 'select' 'select_ln131_28' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln134_28 = trunc i8 %select_ln131_28" [clefia.c:134]   --->   Operation 154 'trunc' 'trunc_ln134_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_28, i32 7" [clefia.c:134]   --->   Operation 155 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (1.78ns)   --->   "%add_ln121_44 = add i5 %src_offset_read, i5 4" [clefia.c:121]   --->   Operation 156 'add' 'add_ln121_44' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln121_79 = zext i5 %add_ln121_44" [clefia.c:121]   --->   Operation 157 'zext' 'zext_ln121_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%src_addr_18 = getelementptr i8 %src, i64 0, i64 %zext_ln121_79" [clefia.c:121]   --->   Operation 158 'getelementptr' 'src_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [2/2] (2.32ns)   --->   "%src_load_18 = load i5 %src_addr_18" [clefia.c:124]   --->   Operation 159 'load' 'src_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 160 [1/1] (1.78ns)   --->   "%add_ln121_46 = add i5 %src_offset_read, i5 5" [clefia.c:121]   --->   Operation 160 'add' 'add_ln121_46' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln121_81 = zext i5 %add_ln121_46" [clefia.c:121]   --->   Operation 161 'zext' 'zext_ln121_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%src_addr_19 = getelementptr i8 %src, i64 0, i64 %zext_ln121_81" [clefia.c:121]   --->   Operation 162 'getelementptr' 'src_addr_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [2/2] (2.32ns)   --->   "%src_load_19 = load i5 %src_addr_19" [clefia.c:124]   --->   Operation 163 'load' 'src_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_24, i1 %tmp_58" [clefia.c:134]   --->   Operation 164 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_28, i1 %tmp_66" [clefia.c:134]   --->   Operation 165 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_31, i1 %tmp_72" [clefia.c:134]   --->   Operation 166 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_33, i1 %tmp_76" [clefia.c:134]   --->   Operation 167 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (1.78ns)   --->   "%add_ln121_45 = add i5 %dst_offset_read, i5 4" [clefia.c:121]   --->   Operation 168 'add' 'add_ln121_45' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln121_80 = zext i5 %add_ln121_45" [clefia.c:121]   --->   Operation 169 'zext' 'zext_ln121_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%dst_addr_18 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_80" [clefia.c:121]   --->   Operation 170 'getelementptr' 'dst_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/2] (2.32ns)   --->   "%src_load_18 = load i5 %src_addr_18" [clefia.c:124]   --->   Operation 171 'load' 'src_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_64 = xor i8 %src_load_18, i8 %x_assign_7" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_65 = xor i8 %xor_ln124_64, i8 %z" [clefia.c:124]   --->   Operation 173 'xor' 'xor_ln124_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_66 = xor i8 %x_assign_8, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 174 'xor' 'xor_ln124_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_67 = xor i8 %xor_ln124_66, i8 %or_ln" [clefia.c:124]   --->   Operation 175 'xor' 'xor_ln124_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_42 = xor i8 %xor_ln124_67, i8 %xor_ln124_65" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_42, i5 %dst_addr_18" [clefia.c:124]   --->   Operation 177 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 178 [1/1] (1.78ns)   --->   "%add_ln121_47 = add i5 %dst_offset_read, i5 5" [clefia.c:121]   --->   Operation 178 'add' 'add_ln121_47' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln121_82 = zext i5 %add_ln121_47" [clefia.c:121]   --->   Operation 179 'zext' 'zext_ln121_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%dst_addr_19 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_82" [clefia.c:121]   --->   Operation 180 'getelementptr' 'dst_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/2] (2.32ns)   --->   "%src_load_19 = load i5 %src_addr_19" [clefia.c:124]   --->   Operation 181 'load' 'src_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_68 = xor i8 %src_load_19, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 182 'xor' 'xor_ln124_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_69 = xor i8 %xor_ln124_68, i8 %z_7" [clefia.c:124]   --->   Operation 183 'xor' 'xor_ln124_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_70 = xor i8 %x_assign_8, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 184 'xor' 'xor_ln124_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_71 = xor i8 %xor_ln124_70, i8 %x_assign_7" [clefia.c:124]   --->   Operation 185 'xor' 'xor_ln124_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_43 = xor i8 %xor_ln124_71, i8 %xor_ln124_69" [clefia.c:124]   --->   Operation 186 'xor' 'xor_ln124_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_43, i5 %dst_addr_19" [clefia.c:124]   --->   Operation 187 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 188 [1/1] (1.78ns)   --->   "%add_ln121_48 = add i5 %src_offset_read, i5 6" [clefia.c:121]   --->   Operation 188 'add' 'add_ln121_48' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln121_83 = zext i5 %add_ln121_48" [clefia.c:121]   --->   Operation 189 'zext' 'zext_ln121_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%src_addr_20 = getelementptr i8 %src, i64 0, i64 %zext_ln121_83" [clefia.c:121]   --->   Operation 190 'getelementptr' 'src_addr_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [2/2] (2.32ns)   --->   "%src_load_20 = load i5 %src_addr_20" [clefia.c:124]   --->   Operation 191 'load' 'src_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 192 [1/1] (1.78ns)   --->   "%add_ln121_50 = add i5 %src_offset_read, i5 7" [clefia.c:121]   --->   Operation 192 'add' 'add_ln121_50' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln121_85 = zext i5 %add_ln121_50" [clefia.c:121]   --->   Operation 193 'zext' 'zext_ln121_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%src_addr_21 = getelementptr i8 %src, i64 0, i64 %zext_ln121_85" [clefia.c:121]   --->   Operation 194 'getelementptr' 'src_addr_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [2/2] (2.32ns)   --->   "%src_load_21 = load i5 %src_addr_21" [clefia.c:124]   --->   Operation 195 'load' 'src_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 196 [1/1] (1.78ns)   --->   "%add_ln121_49 = add i5 %dst_offset_read, i5 6" [clefia.c:121]   --->   Operation 196 'add' 'add_ln121_49' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln121_84 = zext i5 %add_ln121_49" [clefia.c:121]   --->   Operation 197 'zext' 'zext_ln121_84' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%dst_addr_20 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_84" [clefia.c:121]   --->   Operation 198 'getelementptr' 'dst_addr_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/2] (2.32ns)   --->   "%src_load_20 = load i5 %src_addr_20" [clefia.c:124]   --->   Operation 199 'load' 'src_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_72 = xor i8 %z_8, i8 %src_load_20" [clefia.c:124]   --->   Operation 200 'xor' 'xor_ln124_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_73 = xor i8 %or_ln, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 201 'xor' 'xor_ln124_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_74 = xor i8 %xor_ln124_73, i8 %xor_ln180" [clefia.c:124]   --->   Operation 202 'xor' 'xor_ln124_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_44 = xor i8 %xor_ln124_74, i8 %xor_ln124_72" [clefia.c:124]   --->   Operation 203 'xor' 'xor_ln124_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_44, i5 %dst_addr_20" [clefia.c:124]   --->   Operation 204 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 205 [1/1] (1.78ns)   --->   "%add_ln121_51 = add i5 %dst_offset_read, i5 7" [clefia.c:121]   --->   Operation 205 'add' 'add_ln121_51' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln121_86 = zext i5 %add_ln121_51" [clefia.c:121]   --->   Operation 206 'zext' 'zext_ln121_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%dst_addr_21 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_86" [clefia.c:121]   --->   Operation 207 'getelementptr' 'dst_addr_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/2] (2.32ns)   --->   "%src_load_21 = load i5 %src_addr_21" [clefia.c:124]   --->   Operation 208 'load' 'src_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_45)   --->   "%xor_ln124_75 = xor i8 %z_9, i8 %src_load_21" [clefia.c:124]   --->   Operation 209 'xor' 'xor_ln124_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_45)   --->   "%xor_ln124_76 = xor i8 %or_ln134_7, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 210 'xor' 'xor_ln124_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_45)   --->   "%xor_ln124_77 = xor i8 %xor_ln124_76, i8 %xor_ln180" [clefia.c:124]   --->   Operation 211 'xor' 'xor_ln124_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_45 = xor i8 %xor_ln124_77, i8 %xor_ln124_75" [clefia.c:124]   --->   Operation 212 'xor' 'xor_ln124_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_45, i5 %dst_addr_21" [clefia.c:124]   --->   Operation 213 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [clefia.c:186]   --->   Operation 214 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 0010000000]
src_offset_read  (read          ) [ 0111111110]
rk_offset_cast1  (zext          ) [ 0000000000]
src_offset_cast  (zext          ) [ 0000000000]
rk_addr          (getelementptr ) [ 0010000000]
src_addr         (getelementptr ) [ 0010000000]
add_ln121_39     (add           ) [ 0000000000]
zext_ln121_74    (zext          ) [ 0000000000]
src_addr_15      (getelementptr ) [ 0010000000]
dst_offset_read  (read          ) [ 0111111111]
dst_offset_cast  (zext          ) [ 0000000000]
rk_offset_cast   (zext          ) [ 0001100000]
src_load         (load          ) [ 0000000000]
rk_load          (load          ) [ 0000000000]
xor_ln124        (xor           ) [ 0001000000]
add_ln121        (add           ) [ 0000000000]
zext_ln121       (zext          ) [ 0000000000]
rk_addr_22       (getelementptr ) [ 0001000000]
src_load_15      (load          ) [ 0001000000]
add_ln121_41     (add           ) [ 0000000000]
zext_ln121_76    (zext          ) [ 0000000000]
src_addr_16      (getelementptr ) [ 0001000000]
add_ln121_43     (add           ) [ 0000000000]
zext_ln121_78    (zext          ) [ 0000000000]
src_addr_17      (getelementptr ) [ 0001000000]
dst_addr         (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
add_ln114        (add           ) [ 0000000000]
zext_ln114       (zext          ) [ 0000000000]
dst_addr_15      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
rk_load_7        (load          ) [ 0000000000]
xor_ln124_1      (xor           ) [ 0000100000]
add_ln121_40     (add           ) [ 0000000000]
zext_ln121_75    (zext          ) [ 0000000000]
rk_addr_23       (getelementptr ) [ 0000100000]
src_load_16      (load          ) [ 0000100000]
src_load_17      (load          ) [ 0100110000]
zext_ln173       (zext          ) [ 0000000000]
clefia_s1_addr   (getelementptr ) [ 0000100000]
add_ln114_3      (add           ) [ 0000000000]
zext_ln114_5     (zext          ) [ 0000000000]
dst_addr_16      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
add_ln114_4      (add           ) [ 0000000000]
zext_ln114_6     (zext          ) [ 0000000000]
dst_addr_17      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
rk_load_8        (load          ) [ 0000000000]
xor_ln124_41     (xor           ) [ 0100010000]
add_ln121_42     (add           ) [ 0000000000]
zext_ln121_77    (zext          ) [ 0000000000]
rk_addr_24       (getelementptr ) [ 0100010000]
z                (load          ) [ 0111111110]
zext_ln174       (zext          ) [ 0000000000]
clefia_s0_addr   (getelementptr ) [ 0100010000]
tmp_67           (bitselect     ) [ 0000000000]
xor_ln132_29     (xor           ) [ 0000000000]
select_ln131_29  (select        ) [ 0000000000]
trunc_ln134_29   (trunc         ) [ 0000000000]
tmp_68           (bitselect     ) [ 0000000000]
x_assign_10      (bitconcatenate) [ 0100010000]
tmp_69           (bitselect     ) [ 0000000000]
xor_ln132_30     (xor           ) [ 0000000000]
select_ln131_30  (select        ) [ 0000000000]
trunc_ln134_30   (trunc         ) [ 0000000000]
tmp_70           (bitselect     ) [ 0000000000]
x_assign_11      (bitconcatenate) [ 0000000000]
tmp_71           (bitselect     ) [ 0000000000]
xor_ln132_31     (xor           ) [ 0000000000]
select_ln131_31  (select        ) [ 0000000000]
trunc_ln134_31   (trunc         ) [ 0111111110]
tmp_72           (bitselect     ) [ 0111111110]
rk_load_9        (load          ) [ 0000000000]
xor_ln124_3      (xor           ) [ 0010001000]
z_7              (load          ) [ 0011101110]
zext_ln175       (zext          ) [ 0000000000]
clefia_s1_addr_1 (getelementptr ) [ 0010001000]
tmp              (bitselect     ) [ 0000000000]
xor_ln132        (xor           ) [ 0000000000]
select_ln131     (select        ) [ 0000000000]
trunc_ln134      (trunc         ) [ 0000000000]
tmp_54           (bitselect     ) [ 0000000000]
x_assign_s       (bitconcatenate) [ 0000000000]
tmp_55           (bitselect     ) [ 0000000000]
xor_ln132_23     (xor           ) [ 0000000000]
select_ln131_23  (select        ) [ 0000000000]
trunc_ln134_23   (trunc         ) [ 0000000000]
tmp_56           (bitselect     ) [ 0000000000]
x_assign_6       (bitconcatenate) [ 0000000000]
tmp_57           (bitselect     ) [ 0000000000]
xor_ln132_24     (xor           ) [ 0000000000]
select_ln131_24  (select        ) [ 0000000000]
trunc_ln134_24   (trunc         ) [ 0011101110]
tmp_58           (bitselect     ) [ 0011101110]
xor_ln180        (xor           ) [ 0111101111]
z_8              (load          ) [ 0101100111]
zext_ln176       (zext          ) [ 0000000000]
clefia_s0_addr_1 (getelementptr ) [ 0001000100]
tmp_59           (bitselect     ) [ 0000000000]
xor_ln132_25     (xor           ) [ 0000000000]
select_ln131_25  (select        ) [ 0000000000]
trunc_ln134_25   (trunc         ) [ 0000000000]
tmp_60           (bitselect     ) [ 0000000000]
x_assign_7       (bitconcatenate) [ 0001100110]
tmp_73           (bitselect     ) [ 0000000000]
xor_ln132_32     (xor           ) [ 0000000000]
select_ln131_32  (select        ) [ 0000000000]
trunc_ln134_32   (trunc         ) [ 0000000000]
tmp_74           (bitselect     ) [ 0000000000]
x_assign_12      (bitconcatenate) [ 0000000000]
tmp_75           (bitselect     ) [ 0000000000]
xor_ln132_33     (xor           ) [ 0000000000]
select_ln131_33  (select        ) [ 0000000000]
trunc_ln134_33   (trunc         ) [ 0001100110]
tmp_76           (bitselect     ) [ 0001100110]
z_9              (load          ) [ 0100100011]
tmp_61           (bitselect     ) [ 0000000000]
xor_ln132_26     (xor           ) [ 0000000000]
select_ln131_26  (select        ) [ 0000000000]
trunc_ln134_26   (trunc         ) [ 0000000000]
tmp_62           (bitselect     ) [ 0000000000]
x_assign_8       (bitconcatenate) [ 0000100010]
tmp_63           (bitselect     ) [ 0000000000]
xor_ln132_27     (xor           ) [ 0000000000]
select_ln131_27  (select        ) [ 0000000000]
trunc_ln134_27   (trunc         ) [ 0000000000]
tmp_64           (bitselect     ) [ 0000000000]
x_assign_9       (bitconcatenate) [ 0000000000]
tmp_65           (bitselect     ) [ 0000000000]
xor_ln132_28     (xor           ) [ 0000000000]
select_ln131_28  (select        ) [ 0000000000]
trunc_ln134_28   (trunc         ) [ 0000100010]
tmp_66           (bitselect     ) [ 0000100010]
add_ln121_44     (add           ) [ 0000000000]
zext_ln121_79    (zext          ) [ 0000000000]
src_addr_18      (getelementptr ) [ 0000100010]
add_ln121_46     (add           ) [ 0000000000]
zext_ln121_81    (zext          ) [ 0000000000]
src_addr_19      (getelementptr ) [ 0000100010]
or_ln            (bitconcatenate) [ 0100000001]
or_ln134_4       (bitconcatenate) [ 0100000001]
or_ln134_7       (bitconcatenate) [ 0100000001]
or_ln134_9       (bitconcatenate) [ 0100000001]
add_ln121_45     (add           ) [ 0000000000]
zext_ln121_80    (zext          ) [ 0000000000]
dst_addr_18      (getelementptr ) [ 0000000000]
src_load_18      (load          ) [ 0000000000]
xor_ln124_64     (xor           ) [ 0000000000]
xor_ln124_65     (xor           ) [ 0000000000]
xor_ln124_66     (xor           ) [ 0000000000]
xor_ln124_67     (xor           ) [ 0000000000]
xor_ln124_42     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln121_47     (add           ) [ 0000000000]
zext_ln121_82    (zext          ) [ 0000000000]
dst_addr_19      (getelementptr ) [ 0000000000]
src_load_19      (load          ) [ 0000000000]
xor_ln124_68     (xor           ) [ 0000000000]
xor_ln124_69     (xor           ) [ 0000000000]
xor_ln124_70     (xor           ) [ 0000000000]
xor_ln124_71     (xor           ) [ 0000000000]
xor_ln124_43     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln121_48     (add           ) [ 0000000000]
zext_ln121_83    (zext          ) [ 0000000000]
src_addr_20      (getelementptr ) [ 0100000001]
add_ln121_50     (add           ) [ 0000000000]
zext_ln121_85    (zext          ) [ 0000000000]
src_addr_21      (getelementptr ) [ 0100000001]
add_ln121_49     (add           ) [ 0000000000]
zext_ln121_84    (zext          ) [ 0000000000]
dst_addr_20      (getelementptr ) [ 0000000000]
src_load_20      (load          ) [ 0000000000]
xor_ln124_72     (xor           ) [ 0000000000]
xor_ln124_73     (xor           ) [ 0000000000]
xor_ln124_74     (xor           ) [ 0000000000]
xor_ln124_44     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln121_51     (add           ) [ 0000000000]
zext_ln121_86    (zext          ) [ 0000000000]
dst_addr_21      (getelementptr ) [ 0000000000]
src_load_21      (load          ) [ 0000000000]
xor_ln124_75     (xor           ) [ 0000000000]
xor_ln124_76     (xor           ) [ 0000000000]
xor_ln124_77     (xor           ) [ 0000000000]
xor_ln124_45     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
ret_ln186        (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rk_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="clefia_s1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="clefia_s0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="rk_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="src_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dst_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rk_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="src_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
<pin id="92" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/1 src_load_15/1 src_load_16/2 src_load_17/2 src_load_18/7 src_load_19/7 src_load_20/8 src_load_21/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_7/2 rk_load_8/3 rk_load_9/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_addr_15_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="5" slack="0"/>
<pin id="104" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_15/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="rk_addr_22_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_22/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_addr_16_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_16/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="src_addr_17_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_17/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="dst_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="5" slack="0"/>
<pin id="145" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="147" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 store_ln117/2 store_ln117/3 store_ln117/3 store_ln124/8 store_ln124/8 store_ln124/9 store_ln124/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="dst_addr_15_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_15/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="rk_addr_23_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_23/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="clefia_s1_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_8/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dst_addr_16_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_16/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="dst_addr_17_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_17/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="rk_addr_24_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_24/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="clefia_s0_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_7/4 z_9/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="clefia_s1_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_1/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="clefia_s0_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_1/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="src_addr_18_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_18/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="src_addr_19_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_19/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="dst_addr_18_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_18/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="dst_addr_19_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_19/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="src_addr_20_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_20/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="src_addr_21_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_21/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="dst_addr_20_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_20/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="dst_addr_21_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_21/9 "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_load_15 src_load_16 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="1"/>
<pin id="305" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_1/3 xor_ln124_41/4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_1 xor_ln124_41 "/>
</bind>
</comp>

<comp id="312" class="1004" name="rk_offset_cast1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast1/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="src_offset_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="src_offset_cast/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln121_39_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_39/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln121_74_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_74/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dst_offset_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_offset_cast/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="rk_offset_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="xor_ln124_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln121_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln121_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln121_41_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_41/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln121_76_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_76/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln121_43_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="1"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_43/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln121_78_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_78/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln114_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln114_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln121_40_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_40/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln121_75_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_75/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln173_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln114_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="1"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_3/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln114_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_5/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln114_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="1"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_4/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln114_6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_6/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln121_42_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="2"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_42/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln121_77_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_77/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln174_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_67_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="0" index="2" bw="4" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln132_29_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_29/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln131_29_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_29/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln134_29_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_29/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_68_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="4" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="x_assign_10_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_10/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_69_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln132_30_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_30/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln131_30_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="8" slack="0"/>
<pin id="498" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_30/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln134_30_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_30/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_70_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="x_assign_11_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="7" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_11/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_71_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="4" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln132_31_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="0"/>
<pin id="533" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_31/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln131_31_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_31/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln134_31_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_31/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_72_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="xor_ln124_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="2"/>
<pin id="559" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_3/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln175_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="4" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln132_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln131_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln134_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_54_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="x_assign_s_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="7" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_55_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="4" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln132_23_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_23/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln131_23_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="0" index="2" bw="8" slack="0"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_23/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln134_23_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_23/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_56_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="0" index="2" bw="4" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="x_assign_6_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="7" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_6/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_57_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="0" index="2" bw="4" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="xor_ln132_24_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_24/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="select_ln131_24_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_24/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln134_24_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_24/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_58_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="0" index="2" bw="4" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="xor_ln180_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="1"/>
<pin id="687" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln180/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln176_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="1"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_59_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="0" index="2" bw="4" slack="0"/>
<pin id="697" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="xor_ln132_25_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_25/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="select_ln131_25_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="0"/>
<pin id="710" dir="0" index="2" bw="8" slack="0"/>
<pin id="711" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_25/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln134_25_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_25/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_60_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="0"/>
<pin id="722" dir="0" index="2" bw="4" slack="0"/>
<pin id="723" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="x_assign_7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="0" index="1" bw="7" slack="0"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_7/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_73_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="0" index="2" bw="4" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_73/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="xor_ln132_32_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_32/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln131_32_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="0" index="2" bw="8" slack="0"/>
<pin id="753" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_32/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln134_32_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_32/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_74_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="0" index="2" bw="4" slack="0"/>
<pin id="765" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="x_assign_12_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="7" slack="0"/>
<pin id="772" dir="0" index="2" bw="1" slack="0"/>
<pin id="773" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_12/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_75_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="0" index="2" bw="4" slack="0"/>
<pin id="781" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="xor_ln132_33_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="0" index="1" bw="8" slack="0"/>
<pin id="788" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_33/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="select_ln131_33_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="0" index="2" bw="8" slack="0"/>
<pin id="795" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_33/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="trunc_ln134_33_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_33/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_76_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="0"/>
<pin id="806" dir="0" index="2" bw="4" slack="0"/>
<pin id="807" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_61_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="0"/>
<pin id="814" dir="0" index="2" bw="4" slack="0"/>
<pin id="815" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/7 "/>
</bind>
</comp>

<comp id="819" class="1004" name="xor_ln132_26_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_26/7 "/>
</bind>
</comp>

<comp id="825" class="1004" name="select_ln131_26_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="8" slack="0"/>
<pin id="828" dir="0" index="2" bw="8" slack="0"/>
<pin id="829" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_26/7 "/>
</bind>
</comp>

<comp id="833" class="1004" name="trunc_ln134_26_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_26/7 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_62_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="0" index="2" bw="4" slack="0"/>
<pin id="841" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="x_assign_8_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="0" index="1" bw="7" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_8/7 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_63_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="8" slack="0"/>
<pin id="856" dir="0" index="2" bw="4" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="xor_ln132_27_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="0"/>
<pin id="864" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_27/7 "/>
</bind>
</comp>

<comp id="867" class="1004" name="select_ln131_27_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="8" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="0"/>
<pin id="871" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_27/7 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln134_27_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_27/7 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_64_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="0" index="2" bw="4" slack="0"/>
<pin id="883" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/7 "/>
</bind>
</comp>

<comp id="887" class="1004" name="x_assign_9_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="0" index="1" bw="7" slack="0"/>
<pin id="890" dir="0" index="2" bw="1" slack="0"/>
<pin id="891" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_9/7 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_65_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="0" index="2" bw="4" slack="0"/>
<pin id="899" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="xor_ln132_28_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="0"/>
<pin id="906" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_28/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="select_ln131_28_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_28/7 "/>
</bind>
</comp>

<comp id="917" class="1004" name="trunc_ln134_28_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_28/7 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_66_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="8" slack="0"/>
<pin id="924" dir="0" index="2" bw="4" slack="0"/>
<pin id="925" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/7 "/>
</bind>
</comp>

<comp id="929" class="1004" name="add_ln121_44_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="6"/>
<pin id="931" dir="0" index="1" bw="4" slack="0"/>
<pin id="932" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_44/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln121_79_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="0"/>
<pin id="936" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_79/7 "/>
</bind>
</comp>

<comp id="939" class="1004" name="add_ln121_46_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="6"/>
<pin id="941" dir="0" index="1" bw="4" slack="0"/>
<pin id="942" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_46/7 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln121_81_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="5" slack="0"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_81/7 "/>
</bind>
</comp>

<comp id="949" class="1004" name="or_ln_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="0" index="1" bw="7" slack="3"/>
<pin id="952" dir="0" index="2" bw="1" slack="3"/>
<pin id="953" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="955" class="1004" name="or_ln134_4_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="7" slack="1"/>
<pin id="958" dir="0" index="2" bw="1" slack="1"/>
<pin id="959" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_4/8 "/>
</bind>
</comp>

<comp id="961" class="1004" name="or_ln134_7_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="0"/>
<pin id="963" dir="0" index="1" bw="7" slack="4"/>
<pin id="964" dir="0" index="2" bw="1" slack="4"/>
<pin id="965" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_7/8 "/>
</bind>
</comp>

<comp id="967" class="1004" name="or_ln134_9_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="0"/>
<pin id="969" dir="0" index="1" bw="7" slack="2"/>
<pin id="970" dir="0" index="2" bw="1" slack="2"/>
<pin id="971" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_9/8 "/>
</bind>
</comp>

<comp id="973" class="1004" name="add_ln121_45_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="5" slack="6"/>
<pin id="975" dir="0" index="1" bw="4" slack="0"/>
<pin id="976" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_45/8 "/>
</bind>
</comp>

<comp id="978" class="1004" name="zext_ln121_80_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="5" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_80/8 "/>
</bind>
</comp>

<comp id="983" class="1004" name="xor_ln124_64_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="0" index="1" bw="8" slack="2"/>
<pin id="986" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_64/8 "/>
</bind>
</comp>

<comp id="988" class="1004" name="xor_ln124_65_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="0" index="1" bw="8" slack="4"/>
<pin id="991" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_65/8 "/>
</bind>
</comp>

<comp id="993" class="1004" name="xor_ln124_66_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="1"/>
<pin id="995" dir="0" index="1" bw="8" slack="0"/>
<pin id="996" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_66/8 "/>
</bind>
</comp>

<comp id="998" class="1004" name="xor_ln124_67_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="0"/>
<pin id="1000" dir="0" index="1" bw="8" slack="0"/>
<pin id="1001" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_67/8 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="xor_ln124_42_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="8" slack="0"/>
<pin id="1007" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_42/8 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln121_47_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="6"/>
<pin id="1013" dir="0" index="1" bw="4" slack="0"/>
<pin id="1014" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_47/8 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln121_82_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="0"/>
<pin id="1018" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_82/8 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="xor_ln124_68_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="0"/>
<pin id="1023" dir="0" index="1" bw="8" slack="0"/>
<pin id="1024" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_68/8 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="xor_ln124_69_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="0"/>
<pin id="1029" dir="0" index="1" bw="8" slack="3"/>
<pin id="1030" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_69/8 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="xor_ln124_70_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="1"/>
<pin id="1034" dir="0" index="1" bw="8" slack="0"/>
<pin id="1035" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_70/8 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="xor_ln124_71_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="0" index="1" bw="8" slack="2"/>
<pin id="1040" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_71/8 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="xor_ln124_43_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="0"/>
<pin id="1045" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_43/8 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="add_ln121_48_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="5" slack="7"/>
<pin id="1051" dir="0" index="1" bw="4" slack="0"/>
<pin id="1052" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_48/8 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln121_83_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="5" slack="0"/>
<pin id="1056" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_83/8 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="add_ln121_50_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="5" slack="7"/>
<pin id="1061" dir="0" index="1" bw="4" slack="0"/>
<pin id="1062" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_50/8 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="zext_ln121_85_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="5" slack="0"/>
<pin id="1066" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_85/8 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="add_ln121_49_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="5" slack="7"/>
<pin id="1071" dir="0" index="1" bw="4" slack="0"/>
<pin id="1072" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_49/9 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln121_84_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="5" slack="0"/>
<pin id="1076" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_84/9 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="xor_ln124_72_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="3"/>
<pin id="1081" dir="0" index="1" bw="8" slack="0"/>
<pin id="1082" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_72/9 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="xor_ln124_73_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="1"/>
<pin id="1086" dir="0" index="1" bw="8" slack="1"/>
<pin id="1087" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_73/9 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="xor_ln124_74_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="0"/>
<pin id="1090" dir="0" index="1" bw="8" slack="4"/>
<pin id="1091" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_74/9 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="xor_ln124_44_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="0"/>
<pin id="1095" dir="0" index="1" bw="8" slack="0"/>
<pin id="1096" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_44/9 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="add_ln121_51_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="5" slack="7"/>
<pin id="1102" dir="0" index="1" bw="4" slack="0"/>
<pin id="1103" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_51/9 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="zext_ln121_86_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="5" slack="0"/>
<pin id="1107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_86/9 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="xor_ln124_75_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="2"/>
<pin id="1112" dir="0" index="1" bw="8" slack="0"/>
<pin id="1113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_75/9 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="xor_ln124_76_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="1"/>
<pin id="1117" dir="0" index="1" bw="8" slack="1"/>
<pin id="1118" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_76/9 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="xor_ln124_77_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="0"/>
<pin id="1121" dir="0" index="1" bw="8" slack="4"/>
<pin id="1122" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_77/9 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="xor_ln124_45_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="8" slack="0"/>
<pin id="1127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_45/9 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="rk_offset_read_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="1"/>
<pin id="1133" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="1136" class="1005" name="src_offset_read_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="5" slack="1"/>
<pin id="1138" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="1146" class="1005" name="rk_addr_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="9" slack="1"/>
<pin id="1148" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="1151" class="1005" name="src_addr_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="5" slack="1"/>
<pin id="1153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="1156" class="1005" name="src_addr_15_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="1"/>
<pin id="1158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_15 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="dst_offset_read_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="5" slack="1"/>
<pin id="1163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="1171" class="1005" name="rk_offset_cast_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="9" slack="1"/>
<pin id="1173" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_cast "/>
</bind>
</comp>

<comp id="1177" class="1005" name="xor_ln124_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="1"/>
<pin id="1179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="rk_addr_22_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="9" slack="1"/>
<pin id="1184" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_22 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="src_addr_16_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="5" slack="1"/>
<pin id="1189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_16 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="src_addr_17_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="5" slack="1"/>
<pin id="1194" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_17 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="rk_addr_23_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="9" slack="1"/>
<pin id="1199" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_23 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="src_load_17_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="2"/>
<pin id="1204" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_load_17 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="clefia_s1_addr_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="1"/>
<pin id="1209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="1212" class="1005" name="rk_addr_24_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="9" slack="1"/>
<pin id="1214" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_24 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="z_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="4"/>
<pin id="1219" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="1222" class="1005" name="clefia_s0_addr_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="1"/>
<pin id="1224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="1227" class="1005" name="x_assign_10_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="1"/>
<pin id="1229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_10 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="trunc_ln134_31_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="4"/>
<pin id="1234" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln134_31 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="tmp_72_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="4"/>
<pin id="1239" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="xor_ln124_3_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="1"/>
<pin id="1244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_3 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="z_7_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="3"/>
<pin id="1249" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_7 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="clefia_s1_addr_1_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="1"/>
<pin id="1254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_1 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="trunc_ln134_24_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="7" slack="3"/>
<pin id="1259" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_24 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_58_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="3"/>
<pin id="1264" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="xor_ln180_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="4"/>
<pin id="1269" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln180 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="z_8_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="3"/>
<pin id="1275" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_8 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="clefia_s0_addr_1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="1"/>
<pin id="1280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_1 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="x_assign_7_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="2"/>
<pin id="1285" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_7 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="trunc_ln134_33_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="7" slack="2"/>
<pin id="1291" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln134_33 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_76_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="2"/>
<pin id="1296" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="z_9_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="2"/>
<pin id="1301" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_9 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="x_assign_8_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="8" slack="1"/>
<pin id="1306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_8 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="trunc_ln134_28_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="7" slack="1"/>
<pin id="1312" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_28 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="tmp_66_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="src_addr_18_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="5" slack="1"/>
<pin id="1322" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_18 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="src_addr_19_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="5" slack="1"/>
<pin id="1327" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_19 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="or_ln_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="1"/>
<pin id="1332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1335" class="1005" name="or_ln134_4_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="1"/>
<pin id="1337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_4 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="or_ln134_7_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="1"/>
<pin id="1342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_7 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="or_ln134_9_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="1"/>
<pin id="1347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_9 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="src_addr_20_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="5" slack="1"/>
<pin id="1352" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_20 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="src_addr_21_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="5" slack="1"/>
<pin id="1357" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="70" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="84" pin="7"/><net_sink comp="139" pin=4"/></net>

<net id="149"><net_src comp="132" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="84" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="300"><net_src comp="84" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="84" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="94" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="52" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="320"><net_src comp="58" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="326"><net_src comp="58" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="336"><net_src comp="64" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="345"><net_src comp="94" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="84" pin="7"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="382"><net_src comp="64" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="436"><net_src comp="308" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="174" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="174" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="438" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="174" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="452" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="36" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="460" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="464" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="452" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="472" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="480" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="472" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="494" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="36" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="40" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="502" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="506" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="34" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="494" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="514" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="38" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="522" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="514" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="536" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="94" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="308" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="571"><net_src comp="34" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="211" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="36" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="211" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="38" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="566" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="211" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="34" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="580" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="36" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="605"><net_src comp="40" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="588" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="592" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="34" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="580" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="600" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="38" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="608" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="600" pin="3"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="34" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="622" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="36" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="630" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="634" pin="3"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="34" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="622" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="42" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="642" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="38" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="650" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="642" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="34" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="664" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="36" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="600" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="689" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="698"><net_src comp="34" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="174" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="36" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="705"><net_src comp="174" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="38" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="712"><net_src comp="693" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="174" pin="3"/><net_sink comp="707" pin=2"/></net>

<net id="718"><net_src comp="707" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="34" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="707" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="36" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="732"><net_src comp="40" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="715" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="719" pin="3"/><net_sink comp="727" pin=2"/></net>

<net id="740"><net_src comp="34" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="707" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="42" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="727" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="38" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="735" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="743" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="727" pin="3"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="34" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="749" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="36" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="774"><net_src comp="40" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="757" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="761" pin="3"/><net_sink comp="769" pin=2"/></net>

<net id="782"><net_src comp="34" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="749" pin="3"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="42" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="769" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="38" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="777" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="769" pin="3"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="791" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="34" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="791" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="36" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="816"><net_src comp="34" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="211" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="36" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="211" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="38" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="811" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="211" pin="3"/><net_sink comp="825" pin=2"/></net>

<net id="836"><net_src comp="825" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="34" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="825" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="36" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="850"><net_src comp="40" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="833" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="837" pin="3"/><net_sink comp="845" pin=2"/></net>

<net id="858"><net_src comp="34" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="825" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="42" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="845" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="38" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="853" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="861" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="845" pin="3"/><net_sink comp="867" pin=2"/></net>

<net id="878"><net_src comp="867" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="34" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="867" pin="3"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="36" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="892"><net_src comp="40" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="875" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="879" pin="3"/><net_sink comp="887" pin=2"/></net>

<net id="900"><net_src comp="34" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="867" pin="3"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="42" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="907"><net_src comp="887" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="38" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="895" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="887" pin="3"/><net_sink comp="909" pin=2"/></net>

<net id="920"><net_src comp="909" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="926"><net_src comp="34" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="909" pin="3"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="36" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="933"><net_src comp="44" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="937"><net_src comp="929" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="943"><net_src comp="46" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="947"><net_src comp="939" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="954"><net_src comp="40" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="960"><net_src comp="40" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="966"><net_src comp="40" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="972"><net_src comp="40" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="977"><net_src comp="44" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="981"><net_src comp="973" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="987"><net_src comp="84" pin="7"/><net_sink comp="983" pin=0"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="955" pin="3"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="993" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="949" pin="3"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="988" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1010"><net_src comp="1004" pin="2"/><net_sink comp="139" pin=4"/></net>

<net id="1015"><net_src comp="46" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1019"><net_src comp="1011" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1025"><net_src comp="84" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="961" pin="3"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1036"><net_src comp="967" pin="3"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="1032" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1027" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1048"><net_src comp="1042" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="1053"><net_src comp="48" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1057"><net_src comp="1049" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1063"><net_src comp="50" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1067"><net_src comp="1059" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1073"><net_src comp="48" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1077"><net_src comp="1069" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1083"><net_src comp="84" pin="7"/><net_sink comp="1079" pin=1"/></net>

<net id="1092"><net_src comp="1084" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1097"><net_src comp="1088" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1079" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1099"><net_src comp="1093" pin="2"/><net_sink comp="139" pin=4"/></net>

<net id="1104"><net_src comp="50" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1108"><net_src comp="1100" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1114"><net_src comp="84" pin="3"/><net_sink comp="1110" pin=1"/></net>

<net id="1123"><net_src comp="1115" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1128"><net_src comp="1119" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1110" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1130"><net_src comp="1124" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="1134"><net_src comp="52" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1139"><net_src comp="58" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1142"><net_src comp="1136" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1143"><net_src comp="1136" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1144"><net_src comp="1136" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1145"><net_src comp="1136" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1149"><net_src comp="70" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1154"><net_src comp="77" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="1159"><net_src comp="100" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="1164"><net_src comp="64" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1167"><net_src comp="1161" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1168"><net_src comp="1161" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1169"><net_src comp="1161" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1170"><net_src comp="1161" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1174"><net_src comp="338" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1180"><net_src comp="341" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1185"><net_src comp="108" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1190"><net_src comp="116" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="1195"><net_src comp="124" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="1200"><net_src comp="159" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1205"><net_src comp="84" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1210"><net_src comp="167" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1215"><net_src comp="196" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1220"><net_src comp="174" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1225"><net_src comp="204" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1230"><net_src comp="472" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1235"><net_src comp="544" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1240"><net_src comp="548" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="961" pin=2"/></net>

<net id="1245"><net_src comp="556" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1250"><net_src comp="211" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1255"><net_src comp="217" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1260"><net_src comp="672" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1265"><net_src comp="676" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="949" pin=2"/></net>

<net id="1270"><net_src comp="684" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1276"><net_src comp="174" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1281"><net_src comp="225" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1286"><net_src comp="727" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1292"><net_src comp="799" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1297"><net_src comp="803" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="967" pin=2"/></net>

<net id="1302"><net_src comp="211" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1307"><net_src comp="845" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1313"><net_src comp="917" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1318"><net_src comp="921" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="955" pin=2"/></net>

<net id="1323"><net_src comp="233" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="1328"><net_src comp="241" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="1333"><net_src comp="949" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1338"><net_src comp="955" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1343"><net_src comp="961" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1348"><net_src comp="967" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1353"><net_src comp="265" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="1358"><net_src comp="273" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 8 9 }
	Port: src | {}
	Port: rk | {}
	Port: rk_offset | {}
	Port: clefia_s1 | {}
	Port: clefia_s0 | {}
 - Input state : 
	Port: ClefiaF1Xor.1 : dst | {}
	Port: ClefiaF1Xor.1 : dst_offset | {2 }
	Port: ClefiaF1Xor.1 : src | {1 2 3 7 8 9 }
	Port: ClefiaF1Xor.1 : src_offset | {1 }
	Port: ClefiaF1Xor.1 : rk | {1 2 3 4 5 }
	Port: ClefiaF1Xor.1 : rk_offset | {1 }
	Port: ClefiaF1Xor.1 : clefia_s1 | {3 4 5 6 }
	Port: ClefiaF1Xor.1 : clefia_s0 | {4 5 6 7 }
  - Chain level:
	State 1
		rk_addr : 1
		src_addr : 1
		src_load : 2
		rk_load : 2
		zext_ln121_74 : 1
		src_addr_15 : 2
		src_load_15 : 3
	State 2
		xor_ln124 : 1
		add_ln121 : 1
		zext_ln121 : 2
		rk_addr_22 : 3
		rk_load_7 : 4
		zext_ln121_76 : 1
		src_addr_16 : 2
		src_load_16 : 3
		zext_ln121_78 : 1
		src_addr_17 : 2
		src_load_17 : 3
		dst_addr : 1
		store_ln117 : 2
		zext_ln114 : 1
		dst_addr_15 : 2
		store_ln117 : 3
	State 3
		xor_ln124_1 : 1
		zext_ln121_75 : 1
		rk_addr_23 : 2
		rk_load_8 : 3
		clefia_s1_addr : 1
		z : 2
		zext_ln114_5 : 1
		dst_addr_16 : 2
		store_ln117 : 3
		zext_ln114_6 : 1
		dst_addr_17 : 2
		store_ln117 : 3
	State 4
		xor_ln124_41 : 1
		zext_ln121_77 : 1
		rk_addr_24 : 2
		rk_load_9 : 3
		clefia_s0_addr : 1
		z_7 : 2
		tmp_67 : 1
		xor_ln132_29 : 1
		select_ln131_29 : 1
		trunc_ln134_29 : 2
		tmp_68 : 2
		x_assign_10 : 3
		tmp_69 : 2
		xor_ln132_30 : 4
		select_ln131_30 : 4
		trunc_ln134_30 : 5
		tmp_70 : 5
		x_assign_11 : 6
		tmp_71 : 5
		xor_ln132_31 : 7
		select_ln131_31 : 7
		trunc_ln134_31 : 8
		tmp_72 : 8
	State 5
		xor_ln124_3 : 1
		clefia_s1_addr_1 : 1
		z_8 : 2
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_54 : 2
		x_assign_s : 3
		tmp_55 : 2
		xor_ln132_23 : 4
		select_ln131_23 : 4
		trunc_ln134_23 : 5
		tmp_56 : 5
		x_assign_6 : 6
		tmp_57 : 5
		xor_ln132_24 : 7
		select_ln131_24 : 7
		trunc_ln134_24 : 8
		tmp_58 : 8
		xor_ln180 : 4
	State 6
		clefia_s0_addr_1 : 1
		z_9 : 2
		tmp_59 : 1
		xor_ln132_25 : 1
		select_ln131_25 : 1
		trunc_ln134_25 : 2
		tmp_60 : 2
		x_assign_7 : 3
		tmp_73 : 2
		xor_ln132_32 : 4
		select_ln131_32 : 4
		trunc_ln134_32 : 5
		tmp_74 : 5
		x_assign_12 : 6
		tmp_75 : 5
		xor_ln132_33 : 7
		select_ln131_33 : 7
		trunc_ln134_33 : 8
		tmp_76 : 8
	State 7
		tmp_61 : 1
		xor_ln132_26 : 1
		select_ln131_26 : 1
		trunc_ln134_26 : 2
		tmp_62 : 2
		x_assign_8 : 3
		tmp_63 : 2
		xor_ln132_27 : 4
		select_ln131_27 : 4
		trunc_ln134_27 : 5
		tmp_64 : 5
		x_assign_9 : 6
		tmp_65 : 5
		xor_ln132_28 : 7
		select_ln131_28 : 7
		trunc_ln134_28 : 8
		tmp_66 : 8
		zext_ln121_79 : 1
		src_addr_18 : 2
		src_load_18 : 3
		zext_ln121_81 : 1
		src_addr_19 : 2
		src_load_19 : 3
	State 8
		zext_ln121_80 : 1
		dst_addr_18 : 2
		xor_ln124_64 : 1
		xor_ln124_65 : 1
		xor_ln124_66 : 1
		xor_ln124_67 : 1
		xor_ln124_42 : 1
		store_ln124 : 1
		zext_ln121_82 : 1
		dst_addr_19 : 2
		xor_ln124_68 : 1
		xor_ln124_69 : 1
		xor_ln124_70 : 1
		xor_ln124_71 : 1
		xor_ln124_43 : 1
		store_ln124 : 1
		zext_ln121_83 : 1
		src_addr_20 : 2
		src_load_20 : 3
		zext_ln121_85 : 1
		src_addr_21 : 2
		src_load_21 : 3
	State 9
		zext_ln121_84 : 1
		dst_addr_20 : 2
		xor_ln124_72 : 1
		zext_ln121_86 : 1
		dst_addr_21 : 2
		xor_ln124_75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_302         |    0    |    8    |
|          |      xor_ln124_fu_341      |    0    |    8    |
|          |     xor_ln132_29_fu_446    |    0    |    8    |
|          |     xor_ln132_30_fu_488    |    0    |    8    |
|          |     xor_ln132_31_fu_530    |    0    |    8    |
|          |     xor_ln124_3_fu_556     |    0    |    8    |
|          |      xor_ln132_fu_574      |    0    |    8    |
|          |     xor_ln132_23_fu_616    |    0    |    8    |
|          |     xor_ln132_24_fu_658    |    0    |    8    |
|          |      xor_ln180_fu_684      |    0    |    8    |
|          |     xor_ln132_25_fu_701    |    0    |    8    |
|          |     xor_ln132_32_fu_743    |    0    |    8    |
|          |     xor_ln132_33_fu_785    |    0    |    8    |
|          |     xor_ln132_26_fu_819    |    0    |    8    |
|          |     xor_ln132_27_fu_861    |    0    |    8    |
|          |     xor_ln132_28_fu_903    |    0    |    8    |
|    xor   |     xor_ln124_64_fu_983    |    0    |    8    |
|          |     xor_ln124_65_fu_988    |    0    |    8    |
|          |     xor_ln124_66_fu_993    |    0    |    8    |
|          |     xor_ln124_67_fu_998    |    0    |    8    |
|          |    xor_ln124_42_fu_1004    |    0    |    8    |
|          |    xor_ln124_68_fu_1021    |    0    |    8    |
|          |    xor_ln124_69_fu_1027    |    0    |    8    |
|          |    xor_ln124_70_fu_1032    |    0    |    8    |
|          |    xor_ln124_71_fu_1037    |    0    |    8    |
|          |    xor_ln124_43_fu_1042    |    0    |    8    |
|          |    xor_ln124_72_fu_1079    |    0    |    8    |
|          |    xor_ln124_73_fu_1084    |    0    |    8    |
|          |    xor_ln124_74_fu_1088    |    0    |    8    |
|          |    xor_ln124_44_fu_1093    |    0    |    8    |
|          |    xor_ln124_75_fu_1110    |    0    |    8    |
|          |    xor_ln124_76_fu_1115    |    0    |    8    |
|          |    xor_ln124_77_fu_1119    |    0    |    8    |
|          |    xor_ln124_45_fu_1124    |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |     add_ln121_39_fu_322    |    0    |    13   |
|          |      add_ln121_fu_347      |    0    |    15   |
|          |     add_ln121_41_fu_358    |    0    |    13   |
|          |     add_ln121_43_fu_368    |    0    |    13   |
|          |      add_ln114_fu_378      |    0    |    13   |
|          |     add_ln121_40_fu_389    |    0    |    15   |
|          |     add_ln114_3_fu_403     |    0    |    13   |
|          |     add_ln114_4_fu_413     |    0    |    13   |
|    add   |     add_ln121_42_fu_423    |    0    |    15   |
|          |     add_ln121_44_fu_929    |    0    |    13   |
|          |     add_ln121_46_fu_939    |    0    |    13   |
|          |     add_ln121_45_fu_973    |    0    |    13   |
|          |    add_ln121_47_fu_1011    |    0    |    13   |
|          |    add_ln121_48_fu_1049    |    0    |    13   |
|          |    add_ln121_50_fu_1059    |    0    |    13   |
|          |    add_ln121_49_fu_1069    |    0    |    13   |
|          |    add_ln121_51_fu_1100    |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |   select_ln131_29_fu_452   |    0    |    8    |
|          |   select_ln131_30_fu_494   |    0    |    8    |
|          |   select_ln131_31_fu_536   |    0    |    8    |
|          |     select_ln131_fu_580    |    0    |    8    |
|          |   select_ln131_23_fu_622   |    0    |    8    |
|  select  |   select_ln131_24_fu_664   |    0    |    8    |
|          |   select_ln131_25_fu_707   |    0    |    8    |
|          |   select_ln131_32_fu_749   |    0    |    8    |
|          |   select_ln131_33_fu_791   |    0    |    8    |
|          |   select_ln131_26_fu_825   |    0    |    8    |
|          |   select_ln131_27_fu_867   |    0    |    8    |
|          |   select_ln131_28_fu_909   |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |  rk_offset_read_read_fu_52 |    0    |    0    |
|   read   | src_offset_read_read_fu_58 |    0    |    0    |
|          | dst_offset_read_read_fu_64 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   rk_offset_cast1_fu_312   |    0    |    0    |
|          |   src_offset_cast_fu_317   |    0    |    0    |
|          |    zext_ln121_74_fu_328    |    0    |    0    |
|          |   dst_offset_cast_fu_333   |    0    |    0    |
|          |    rk_offset_cast_fu_338   |    0    |    0    |
|          |      zext_ln121_fu_353     |    0    |    0    |
|          |    zext_ln121_76_fu_363    |    0    |    0    |
|          |    zext_ln121_78_fu_373    |    0    |    0    |
|          |      zext_ln114_fu_384     |    0    |    0    |
|          |    zext_ln121_75_fu_394    |    0    |    0    |
|          |      zext_ln173_fu_399     |    0    |    0    |
|          |     zext_ln114_5_fu_408    |    0    |    0    |
|   zext   |     zext_ln114_6_fu_418    |    0    |    0    |
|          |    zext_ln121_77_fu_428    |    0    |    0    |
|          |      zext_ln174_fu_433     |    0    |    0    |
|          |      zext_ln175_fu_561     |    0    |    0    |
|          |      zext_ln176_fu_689     |    0    |    0    |
|          |    zext_ln121_79_fu_934    |    0    |    0    |
|          |    zext_ln121_81_fu_944    |    0    |    0    |
|          |    zext_ln121_80_fu_978    |    0    |    0    |
|          |    zext_ln121_82_fu_1016   |    0    |    0    |
|          |    zext_ln121_83_fu_1054   |    0    |    0    |
|          |    zext_ln121_85_fu_1064   |    0    |    0    |
|          |    zext_ln121_84_fu_1074   |    0    |    0    |
|          |    zext_ln121_86_fu_1105   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_67_fu_438       |    0    |    0    |
|          |        tmp_68_fu_464       |    0    |    0    |
|          |        tmp_69_fu_480       |    0    |    0    |
|          |        tmp_70_fu_506       |    0    |    0    |
|          |        tmp_71_fu_522       |    0    |    0    |
|          |        tmp_72_fu_548       |    0    |    0    |
|          |         tmp_fu_566         |    0    |    0    |
|          |        tmp_54_fu_592       |    0    |    0    |
|          |        tmp_55_fu_608       |    0    |    0    |
|          |        tmp_56_fu_634       |    0    |    0    |
|          |        tmp_57_fu_650       |    0    |    0    |
| bitselect|        tmp_58_fu_676       |    0    |    0    |
|          |        tmp_59_fu_693       |    0    |    0    |
|          |        tmp_60_fu_719       |    0    |    0    |
|          |        tmp_73_fu_735       |    0    |    0    |
|          |        tmp_74_fu_761       |    0    |    0    |
|          |        tmp_75_fu_777       |    0    |    0    |
|          |        tmp_76_fu_803       |    0    |    0    |
|          |        tmp_61_fu_811       |    0    |    0    |
|          |        tmp_62_fu_837       |    0    |    0    |
|          |        tmp_63_fu_853       |    0    |    0    |
|          |        tmp_64_fu_879       |    0    |    0    |
|          |        tmp_65_fu_895       |    0    |    0    |
|          |        tmp_66_fu_921       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    trunc_ln134_29_fu_460   |    0    |    0    |
|          |    trunc_ln134_30_fu_502   |    0    |    0    |
|          |    trunc_ln134_31_fu_544   |    0    |    0    |
|          |     trunc_ln134_fu_588     |    0    |    0    |
|          |    trunc_ln134_23_fu_630   |    0    |    0    |
|   trunc  |    trunc_ln134_24_fu_672   |    0    |    0    |
|          |    trunc_ln134_25_fu_715   |    0    |    0    |
|          |    trunc_ln134_32_fu_757   |    0    |    0    |
|          |    trunc_ln134_33_fu_799   |    0    |    0    |
|          |    trunc_ln134_26_fu_833   |    0    |    0    |
|          |    trunc_ln134_27_fu_875   |    0    |    0    |
|          |    trunc_ln134_28_fu_917   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     x_assign_10_fu_472     |    0    |    0    |
|          |     x_assign_11_fu_514     |    0    |    0    |
|          |      x_assign_s_fu_600     |    0    |    0    |
|          |      x_assign_6_fu_642     |    0    |    0    |
|          |      x_assign_7_fu_727     |    0    |    0    |
|bitconcatenate|     x_assign_12_fu_769     |    0    |    0    |
|          |      x_assign_8_fu_845     |    0    |    0    |
|          |      x_assign_9_fu_887     |    0    |    0    |
|          |        or_ln_fu_949        |    0    |    0    |
|          |      or_ln134_4_fu_955     |    0    |    0    |
|          |      or_ln134_7_fu_961     |    0    |    0    |
|          |      or_ln134_9_fu_967     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   595   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|clefia_s0_addr_1_reg_1278|    8   |
| clefia_s0_addr_reg_1222 |    8   |
|clefia_s1_addr_1_reg_1252|    8   |
| clefia_s1_addr_reg_1207 |    8   |
| dst_offset_read_reg_1161|    5   |
|   or_ln134_4_reg_1335   |    8   |
|   or_ln134_7_reg_1340   |    8   |
|   or_ln134_9_reg_1345   |    8   |
|      or_ln_reg_1330     |    8   |
|         reg_297         |    8   |
|         reg_308         |    8   |
|   rk_addr_22_reg_1182   |    9   |
|   rk_addr_23_reg_1197   |    9   |
|   rk_addr_24_reg_1212   |    9   |
|     rk_addr_reg_1146    |    9   |
| rk_offset_cast_reg_1171 |    9   |
| rk_offset_read_reg_1131 |    8   |
|   src_addr_15_reg_1156  |    5   |
|   src_addr_16_reg_1187  |    5   |
|   src_addr_17_reg_1192  |    5   |
|   src_addr_18_reg_1320  |    5   |
|   src_addr_19_reg_1325  |    5   |
|   src_addr_20_reg_1350  |    5   |
|   src_addr_21_reg_1355  |    5   |
|    src_addr_reg_1151    |    5   |
|   src_load_17_reg_1202  |    8   |
| src_offset_read_reg_1136|    5   |
|     tmp_58_reg_1262     |    1   |
|     tmp_66_reg_1315     |    1   |
|     tmp_72_reg_1237     |    1   |
|     tmp_76_reg_1294     |    1   |
| trunc_ln134_24_reg_1257 |    7   |
| trunc_ln134_28_reg_1310 |    7   |
| trunc_ln134_31_reg_1232 |    7   |
| trunc_ln134_33_reg_1289 |    7   |
|   x_assign_10_reg_1227  |    8   |
|   x_assign_7_reg_1283   |    8   |
|   x_assign_8_reg_1304   |    8   |
|   xor_ln124_3_reg_1242  |    8   |
|    xor_ln124_reg_1177   |    8   |
|    xor_ln180_reg_1267   |    8   |
|       z_7_reg_1247      |    8   |
|       z_8_reg_1273      |    8   |
|       z_9_reg_1299      |    8   |
|        z_reg_1217       |    8   |
+-------------------------+--------+
|          Total          |   303  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   8  |   5  |   40   ||    42   |
|  grp_access_fu_84 |  p2  |   8  |   0  |    0   ||    42   |
|  grp_access_fu_94 |  p0  |   8  |   9  |   72   ||    42   |
| grp_access_fu_139 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_139 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_139 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_139 |  p4  |   3  |   5  |   15   ||    14   |
| grp_access_fu_174 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_211 |  p0  |   4  |   8  |   32   ||    20   |
|      reg_297      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   251  || 19.2204 ||   243   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   595  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   243  |
|  Register |    -   |   303  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   303  |   838  |
+-----------+--------+--------+--------+
