Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 28 00:16:34 2023
| Host         : DESKTOP-US2MUQE running 64-bit major release  (build 9200)
| Command      : report_methodology -file phaser_ip_v1_0_methodology_drc_routed.rpt -pb phaser_ip_v1_0_methodology_drc_routed.pb -rpx phaser_ip_v1_0_methodology_drc_routed.rpx
| Design       : phaser_ip_v1_0
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 295
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check                  | 192        |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 16         |
| SYNTH-12  | Warning  | DSP input not registered                   | 4          |
| TIMING-18 | Warning  | Missing input or output delay              | 83         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP phaser/a_x_in_reg0 input pin phaser/a_x_in_reg0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP phaser/a_x_mid_reg0 input pin phaser/a_x_mid_reg0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#124 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#125 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#126 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#127 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#128 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#129 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#130 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#131 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#132 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#133 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#134 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#135 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#136 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#137 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#138 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#139 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#140 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#141 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#142 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#143 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#144 Warning
Asynchronous driver check  
DSP phaser/a_x_pmid_reg0 input pin phaser/a_x_pmid_reg0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#145 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#146 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#147 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#148 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#149 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#150 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#151 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#152 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#153 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#154 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#155 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#156 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#157 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#158 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#159 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#160 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#161 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#162 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#163 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#164 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#165 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#166 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#167 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#168 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#169 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#170 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#171 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#172 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#173 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#174 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#175 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#176 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#177 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#178 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#179 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#180 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#181 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#182 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#183 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#184 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#185 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#186 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#187 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#188 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#189 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#190 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#191 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#192 Warning
Asynchronous driver check  
DSP phaser/a_x_pout_reg0 input pin phaser/a_x_pout_reg0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_10, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_11, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_12, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_13, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_14, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_15, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance phaser/rom/data_reg_0_9, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance phaser/a_x_in_reg0 is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#2 Warning
DSP input not registered  
DSP instance phaser/a_x_mid_reg0 is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#3 Warning
DSP input not registered  
DSP instance phaser/a_x_pmid_reg0 is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#4 Warning
DSP input not registered  
DSP instance phaser/a_x_pout_reg0 is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[0] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[1] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[2] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[3] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on s00_axi_aresetn relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on s00_axi_arvalid relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[0] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[1] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[2] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[3] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awvalid relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on s00_axi_bready relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on s00_axi_rready relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[0] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[10] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[11] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[12] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[13] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[14] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[15] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[16] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[17] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[18] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[19] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[1] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[20] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[21] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[22] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[23] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[24] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[25] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[26] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[27] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[28] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[29] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[2] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[30] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[31] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[3] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[4] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[5] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[6] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[7] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[8] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[9] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wvalid relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on s00_axi_arready relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on s00_axi_awready relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on s00_axi_bvalid relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[0] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[10] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[11] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[12] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[13] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[14] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[15] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[16] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[17] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[18] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[19] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[1] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[20] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[21] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[22] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[23] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[24] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[25] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[26] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[27] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[28] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[29] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[2] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[30] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[31] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[3] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[4] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[5] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[6] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[7] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[8] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[9] relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rvalid relative to clock(s) s00_axi_aclk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on s00_axi_wready relative to clock(s) s00_axi_aclk
Related violations: <none>


