#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 28 20:48:48 2019
# Process ID: 16360
# Current directory: D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4228 D:\vivado\yanshiban_xiaodou\yanshiban\yanshiban\yanshiban.xpr
# Log file: D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/vivado.log
# Journal file: D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado/233/yanshiban/yanshiban' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/MasterH/Documents/Tencent Files/958028260/FileRecv/wanchengban/wanchengban/zuizhong/text_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/MasterH/Documents/Tencent Files/958028260/FileRecv/wanchengban/wanchengban/HIT_74chips'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/MasterH/Documents/Tencent Files/958028260/FileRecv/wanchengban/wanchengban/MY_74LS153'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/MasterH/Documents/Tencent Files/958028260/FileRecv/wanchengban/wanchengban/MY_74LS194'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/MasterH/Documents/Tencent Files/958028260/FileRecv/wanchengban/wanchengban/HIT_74chips'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/MasterH/Documents/Tencent Files/958028260/FileRecv/wanchengban/wanchengban/MY_74LS153'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/MasterH/Documents/Tencent Files/958028260/FileRecv/wanchengban/wanchengban/MY_74LS194'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tool/Xilinx/Vivado/2017.4/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue May 28 20:49:58 2019] Launched synth_1...
Run output will be captured here: D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 893.566 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May 28 21:00:34 2019] Launched impl_1...
Run output will be captured here: D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.runs/impl_1/runme.log
open_bd_design {D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:jishum:1.0 - jishum_0
Adding cell -- xilinx.com:module_ref:check_g:1.0 - check_g_0
Adding cell -- xilinx.com:module_ref:check_r:1.0 - check_r_0
Adding cell -- xilinx.com:module_ref:pianxuan1:1.0 - pianxuan1_0
Adding cell -- xilinx.com:module_ref:led:1.0 - led_0
Adding cell -- xilinx.com:module_ref:erxuanyi:1.0 - erxuanyi_0
Adding cell -- xilinx.com:module_ref:huofei:1.0 - huofei_0
Adding cell -- xilinx.com:module_ref:huofei:1.0 - huofei_1
Adding cell -- xilinx.com:module_ref:da:1.0 - da_0
Adding cell -- xilinx.com:module_ref:da:1.0 - da_1
Adding cell -- xilinx.com:module_ref:mima:1.0 - mima_0
Adding cell -- xilinx.com:module_ref:jishi:1.0 - jishi_0
Adding cell -- xilinx.com:module_ref:pianxuan2:1.0 - pianxuan2_0
Adding cell -- xilinx.com:module_ref:bijiao:1.0 - bijiao_0
Adding cell -- xilinx.com:module_ref:jishu:1.0 - jishu_0
Adding cell -- xilinx.com:module_ref:jicun:1.0 - jicun_0
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_0
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_1
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_2
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_3
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_4
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_5
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_6
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_7
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_8
Adding cell -- xilinx.com:module_ref:xiaodou:1.0 - xiaodou_9
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /da_0/shuru(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /da_1/shuru(undef)
Successfully read diagram <design_1> from BD file <D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 980.523 ; gain = 86.957
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/1234-tulA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/1234-tulA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/yanshiban_xiaodou/yanshiban/yanshiban/yanshiban.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 28 21:17:01 2019...
