Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon May 16 00:29:13 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_sim_impl/cva6_sim.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.353ns  (logic 0.456ns (33.700%)  route 0.897ns (66.300%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 109.663 - 111.111 ) 
    Source Clock Delay      (SCD):    7.132ns = ( 107.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.872   107.132    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X110Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y34        FDCE (Prop_fdce_C_Q)         0.456   107.588 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.897   108.486    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X113Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.696   109.663    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X113Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   109.663    
                         clock uncertainty           -0.595   109.067    
    SLICE_X113Y34        FDCE (Setup_fdce_C_D)       -0.061   109.006    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        109.006    
                         arrival time                        -108.486    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.353ns  (logic 0.456ns (33.700%)  route 0.897ns (66.300%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 109.663 - 111.111 ) 
    Source Clock Delay      (SCD):    7.132ns = ( 107.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.872   107.132    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X110Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y34        FDCE (Prop_fdce_C_Q)         0.456   107.588 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.897   108.486    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X113Y34        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.696   109.663    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X113Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   109.663    
                         clock uncertainty           -0.595   109.067    
    SLICE_X113Y34        FDCE (Setup_fdce_C_D)       -0.061   109.006    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        109.006    
                         arrival time                        -108.486    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.337%)  route 0.799ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 109.664 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y36        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDCE (Prop_fdce_C_Q)         0.456   107.590 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.799   108.389    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X110Y36        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.697   109.664    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y36        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.664    
                         clock uncertainty           -0.595   109.068    
    SLICE_X110Y36        FDCE (Setup_fdce_C_D)       -0.067   109.001    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        109.001    
                         arrival time                        -108.389    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.337%)  route 0.799ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 109.664 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y36        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDCE (Prop_fdce_C_Q)         0.456   107.590 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.799   108.389    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X110Y36        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.697   109.664    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y36        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.664    
                         clock uncertainty           -0.595   109.068    
    SLICE_X110Y36        FDCE (Setup_fdce_C_D)       -0.067   109.001    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        109.001    
                         arrival time                        -108.389    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.359%)  route 0.798ns (63.641%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y32        FDCE (Prop_fdce_C_Q)         0.456   107.585 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.798   108.384    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X107Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X107Y31        FDCE (Setup_fdce_C_D)       -0.058   109.003    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        109.003    
                         arrival time                        -108.384    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.359%)  route 0.798ns (63.641%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y32        FDCE (Prop_fdce_C_Q)         0.456   107.585 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.798   108.384    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X107Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X107Y31        FDCE (Setup_fdce_C_D)       -0.058   109.003    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        109.003    
                         arrival time                        -108.384    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][2]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 r  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 f  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 r  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 f  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 4.863ns (23.084%)  route 16.204ns (76.916%))
  Logic Levels:           26  (LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 20.613 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.630    -1.062    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y82         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419    -0.643 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=107, routed)         1.288     0.645    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.299     0.944 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     0.944    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X53Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     1.156 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=41, routed)          0.952     2.108    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_3
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.299     2.407 r  i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5/O
                         net (fo=127, routed)         0.643     3.050    i_ariane/issue_stage_i/i_scoreboard/mem[7][31]_i_5_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.118     3.168 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60/O
                         net (fo=1, routed)           0.693     3.861    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_60_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.326     4.187 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=12, routed)          0.176     4.363    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.487 f  i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2/O
                         net (fo=126, routed)         0.476     4.963    i_ariane/issue_stage_i/i_scoreboard/mem[15][11]_i_2_n_0
    SLICE_X57Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.087 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16/O
                         net (fo=4, routed)           0.303     5.390    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_16_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.514 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5/O
                         net (fo=1, routed)           0.394     5.909    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.033 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O
                         net (fo=47, routed)          0.580     6.613    i_ariane/csr_regfile_i/commit_ack[0]
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  i_ariane/csr_regfile_i/dpc_q[27]_i_2/O
                         net (fo=65, routed)          0.859     7.596    i_ariane/csr_regfile_i/dcsr_q_reg[step]_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.720 r  i_ariane/csr_regfile_i/npc_q[11]_i_5/O
                         net (fo=5, routed)           0.584     8.303    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X59Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.427 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=79, routed)          1.079     9.507    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.631 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][ex][tval][31]_i_12/O
                         net (fo=36, routed)          0.604    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][31]_i_6/O
                         net (fo=40, routed)          0.532    10.891    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X81Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.167 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_359/O
                         net (fo=2, routed)           0.554    11.721    i_ariane/id_stage_i/operand_a_q[31]_i_91
    SLICE_X81Y82         LUT6 (Prop_lut6_I1_O)        0.299    12.020 f  i_ariane/id_stage_i/operand_b_q[31]_i_92/O
                         net (fo=1, routed)           0.403    12.423    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X81Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.547 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_55/O
                         net (fo=5, routed)           0.416    12.963    i_ariane/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs2][4]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.087 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58/O
                         net (fo=6, routed)           0.337    13.424    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_58_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.548 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44/O
                         net (fo=1, routed)           0.151    13.700    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_44_n_0
    SLICE_X83Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.824 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_14/O
                         net (fo=2, routed)           0.745    14.569    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y81         LUT5 (Prop_lut5_I0_O)        0.150    14.719 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O
                         net (fo=2, routed)           0.844    15.563    i_ariane/issue_stage_i/i_scoreboard/i_issue_read_operands/stall133_out
    SLICE_X67Y79         LUT5 (Prop_lut5_I1_O)        0.332    15.895 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=1, routed)           0.433    16.328    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.452 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=3, routed)           0.624    17.076    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    17.200 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][op][6]_i_2/O
                         net (fo=59, routed)          0.533    17.734    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.858 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][op][6]_i_1/O
                         net (fo=47, routed)          1.126    18.984    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]
    SLICE_X82Y81         LUT2 (Prop_lut2_I0_O)        0.149    19.133 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          0.872    20.004    i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X82Y81         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21387, routed)       1.536    20.613    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X82Y81         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]/C
                         clock pessimism              0.567    21.180    
                         clock uncertainty           -0.077    21.103    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.400    20.703    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  0.699    




