
*** Running vivado
    with args -log design_1_auto_ds_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_ds_2.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_auto_ds_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.281 ; gain = 188.301 ; free physical = 3112 ; free virtual = 11935
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_2' [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_top' [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_axi4lite_downsizer' [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3003]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_axi4lite_downsizer' (1#1) [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3003]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_top' (2#1) [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_2' (3#1) [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 1225.754 ; gain = 309.773 ; free physical = 2946 ; free virtual = 11772
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 1225.754 ; gain = 309.773 ; free physical = 2925 ; free virtual = 11751
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1463.613 ; gain = 0.004 ; free physical = 2723 ; free virtual = 11549
Finished Constraint Validation : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 1463.613 ; gain = 547.633 ; free physical = 2695 ; free virtual = 11521
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 1463.613 ; gain = 547.633 ; free physical = 2695 ; free virtual = 11521
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 1463.613 ; gain = 547.633 ; free physical = 2695 ; free virtual = 11521
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 1463.613 ; gain = 547.633 ; free physical = 2691 ; free virtual = 11517
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 2656 ; free virtual = 11483
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3488 ; free virtual = 12314
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3483 ; free virtual = 12310
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3483 ; free virtual = 12310
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3482 ; free virtual = 12309
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3482 ; free virtual = 12309
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3482 ; free virtual = 12309
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3482 ; free virtual = 12309
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3482 ; free virtual = 12309
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3482 ; free virtual = 12309

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |    68|
|4     |LUT4 |     2|
|5     |LUT5 |    13|
|6     |LUT6 |    59|
|7     |FDRE |    55|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1463.617 ; gain = 547.637 ; free physical = 3482 ; free virtual = 12309
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:12 . Memory (MB): peak = 1463.617 ; gain = 453.918 ; free physical = 3475 ; free virtual = 12303
