# 1 "arch/arm64/boot/dts/qcom/msm8992-msft-lumia-talkman.dts"
# 1 "<built-in>" 1
# 1 "arch/arm64/boot/dts/qcom/msm8992-msft-lumia-talkman.dts" 2





/dts-v1/;


# 1 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 6 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8994.h" 1
# 7 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x0 0x100>;
   next-level-cache = <&L2_1>;
   enable-method = "psci";
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x0 0x101>;
   next-level-cache = <&L2_1>;
   enable-method = "psci";
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };
   };
  };
 };

 clocks {
  xo_board: xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-msm8994", "qcom,scm";
  };
 };

 memory {
  device_type = "memory";

  reg = <0 0 0 0>;
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8)| 4)>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "hvc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  smem_region: smem@6a00000 {
   reg = <0x0 0x6a00000 0x0 0x200000>;
   no-map;
  };
 };

 sfpb_mutex: hwmutex {
  compatible = "qcom,sfpb-mutex";
  syscon = <&sfpb_mutex_regs 0x0 0x100>;
  #hwlock-cells = <1>;
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_region>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  hwlocks = <&sfpb_mutex 3>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  intc: interrupt-controller@f9000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0xf9000000 0x1000>,
    <0xf9002000 0x1000>;
  };

  apcs: mailbox@f900d000 {
   compatible = "qcom,msm8994-apcs-kpss-global", "syscon";
   reg = <0xf900d000 0x2000>;
   #mbox-cells = <1>;
  };

  timer@f9020000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0xf9020000 0x1000>;

   frame@f9021000 {
    frame-number = <0>;
    interrupts = <0 9 4>,
      <0 8 4>;
    reg = <0xf9021000 0x1000>,
     <0xf9022000 0x1000>;
   };

   frame@f9023000 {
    frame-number = <1>;
    interrupts = <0 10 4>;
    reg = <0xf9023000 0x1000>;
    status = "disabled";
   };

   frame@f9024000 {
    frame-number = <2>;
    interrupts = <0 11 4>;
    reg = <0xf9024000 0x1000>;
    status = "disabled";
   };

   frame@f9025000 {
    frame-number = <3>;
    interrupts = <0 12 4>;
    reg = <0xf9025000 0x1000>;
    status = "disabled";
   };

   frame@f9026000 {
    frame-number = <4>;
    interrupts = <0 13 4>;
    reg = <0xf9026000 0x1000>;
    status = "disabled";
   };

   frame@f9027000 {
    frame-number = <5>;
    interrupts = <0 14 4>;
    reg = <0xf9027000 0x1000>;
    status = "disabled";
   };

   frame@f9028000 {
    frame-number = <6>;
    interrupts = <0 15 4>;
    reg = <0xf9028000 0x1000>;
    status = "disabled";
   };
  };

  sdhc_1: sdhci@f9824900 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0xf9824900 0x1a0>, <0xf9824000 0x800>;
   reg-names = "hc_mem", "core_mem";

   interrupts = <0 123 4>,
     <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 104>,
    <&gcc 118>,
    <&xo_board>;
   clock-names = "core", "iface", "xo";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on
     &sdc1_rclk_on>;
   pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off
     &sdc1_rclk_off>;

   regulator-always-on;
   bus-width = <8>;
   non-removable;

   status = "disabled";
  };

  blsp1_uart2: serial@f991e000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0xf991e000 0x1000>;
   interrupts = <0 108 8>;
   clock-names = "core", "iface";
   clocks = <&gcc 72>,
    <&gcc 58>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_uart2_default>;
   pinctrl-1 = <&blsp1_uart2_sleep>;
   status = "disabled";
  };

  blsp_i2c2: i2c@f9924000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9924000 0x500>;
   interrupts = <0 96 4>;
   clocks = <&gcc 58>,
    <&gcc 61>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c2_default>;
   pinctrl-1 = <&i2c2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };



  blsp_i2c13: i2c@f9927000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9927000 0x500>;
   interrupts = <0 99 4>;
   clocks = <&gcc 58>,
    <&gcc 67>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c13_default>;
   pinctrl-1 = <&i2c13_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c6: i2c@f9928000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9928000 0x500>;
   interrupts = <0 100 4>;
   clocks = <&gcc 58>,
    <&gcc 69>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c6_default>;
   pinctrl-1 = <&i2c6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_uart2: serial@f995e000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0xf995e000 0x1000>;
   interrupts = <0 146 8>;
   clock-names = "core", "iface";
   clocks = <&gcc 91>,
    <&gcc 77>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_uart2_default>;
   pinctrl-1 = <&blsp2_uart2_sleep>;
   status = "disabled";
  };

  blsp_i2c7: i2c@f9963000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9963000 0x500>;
   interrupts = <0 101 4>;
   clocks = <&gcc 77>,
    <&gcc 78>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c7_default>;
   pinctrl-1 = <&i2c7_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c5: i2c@f9967000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9967000 0x500>;
   interrupts = <0 105 4>;
   clocks = <&gcc 77>,
    <&gcc 86>;
   clock-names = "iface", "core";
   clock-frequency = <100000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c5_default>;
   pinctrl-1 = <&i2c5_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  gcc: clock-controller@fc400000 {
   compatible = "qcom,gcc-msm8994";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0xfc400000 0x2000>;
  };

  rpm_msg_ram: memory@fc428000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0xfc428000 0x4000>;
  };

  restart@fc4ab000 {
   compatible = "qcom,pshold";
   reg = <0xfc4ab000 0x4>;
  };

  spmi_bus: spmi@fc4c0000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0xfc4cf000 0x1000>,
         <0xfc4cb000 0x1000>,
         <0xfc4ca000 0x1000>;
   reg-names = "core", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  sfpb_mutex_regs: syscon@fd484000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "syscon";
   reg = <0xfd484000 0x400>;
  };

  tlmm: pinctrl@fd510000 {
   compatible = "qcom,msm8994-pinctrl";
   reg = <0xfd510000 0x4000>;
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 146>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   blsp1_uart2_default: blsp1-uart2-default {
    function = "blsp_uart2";
    pins = "gpio4", "gpio5";
    drive-strength = <16>;
    bias-disable;
   };

   blsp1_uart2_sleep: blsp1-uart2-sleep {
    function = "gpio";
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp2_uart2_default: blsp2-uart2-default {
    function = "blsp_uart8";
    pins = "gpio45", "gpio46", "gpio47", "gpio48";
    drive-strength = <16>;
    bias-disable;
   };

   blsp2_uart2_sleep: blsp2-uart2-sleep {
    function = "gpio";
    pins = "gpio45", "gpio46", "gpio47", "gpio48";
    drive-strength = <2>;
    bias-pull-down;
   };

   sdc1_clk_on: clk-on {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <6>;
   };

   sdc1_clk_off: clk-off {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };

   sdc1_cmd_on: cmd-on {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <6>;
   };

   sdc1_cmd_off: cmd-off {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };

   sdc1_data_on: data-on {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <6>;
   };

   sdc1_data_off: data-off {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };

   sdc1_rclk_on: rclk-on {
    pins = "sdc1_rclk";
    bias-pull-down;
   };

   sdc1_rclk_off: rclk-off {
    pins = "sdc1_rclk";
    bias-pull-down;
   };

   i2c2_default: i2c2-default {
    function = "blsp_i2c2";
    pins = "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };

   i2c2_sleep: i2c2-sleep {
    function = "gpio";
    pins = "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };

   i2c5_default: i2c5-default {

    function = "blsp_i2c11";
    pins = "gpio83", "gpio84";
    drive-strength = <2>;
    bias-disable;
   };

   i2c5_sleep: i2c5-sleep {
    function = "gpio";
    pins = "gpio83", "gpio84";
    drive-strength = <2>;
    bias-disable;
   };

   i2c6_default: i2c6-default {
    function = "blsp_i2c6";
    pins = "gpio28", "gpio27";
    drive-strength = <2>;
    bias-disable;
   };

   i2c6_sleep: i2c6-sleep {
    function = "gpio";
    pins = "gpio28", "gpio27";
    drive-strength = <2>;
    bias-disable;
   };

   i2c7_default: i2c7-default {
    function = "blsp_i2c7";
    pins = "gpio43", "gpio44";
    drive-strength = <2>;
    bias-disable;
   };

   i2c7_sleep: i2c7-sleep {
    function = "gpio";
    pins = "gpio43", "gpio44";
    drive-strength = <2>;
    bias-disable;
   };

   i2c13_default: i2c13-default {

    function = "blsp_i2c5";
    pins = "gpio23", "gpio24";
    drive-strength = <2>;
    bias-disable;
   };

   i2c13_sleep: i2c13-sleep {
    function = "gpio";
    pins = "gpio23", "gpio24";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 smd_rpm: smd {
  compatible = "qcom,smd";
  rpm {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs 8 0>;
   qcom,smd-edge = <15>;
   qcom,local-pid = <0>;
   qcom,remote-pid = <6>;

   rpm_requests: rpm-requests {
    compatible = "qcom,rpm-msm8994";
    qcom,smd-channels = "rpm_requests";

    rpmcc: rpmcc {
     compatible = "qcom,rpmcc-msm8992";
     #clock-cells = <1>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 vreg_vph_pwr: vreg-vph-pwr {
  compatible = "regulator-fixed";
  status = "okay";
  regulator-name = "vph-pwr";

  regulator-min-microvolt = <3600000>;
  regulator-max-microvolt = <3600000>;

  regulator-always-on;
 };
};
# 9 "arch/arm64/boot/dts/qcom/msm8992-msft-lumia-talkman.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8994.dtsi" 1


# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 4 "arch/arm64/boot/dts/qcom/pm8994.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 5 "arch/arm64/boot/dts/qcom/pm8994.dtsi" 2

&spmi_bus {

 pmic@0 {
  compatible = "qcom,pm8994", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pon@800 {
   compatible = "qcom,pm8916-pon";

   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };

  };

  pm8994_gpios: gpios@c000 {
   compatible = "qcom,pm8994-gpio";
   reg = <0xc000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 0xc0 0 0>,
         <0 0xc1 0 0>,
         <0 0xc2 0 0>,
         <0 0xc3 0 0>,
         <0 0xc4 0 0>,
         <0 0xc5 0 0>,
         <0 0xc6 0 0>,
         <0 0xc7 0 0>,
         <0 0xc8 0 0>,
         <0 0xc9 0 0>,
         <0 0xca 0 0>,
         <0 0xcb 0 0>,
         <0 0xcc 0 0>,
         <0 0xcd 0 0>,
         <0 0xce 0 0>,
         <0 0xcf 0 0>,
         <0 0xd0 0 0>,
         <0 0xd1 0 0>,
         <0 0xd2 0 0>,
         <0 0xd3 0 0>,
         <0 0xd4 0 0>,
         <0 0xd5 0 0>;
  };

  pm8994_mpps: mpps@a000 {
   compatible = "qcom,pm8994-mpp";
   reg = <0xa000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 0xa0 0 0>,
         <0 0xa1 0 0>,
         <0 0xa2 0 0>,
         <0 0xa3 0 0>,
         <0 0xa4 0 0>,
         <0 0xa5 0 0>,
         <0 0xa6 0 0>,
         <0 0xa7 0 0>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8994", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8994_spmi_regulators: regulators {
   compatible = "qcom,pm8994-regulators";
  };
 };
};
# 10 "arch/arm64/boot/dts/qcom/msm8992-msft-lumia-talkman.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmi8994.dtsi" 1




&spmi_bus {

 pmic@2 {
  compatible = "qcom,pmi8994", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmi8994_gpios: gpios@c000 {
   compatible = "qcom,pmi8994-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmi8994_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@3 {
  compatible = "qcom,pmi8994", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmi8994_spmi_regulators: regulators {
   compatible = "qcom,pmi8994-regulators";
   #address-cells = <1>;
   #size-cells = <1>;
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/msm8992-msft-lumia-talkman.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/msm8992-msft-lumia-talkman.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/gpio-keys.h" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992-msft-lumia-talkman.dts" 2

/ {
 model = "Microsoft Lumia 950";
 compatible = "microsoft,talkman", "qcom,msm8992";
# 26 "arch/arm64/boot/dts/qcom/msm8992-msft-lumia-talkman.dts"
 chosen {
  bootargs = "earlycon=efifb console=efifb acpi=no";

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
 };
};

&sdhc_1 {
 status = "okay";

 mmc-hs200-1_8v;
};
