;redcode
;assert 1
	SPL 0, <-52
	SUB -1, -127
	SUB -1, 127
	SUB -1, -20
	MOV 197, <-80
	SUB #0, -32
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	SUB <-0, 106
	DJN -200, 130
	MOV -1, <-26
	MOV -1, <-26
	SUB <101, 700
	SUB #0, -32
	SUB @809, -303
	SUB @809, -303
	SUB @809, -303
	SUB @809, -303
	SUB #0, -32
	MOV -200, 130
	MOV -200, 130
	SUB #0, -32
	SUB #0, -32
	SUB @121, 306
	DJN -1, @-20
	DJN -1, @-20
	MOV @121, 106
	DJN -1, @-20
	DJN -1, @-20
	ADD -10, @70
	ADD <-0, 106
	MOV -1, <-26
	MOV -1, <-26
	MOV -7, <-20
	MOV -1, <-26
	MOV -1, <-26
	DJN -1, 25
	DJN -1, 20
	SUB -1, -870
	SUB -1, -870
	SUB <10, @700
	SUB <10, @700
	SUB <10, @700
	SUB @121, 306
	SUB <10, @700
	SUB -1, -127
	SUB -1, -127
	ADD 10, 0
	ADD 10, 0
