// Seed: 2961365657
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  output id_2;
  inout id_1;
  assign id_1 = id_5;
  always @(1) begin
    id_5 = 1;
  end
  assign id_5 = 1;
endmodule
