#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 26 19:51:04 2016
# Process ID: 3377
# Log file: /home/huchao/Daily-Learning/Verilog/lab2/lab2_4/lab4_3_1/lab4_3_1.runs/synth_1/fulladder_dataflow.vds
# Journal file: /home/huchao/Daily-Learning/Verilog/lab2/lab2_4/lab4_3_1/lab4_3_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fulladder_dataflow.tcl -notrace
