// Seed: 1179287679
module module_0 (
    input wire void id_0,
    input tri0 id_1
);
  always id_3 <= -1;
  assign module_2.id_2 = 0;
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3
);
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
module module_2 (
    output supply0 id_0,
    output logic id_1,
    output supply0 id_2,
    input wor id_3,
    input logic id_4,
    id_6
);
  localparam id_7 = 'h0, id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  if (id_6) always_latch id_1 <= id_4;
  else supply0 id_9 = -1;
  wire id_10;
  nor primCall (id_0, id_7, id_4, id_8, id_3);
endmodule
