INFO - 2023-07-20 23:33:37,637 - jasper - Starting compile
INFO - 2023-07-20 23:33:37,637 - jasper - Adding .gitignore
DEBUG - 2023-07-20 23:33:37,637 - jasper - Vivado compile will be executed.
INFO - 2023-07-20 23:33:37,637 - jasper.toolflow - Starting Toolflow!
INFO - 2023-07-20 23:33:37,637 - jasper.toolflow - Frontend is simulink
INFO - 2023-07-20 23:33:37,637 - jasper.toolflow - Setting compile directory: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/SNAP
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/acc_cnt
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/acc_len
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/cnt_rst
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/four_bit_quant/clip_count
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/four_bit_quant/coeffs
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/gbe_output_dest_ip
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/gbe_output_dest_port
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/gbe_output_en
DEBUG - 2023-07-20 23:33:37,723 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/gbe_output_one_gbe
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/gbe_output_rst
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/gbe_output_tx_of_cnt
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/led0_sync
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/led1_new_acc
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/output_ctrl/bytes_per_spec
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/output_ctrl/spec_per_pkt
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/output_mux_sel
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/output_rst
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/pfb/fft_of
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/pfb/fft_shift
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/pol00
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/pol01i
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/pol01r
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/pol11
DEBUG - 2023-07-20 23:33:37,724 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snap_adc
DEBUG - 2023-07-20 23:33:37,758 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snapshot_adc0/bram
DEBUG - 2023-07-20 23:33:37,758 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snapshot_adc0/ctrl
DEBUG - 2023-07-20 23:33:37,758 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snapshot_adc0/status
DEBUG - 2023-07-20 23:33:37,758 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snapshot_adc3/bram
DEBUG - 2023-07-20 23:33:37,758 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snapshot_adc3/ctrl
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snapshot_adc3/status
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snapshot_one_bit/bram
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snapshot_one_bit/ctrl
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/snapshot_one_bit/status
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/sw_sync
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/sync_cnt
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/tvg0/tvg
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Generating Yellow Block: reconstruct_albatros_dual_15/tvg0_en
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Generating Yellow Block: sysgen_ip
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.xsg.xsg object at 0x7fbb3e192ca0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3df26ac0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d9cf070> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d9cf040> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d9cf280> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7fbb3d9cf160> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d913c10> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d913bb0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d913b20> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.onegbe.onegbe_snap object at 0x7fbb3d913ca0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d913b50> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d913d00> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.gpio.gpio object at 0x7fbb3d913ac0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.gpio.gpio object at 0x7fbb3d9416d0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941610> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d9411f0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d9418e0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d9417c0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941970> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941880> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7fbb3d941040> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7fbb3d9416a0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7fbb3d9418b0> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7fbb3d941850> to procreate
DEBUG - 2023-07-20 23:33:37,759 - jasper.toolflow - Inviting block <yellow_blocks.snap_adc.snap_adc object at 0x7fbb3d941910> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7fbb3d941a60> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941340> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941af0> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7fbb3d941ca0> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941b50> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941730> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7fbb3d941cd0> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941eb0> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3dd0ceb0> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941940> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d941370> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7fbb3d941400> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7fbb3d985370> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.ip.ip object at 0x7fbaeca420d0> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.snap.snap object at 0x7fbaeca38f70> to procreate
WARNING - 2023-07-20 23:33:37,760 - jasper.yellowblock - <yellow_blocks.sys_block.sys_block object at 0x7fbb3d985310> doesn't have an attribute 'fullpath'
WARNING - 2023-07-20 23:33:37,760 - jasper.yellowblock - <yellow_blocks.spi_wb_bridge.spi_wb_bridge object at 0x7fbaeca1ac40> doesn't have an attribute 'fullpath'
WARNING - 2023-07-20 23:33:37,760 - jasper.yellowblock - <yellow_blocks.xadc.xadc object at 0x7fbaeca1af40> doesn't have an attribute 'fullpath'
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.lmx2581.lmx2581 object at 0x7fbb3d9850a0> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg_sync.sw_reg_sync object at 0x7fbb3d985400> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.sys_block.sys_block object at 0x7fbb3d985310> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.spi_wb_bridge.spi_wb_bridge object at 0x7fbaeca1ac40> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - Inviting block <yellow_blocks.xadc.xadc object at 0x7fbaeca1af40> to procreate
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - SNAP requires adc0_clk
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - SNAP requires adc0_clk90
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - SNAP requires adc0_clk180
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - SNAP requires adc0_clk270
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - snap_adc requires HAD1511_0
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - snap_adc requires HAD1511_1
DEBUG - 2023-07-20 23:33:37,760 - jasper.toolflow - snap_adc requires HAD1511_2
DEBUG - 2023-07-20 23:33:37,761 - jasper.toolflow - lmx2581 requires lmx2581
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Initializing second-layer dictionairies for: default
INFO - 2023-07-20 23:33:37,763 - jasper.toolflow - instantiating user peripherals
INFO - 2023-07-20 23:33:37,763 - jasper.toolflow - top: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/top.v
DEBUG - 2023-07-20 23:33:37,763 - jasper.toolflow - modifying top for obj SNAP
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Initializing second-layer dictionairies for: xsg: SNAP
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Signal "sys_clk" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Signal "user_clk" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Signal "user_clk90" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Signal "user_clk180" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Signal "user_clk270" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Signal "sys_clk" already exists
DEBUG - 2023-07-20 23:33:37,763 - jasper.toolflow - modifying top for obj acc_cnt
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: acc_cnt
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,763 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.toolflow - modifying top for obj acc_len
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: acc_len
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.toolflow - modifying top for obj cnt_rst
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: cnt_rst
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,764 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.toolflow - modifying top for obj clip_count
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: four_bit_quant/clip_count
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.toolflow - modifying top for obj coeffs
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Initializing second-layer dictionairies for: bram: four_bit_quant/coeffs
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.toolflow - modifying top for obj gbe_output_dest_ip
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: gbe_output_dest_ip
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,765 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,766 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.toolflow - modifying top for obj gbe_output_dest_port
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: gbe_output_dest_port
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.toolflow - modifying top for obj gbe_output_en
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: gbe_output_en
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,769 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.toolflow - modifying top for obj gbe_output_one_gbe
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Initializing second-layer dictionairies for: onegbe: gbe_output_one_gbe
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Parameter "LOCAL_ENABLE" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Parameter "LOCAL_MAC" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Parameter "LOCAL_IP" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Parameter "LOCAL_PORT" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Parameter "LOCAL_GATEWAY" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Parameter "CPU_PROMISCUOUS" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Parameter "DIS_CPU_TX" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Parameter "DIS_CPU_RX" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_clk" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_tx_data" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_tx_data" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_tx_dvld" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_tx_dvld" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_tx_eof" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_tx_eof" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_tx_destip" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_tx_destip" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_tx_destport" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_tx_destport" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_tx_afull" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_tx_afull" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_tx_overflow" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_tx_overflow" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_tx_rst" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_tx_rst" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_rx_data" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_rx_data" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_rx_dvld" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_rx_dvld" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_rx_eof" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_rx_eof" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_rx_srcip" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_rx_srcip" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_rx_srcport" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_rx_srcport" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_rx_badframe" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_rx_badframe" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_rx_overrun" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_rx_overrun" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_rx_ack" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_rx_ack" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_rx_rst" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_rx_rst" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_dbg_data" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_dbg_data" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "app_dbg_dvld" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "app_dbg_dvld" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_tx_clk" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_tx_clk" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_tx_rst" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_tx_rst" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_tx_data" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_tx_data" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_tx_dvld" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_tx_dvld" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_tx_ack" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_tx_ack" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_rx_clk" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_rx_clk" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_rx_rst" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_rx_rst" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_rx_data" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_rx_data" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_rx_dvld" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_rx_dvld" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_rx_goodframe" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_rx_goodframe" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_rx_badframe" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog -   Port "mac_rx_badframe" is new
DEBUG - 2023-07-20 23:33:37,770 - jasper.verilog - Attempting to add port "mac_syncacquired" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "mac_syncacquired" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "phy_status" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "phy_status" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Parameter "MAX_FRAME_SIZE_STANDARD" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Parameter "MAX_FRAME_SIZE_JUMBO" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "reset" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "reset" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "tx_clk" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "tx_clk" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "rx_clk" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "rx_clk" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "conf_tx_en" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "conf_tx_en" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "conf_rx_en" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "conf_rx_en" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "conf_tx_no_gen_crc" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "conf_tx_no_gen_crc" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "conf_rx_no_chk_crc" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "conf_rx_no_chk_crc" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "conf_tx_jumbo_en" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "conf_tx_jumbo_en" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "conf_rx_jumbo_en" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "conf_rx_jumbo_en" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "mac_tx_data" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "mac_tx_data" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "mac_tx_dvld" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "mac_tx_dvld" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "mac_tx_ack" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "mac_tx_ack" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "mac_tx_underrun" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "mac_tx_underrun" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "mac_rx_data" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "mac_rx_data" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "mac_rx_dvld" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "mac_rx_dvld" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "mac_rx_goodframe" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "mac_rx_goodframe" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "mac_rx_badframe" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "mac_rx_badframe" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "gmii_tx_data" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "gmii_tx_data" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "gmii_tx_en" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "gmii_tx_en" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "gmii_tx_er" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "gmii_tx_er" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "gmii_rx_data" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "gmii_rx_data" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "gmii_rx_dvld" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "gmii_rx_dvld" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "gmii_rx_er" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog -   Port "gmii_rx_er" is new
DEBUG - 2023-07-20 23:33:37,771 - jasper.verilog - Attempting to add port "gmii_col" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gmii_col" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gmii_crs" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gmii_crs" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gtrefclk_p" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gtrefclk_p" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gtrefclk_n" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gtrefclk_n" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gtrefclk_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gtrefclk_out" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "txn" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "txn" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "txp" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "txp" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "rxn" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "rxn" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "rxp" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "rxp" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "independent_clock_bufg" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "independent_clock_bufg" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "userclk_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "userclk_out" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "userclk2_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "userclk2_out" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "rxuserclk_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "rxuserclk_out" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "rxuserclk2_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "rxuserclk2_out" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "resetdone" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "resetdone" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "pma_reset_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "pma_reset_out" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "mmcm_locked_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "mmcm_locked_out" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "sgmii_clk_r" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "sgmii_clk_r" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "sgmii_clk_f" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "sgmii_clk_f" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "sgmii_clk_en" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "sgmii_clk_en" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gmii_txd" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gmii_txd" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gmii_tx_en" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gmii_tx_en" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gmii_tx_er" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gmii_tx_er" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gmii_rxd" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gmii_rxd" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gmii_rx_dv" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gmii_rx_dv" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gmii_rx_er" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gmii_rx_er" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gmii_isolate" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gmii_isolate" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "configuration_vector" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "configuration_vector" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "speed_is_10_100" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "speed_is_10_100" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "speed_is_100" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "speed_is_100" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "status_vector" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "status_vector" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "reset" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "reset" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "signal_detect" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "signal_detect" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gt0_qplloutclk_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gt0_qplloutclk_out" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "gt0_qplloutrefclk_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "gt0_qplloutrefclk_out" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable" is new
DEBUG - 2023-07-20 23:33:37,772 - jasper.toolflow - modifying top for obj gbe_output_rst
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: gbe_output_rst
DEBUG - 2023-07-20 23:33:37,772 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.toolflow - modifying top for obj gbe_output_tx_of_cnt
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: gbe_output_tx_of_cnt
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.toolflow - modifying top for obj led0_sync
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Initializing second-layer dictionairies for: gpio: led0_sync
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Parameter "CLK_PHASE" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "clk" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "clk90" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "clk90" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "gateway" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "gateway" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Parameter "USE_DELAY" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Parameter "WIDTH" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Parameter "DDR" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Parameter "REG_IOB" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog - Attempting to add port "io_pad" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,773 - jasper.verilog -   Port "io_pad" is new
DEBUG - 2023-07-20 23:33:37,773 - jasper.toolflow - modifying top for obj led1_new_acc
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Initializing second-layer dictionairies for: gpio: led1_new_acc
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Parameter "CLK_PHASE" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "clk" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "clk90" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "clk90" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "gateway" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "gateway" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Parameter "USE_DELAY" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Parameter "WIDTH" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Parameter "DDR" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Parameter "REG_IOB" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "io_pad" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "io_pad" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.toolflow - modifying top for obj bytes_per_spec
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: output_ctrl/bytes_per_spec
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.toolflow - modifying top for obj spec_per_pkt
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: output_ctrl/spec_per_pkt
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,774 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.toolflow - modifying top for obj output_mux_sel
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: output_mux_sel
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.toolflow - modifying top for obj output_rst
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: output_rst
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.toolflow - modifying top for obj fft_of
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: pfb/fft_of
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,775 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.toolflow - modifying top for obj fft_shift
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: pfb/fft_shift
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.toolflow - modifying top for obj pol00
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Initializing second-layer dictionairies for: bram: pol00
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,776 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.toolflow - modifying top for obj pol01i
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Initializing second-layer dictionairies for: bram: pol01i
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.toolflow - modifying top for obj pol01r
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Initializing second-layer dictionairies for: bram: pol01r
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,777 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.toolflow - modifying top for obj pol11
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Initializing second-layer dictionairies for: bram: pol11
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.toolflow - modifying top for obj snap_adc
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Initializing second-layer dictionairies for: snap_adc: snap_adc
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "G_NUM_CLOCKS" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "G_ZDOK_REV" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "G_NUM_UNITS" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "ADC_RESOLUTION" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Parameter "ADC_DATA_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "a1" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "a1" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "a2" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "a2" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "a3" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "a3" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "a4" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "a4" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "b1" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "b1" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "b2" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "b2" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "b3" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "b3" is new
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog - Attempting to add port "b4" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,778 - jasper.verilog -   Port "b4" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "c1" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "c1" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "c2" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "c2" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "c3" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "c3" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "c4" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "c4" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "fabric_clk" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "fabric_clk" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "fabric_clk_90" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "fabric_clk_90" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "fabric_clk_180" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "fabric_clk_180" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "fabric_clk_270" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "fabric_clk_270" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "reset" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "reset" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "iserdes_bitslip" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "iserdes_bitslip" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "delay_rst" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "delay_rst" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "delay_tap" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "delay_tap" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "snap_req" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "snap_req" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "snap_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "snap_we" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "snap_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "snap_addr" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "locked" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "locked" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "demux_mode" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "demux_mode" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "clk_frame_p" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "clk_frame_p" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "clk_frame_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "clk_frame_n" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "clk_line_p" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "clk_line_p" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "clk_line_n" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "clk_line_n" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "ser_a_p" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "ser_a_p" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "ser_a_n" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "ser_a_n" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "ser_b_p" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "ser_b_p" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "ser_b_n" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "ser_b_n" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "clk_sel_a" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "clk_sel_a" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "clk_sel_b" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "clk_sel_b" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "adc_rst_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "adc_rst_n" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "adc_pd" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Port "adc_pd" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Parameter "G_ROACH2_REV" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Parameter "G_ZDOK_REV" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Parameter "G_NUM_UNITS" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Parameter "G_NUM_SCLK_LINES" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog -   Parameter "G_NUM_SDATA_LINES" is new
DEBUG - 2023-07-20 23:33:37,779 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn1" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc0_adc3wire_csn1" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn2" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc0_adc3wire_csn2" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn3" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc0_adc3wire_csn3" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn4" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc0_adc3wire_csn4" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc0_adc3wire_sdata" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc0_adc3wire_sdata" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc0_adc3wire_sclk" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc0_adc3wire_sclk" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn1" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc1_adc3wire_csn1" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn2" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc1_adc3wire_csn2" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn3" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc1_adc3wire_csn3" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn4" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc1_adc3wire_csn4" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc1_adc3wire_sdata" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc1_adc3wire_sdata" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc1_adc3wire_sclk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc1_adc3wire_sclk" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc16_reset" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc16_reset" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc16_iserdes_bitslip" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc16_iserdes_bitslip" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc16_delay_rst" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc16_delay_rst" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc16_delay_tap" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc16_delay_tap" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc16_snap_req" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc16_snap_req" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc16_locked" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc16_locked" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "adc16_demux_mode" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "adc16_demux_mode" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,780 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "user_din" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "user_dout" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,781 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_din" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_dout" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_din" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "user_dout" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.toolflow - modifying top for obj bram
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Initializing second-layer dictionairies for: bram: snapshot_adc0/bram
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,782 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.toolflow - modifying top for obj ctrl
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: snapshot_adc0/ctrl
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.toolflow - modifying top for obj status
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: snapshot_adc0/status
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-07-20 23:33:37,783 - jasper.toolflow - modifying top for obj bram
DEBUG - 2023-07-20 23:33:37,783 - jasper.verilog - Initializing second-layer dictionairies for: bram: snapshot_adc3/bram
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.toolflow - modifying top for obj ctrl
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: snapshot_adc3/ctrl
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.toolflow - modifying top for obj status
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: snapshot_adc3/status
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,784 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.toolflow - modifying top for obj bram
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Initializing second-layer dictionairies for: bram: snapshot_one_bit/bram
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.toolflow - modifying top for obj ctrl
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: snapshot_one_bit/ctrl
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,785 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.toolflow - modifying top for obj status
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: snapshot_one_bit/status
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.toolflow - modifying top for obj sw_sync
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: sw_sync
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,786 - jasper.toolflow - modifying top for obj sync_cnt
DEBUG - 2023-07-20 23:33:37,786 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: sync_cnt
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.toolflow - modifying top for obj tvg
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Initializing second-layer dictionairies for: bram: tvg0/tvg
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.toolflow - modifying top for obj tvg0_en
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: tvg0_en
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,787 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.toolflow - modifying top for obj sysgen_ip
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Initializing second-layer dictionairies for: ip: sysgen_ip
DEBUG - 2023-07-20 23:33:37,788 - jasper.toolflow - modifying top for obj SNAP
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Initializing second-layer dictionairies for: snap: SNAP
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "sys_clk_buf_n" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "sys_clk_buf_n" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "sys_clk_buf_p" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "sys_clk_buf_p" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "sys_clk0" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "sys_clk0" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "sys_clk180" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "sys_clk180" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "sys_clk270" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "sys_clk270" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "clk_200" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "clk_200" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "sys_rst" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "sys_rst" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "idelay_rdy" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "idelay_rdy" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Signal "sys_clk90" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.toolflow - modifying top for obj lmx2581
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Initializing second-layer dictionairies for: lmx2581: lmx2581_from
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "lmx_clk" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "lmx_clk" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "lmx_data" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "lmx_data" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "lmx_le" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "lmx_le" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "lmx_ce" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "lmx_ce" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "lmx_be" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "lmx_be" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "lmx_muxout" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "lmx_muxout" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,788 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.toolflow - modifying top for obj adc16_use_synth
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg_sync: adc16_use_synth
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.toolflow - modifying top for obj sys_block0
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Initializing second-layer dictionairies for: sys_block: sys_block0
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Parameter "BOARD_ID" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Parameter "REV_MAJ" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Parameter "REV_MIN" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Parameter "REV_RCS" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.toolflow - modifying top for obj spi_wb_bridge0
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Initializing second-layer dictionairies for: spi_wb_bridge: spi_wb_bridge0
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Parameter "LITTLE_ENDIAN" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,789 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wbm_cyc_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wbm_cyc_o" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wbm_stb_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wbm_stb_o" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wbm_we_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wbm_we_o" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wbm_sel_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wbm_sel_o" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wbm_adr_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wbm_adr_o" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wbm_dat_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wbm_dat_o" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wbm_dat_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wbm_dat_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wbm_ack_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wbm_ack_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wbm_err_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wbm_err_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "cs_n" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "cs_n" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "sclk" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "sclk" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "mosi" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "mosi" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "miso" (parent sig: True, parent port: True)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "miso" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "new_cmd_stb" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "new_cmd_stb" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.toolflow - modifying top for obj xadc0
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Initializing second-layer dictionairies for: xadc: xadc0
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "wb_err_o" is new
INFO - 2023-07-20 23:33:37,790 - jasper.toolflow - instantiating user_ip
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Initializing second-layer dictionairies for: usermodule: reconstruct_albatros_dual_15_ip
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "clk" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_acc_len_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "reconstruct_albatros_dual_15_acc_len_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_cnt_rst_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "reconstruct_albatros_dual_15_cnt_rst_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_out" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_dest_ip_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_dest_ip_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_dest_port_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_dest_port_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_en_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_en_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_data" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,790 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_data" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_dvld" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_dvld" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_badframe" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_badframe" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_data" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_data" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_dvld" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_dvld" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_eof" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_eof" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_overrun" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_overrun" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcip" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcip" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcport" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcport" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_afull" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_afull" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_overflow" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_overflow" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_rst_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_rst_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_output_ctrl_bytes_per_spec_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_output_ctrl_bytes_per_spec_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_output_ctrl_spec_per_pkt_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_output_ctrl_spec_per_pkt_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_output_mux_sel_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_output_mux_sel_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_output_rst_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_output_rst_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pfb_fft_shift_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pfb_fft_shift_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol00_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol00_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol01i_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol01i_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol01r_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol01r_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol11_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol11_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_a1" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_a1" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_a2" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_a2" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_a3" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_a3" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_a4" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_a4" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_b1" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_b1" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_b2" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_b2" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_b3" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_b3" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_b4" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_b4" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_c1" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_c1" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_c2" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_c2" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_c3" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_c3" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snap_adc_c4" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snap_adc_c4" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc0_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc0_bram_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc0_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc0_ctrl_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc3_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc3_bram_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc3_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc3_ctrl_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_one_bit_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_one_bit_ctrl_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_sw_sync_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,791 - jasper.verilog -   Port "reconstruct_albatros_dual_15_sw_sync_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_tvg0_tvg_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_tvg0_tvg_data_out" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_tvg0_en_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_tvg0_en_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_acc_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_acc_cnt_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_four_bit_quant_clip_count_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_four_bit_quant_clip_count_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_four_bit_quant_coeffs_addr" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_four_bit_quant_coeffs_addr" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_four_bit_quant_coeffs_we" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_four_bit_quant_coeffs_we" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_ack" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_ack" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_rst" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_rst" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_data" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_data" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destip" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destip" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destport" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destport" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_dvld" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_dvld" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_eof" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_eof" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_rst" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_rst" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_tx_of_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_tx_of_cnt_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_led0_sync_gateway" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_led0_sync_gateway" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_led1_new_acc_gateway" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_led1_new_acc_gateway" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pfb_fft_of_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pfb_fft_of_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol00_addr" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol00_addr" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol00_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol00_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol00_we" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol00_we" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol01i_addr" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol01i_addr" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol01i_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol01i_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol01i_we" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol01i_we" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol01r_addr" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol01r_addr" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol01r_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol01r_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol01r_we" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol01r_we" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol11_addr" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol11_addr" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol11_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol11_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_pol11_we" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_pol11_we" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc0_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc0_bram_addr" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc0_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc0_bram_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc0_bram_we" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc0_bram_we" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc0_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc0_status_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc3_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc3_bram_addr" is new
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc3_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,792 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc3_bram_data_in" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc3_bram_we" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc3_bram_we" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_adc3_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_adc3_status_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_one_bit_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_one_bit_bram_addr" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_in" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_one_bit_bram_we" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_one_bit_bram_we" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_snapshot_one_bit_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_snapshot_one_bit_status_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_sync_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_sync_cnt_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_tvg0_tvg_addr" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_tvg0_tvg_addr" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_tvg0_tvg_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_tvg0_tvg_data_in" is new
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_tvg0_tvg_we" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "reconstruct_albatros_dual_15_tvg0_tvg_we" is new
INFO - 2023-07-20 23:33:37,793 - jasper.toolflow - Finalizing top-level design
INFO - 2023-07-20 23:33:37,793 - jasper.toolflow - regenerating top
DEBUG - 2023-07-20 23:33:37,793 - jasper.toolflow - Looking for a max_devices_per_arbiter spec
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance gpio_simulink2ext
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance gpio_simulink2ext
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance lmx2581_controller
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance gbe_udp
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance gig_eth_mac
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance gig_ethernet_pcs_pma_sgmii
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance snap_infrastructure
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance adc16_interface
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_adc16_controller
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance spi_wb_bridge
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink_sync
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance sys_block
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance xadc
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance reconstruct_albatros_dual_15_ip
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Assigning interface 0 (four_bit_quant_coeffs)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,793 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Assigning interface 0 (pol00)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Assigning interface 0 (pol01i)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Assigning interface 0 (pol01r)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,794 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Assigning interface 0 (pol11)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Assigning interface 0 (snapshot_adc0_bram)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Assigning interface 0 (snapshot_adc3_bram)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,795 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Assigning interface 0 (snapshot_one_bit_bram)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Assigning interface 0 (tvg0_tvg)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Looking for WB slaves for instance gpio_simulink2ext
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Looking for WB slaves for instance gpio_simulink2ext
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Looking for WB slaves for instance lmx2581_controller
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Assigning interface 0 (lmx_ctrl)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Found new WB slave for instance lmx2581_controller
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Looking for WB slaves for instance gbe_udp
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Assigning interface 0 (gbe_output_one_gbe)
DEBUG - 2023-07-20 23:33:37,796 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Found new WB slave for instance gbe_udp
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Looking for WB slaves for instance gig_eth_mac
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Looking for WB slaves for instance gig_ethernet_pcs_pma_sgmii
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Looking for WB slaves for instance snap_infrastructure
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Looking for WB slaves for instance adc16_interface
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Looking for WB slaves for instance wb_adc16_controller
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Assigning interface 0 (adc16_controller)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Found new WB slave for instance wb_adc16_controller
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Assigning interface 0 (adc16_wb_ram0)
DEBUG - 2023-07-20 23:33:37,797 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Assigning interface 0 (adc16_wb_ram1)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Assigning interface 0 (adc16_wb_ram2)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,798 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Looking for WB slaves for instance spi_wb_bridge
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Assigning interface 0 (acc_cnt)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Assigning interface 0 (acc_len)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,799 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Assigning interface 0 (cnt_rst)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Assigning interface 0 (four_bit_quant_clip_count)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Assigning interface 0 (gbe_output_dest_ip)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Assigning interface 0 (gbe_output_dest_port)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,800 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Assigning interface 0 (gbe_output_en)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Assigning interface 0 (gbe_output_rst)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Assigning interface 0 (gbe_output_tx_of_cnt)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,801 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Assigning interface 0 (output_ctrl_bytes_per_spec)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Assigning interface 0 (output_ctrl_spec_per_pkt)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Assigning interface 0 (output_mux_sel)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Assigning interface 0 (output_rst)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,802 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Assigning interface 0 (pfb_fft_of)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Assigning interface 0 (pfb_fft_shift)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Assigning interface 0 (snapshot_adc0_ctrl)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,803 - jasper.verilog - Assigning interface 0 (snapshot_adc0_status)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Assigning interface 0 (snapshot_adc3_ctrl)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Assigning interface 0 (snapshot_adc3_status)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Assigning interface 0 (snapshot_one_bit_ctrl)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,804 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Assigning interface 0 (snapshot_one_bit_status)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Assigning interface 0 (sw_sync)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Assigning interface 0 (sync_cnt)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,805 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Assigning interface 0 (tvg0_en)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink_sync
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Assigning interface 0 (adc16_use_synth)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink_sync
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Looking for WB slaves for instance sys_block
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Assigning interface 0 (sys)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Found new WB slave for instance sys_block
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Looking for WB slaves for instance xadc
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Assigning interface 0 (xadc)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-07-20 23:33:37,806 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog - Found new WB slave for instance xadc
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog - Looking for WB slaves for instance reconstruct_albatros_dual_15_ip
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_FOUR_BIT_QUANT_COEFFS_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_POL00_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_POL01I_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_POL01R_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_POL11_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SNAPSHOT_ADC0_BRAM_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SNAPSHOT_ADC3_BRAM_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SNAPSHOT_ONE_BIT_BRAM_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_TVG0_TVG_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "LMX2581_CONTROLLER_INST_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_GBE_OUTPUT_ONE_GBE_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "WB_ADC16_CONTROLLER_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "ADC16_WB_RAM0_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "ADC16_WB_RAM1_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "ADC16_WB_RAM2_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_ACC_CNT_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_ACC_LEN_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_CNT_RST_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_FOUR_BIT_QUANT_CLIP_COUNT_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_GBE_OUTPUT_DEST_IP_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_GBE_OUTPUT_DEST_PORT_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_GBE_OUTPUT_EN_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_GBE_OUTPUT_RST_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_GBE_OUTPUT_TX_OF_CNT_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_OUTPUT_CTRL_BYTES_PER_SPEC_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_OUTPUT_CTRL_SPEC_PER_PKT_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_OUTPUT_MUX_SEL_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_OUTPUT_RST_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_PFB_FFT_OF_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_PFB_FFT_SHIFT_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SNAPSHOT_ADC0_CTRL_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SNAPSHOT_ADC0_STATUS_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SNAPSHOT_ADC3_CTRL_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SNAPSHOT_ADC3_STATUS_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SNAPSHOT_ONE_BIT_CTRL_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SNAPSHOT_ONE_BIT_STATUS_WBID0" is new
DEBUG - 2023-07-20 23:33:37,807 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SW_SYNC_WBID0" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_SYNC_CNT_WBID0" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Local Parameter "RECONSTRUCT_ALBATROS_DUAL_15_TVG0_EN_WBID0" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Local Parameter "SNAP_ADC_ADC16_USE_SYNTH_WBID0" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Local Parameter "SYS_BLOCK_INST_WBID0" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Local Parameter "XADC_INST_WBID0" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Local Parameter "N_WB_SLAVES" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Parameter "N_SLAVES" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Parameter "SLAVE_ADDR" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Parameter "SLAVE_HIGH" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Parameter "TIMEOUT" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbm_cyc_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbm_cyc_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbm_stb_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbm_stb_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbm_we_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbm_we_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbm_sel_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbm_sel_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbm_adr_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbm_adr_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbm_dat_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbm_dat_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbm_dat_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbm_dat_o" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbm_ack_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbm_ack_o" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbm_err_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbm_err_o" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbs_cyc_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbs_cyc_o" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbs_stb_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbs_stb_o" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbs_we_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbs_we_o" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbs_sel_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbs_sel_o" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbs_adr_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbs_adr_o" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbs_dat_o" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbs_dat_o" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbs_dat_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbs_dat_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbs_ack_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbs_ack_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Attempting to add port "wbs_err_i" (parent sig: True, parent port: False)
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Port "wbs_err_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Signal "wb_clk_i" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Local Parameter "SLAVE_ADDR" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Local Parameter "SLAVE_HIGH" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_four_bit_quant_coeffs
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Adding instance port user_addr as signal reconstruct_albatros_dual_15_four_bit_quant_coeffs_addr to top
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_four_bit_quant_coeffs_addr" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Adding instance port user_din as signal reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_in to top
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_in" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Adding instance port user_we as signal reconstruct_albatros_dual_15_four_bit_quant_coeffs_we to top
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_four_bit_quant_coeffs_we" is new
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Adding instance port user_dout as signal reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_out to top
DEBUG - 2023-07-20 23:33:37,808 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_out" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_pol00
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_addr as signal reconstruct_albatros_dual_15_pol00_addr to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol00_addr" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_din as signal reconstruct_albatros_dual_15_pol00_data_in to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol00_data_in" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_we as signal reconstruct_albatros_dual_15_pol00_we to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol00_we" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_dout as signal reconstruct_albatros_dual_15_pol00_data_out to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol00_data_out" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_pol01i
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_addr as signal reconstruct_albatros_dual_15_pol01i_addr to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol01i_addr" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_din as signal reconstruct_albatros_dual_15_pol01i_data_in to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol01i_data_in" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_we as signal reconstruct_albatros_dual_15_pol01i_we to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol01i_we" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_dout as signal reconstruct_albatros_dual_15_pol01i_data_out to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol01i_data_out" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_pol01r
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_addr as signal reconstruct_albatros_dual_15_pol01r_addr to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol01r_addr" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_din as signal reconstruct_albatros_dual_15_pol01r_data_in to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol01r_data_in" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_we as signal reconstruct_albatros_dual_15_pol01r_we to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol01r_we" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_dout as signal reconstruct_albatros_dual_15_pol01r_data_out to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol01r_data_out" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_pol11
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_addr as signal reconstruct_albatros_dual_15_pol11_addr to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol11_addr" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_din as signal reconstruct_albatros_dual_15_pol11_data_in to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol11_data_in" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_we as signal reconstruct_albatros_dual_15_pol11_we to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol11_we" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_dout as signal reconstruct_albatros_dual_15_pol11_data_out to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pol11_data_out" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snapshot_adc0_bram
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_addr as signal reconstruct_albatros_dual_15_snapshot_adc0_bram_addr to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc0_bram_addr" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_din as signal reconstruct_albatros_dual_15_snapshot_adc0_bram_data_in to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc0_bram_data_in" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_we as signal reconstruct_albatros_dual_15_snapshot_adc0_bram_we to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc0_bram_we" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_dout as signal reconstruct_albatros_dual_15_snapshot_adc0_bram_data_out to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc0_bram_data_out" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snapshot_adc3_bram
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_addr as signal reconstruct_albatros_dual_15_snapshot_adc3_bram_addr to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc3_bram_addr" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_din as signal reconstruct_albatros_dual_15_snapshot_adc3_bram_data_in to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc3_bram_data_in" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_we as signal reconstruct_albatros_dual_15_snapshot_adc3_bram_we to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc3_bram_we" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_dout as signal reconstruct_albatros_dual_15_snapshot_adc3_bram_data_out to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc3_bram_data_out" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snapshot_one_bit_bram
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_addr as signal reconstruct_albatros_dual_15_snapshot_one_bit_bram_addr to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_one_bit_bram_addr" is new
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Adding instance port user_din as signal reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_in to top
DEBUG - 2023-07-20 23:33:37,809 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_in" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port user_we as signal reconstruct_albatros_dual_15_snapshot_one_bit_bram_we to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_one_bit_bram_we" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port user_dout as signal reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_out to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_out" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_tvg0_tvg
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port user_addr as signal reconstruct_albatros_dual_15_tvg0_tvg_addr to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_tvg0_tvg_addr" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port user_din as signal reconstruct_albatros_dual_15_tvg0_tvg_data_in to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_tvg0_tvg_data_in" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port user_we as signal reconstruct_albatros_dual_15_tvg0_tvg_we to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_tvg0_tvg_we" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port user_dout as signal reconstruct_albatros_dual_15_tvg0_tvg_data_out to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_tvg0_tvg_data_out" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_led0_sync
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port gateway as signal reconstruct_albatros_dual_15_led0_sync_gateway to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_led0_sync_gateway" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Attempting to add port "gpio_led_0_0_ext" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Port "gpio_led_0_0_ext" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_led1_new_acc
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port gateway as signal reconstruct_albatros_dual_15_led1_new_acc_gateway to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_led1_new_acc_gateway" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Attempting to add port "gpio_led_1_1_ext" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Port "gpio_led_1_1_ext" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Instantiating child ports for lmx2581_controller_inst
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port lmx_clk to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Attempting to add port "lmx_clk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Port "lmx_clk" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port lmx_data to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Attempting to add port "lmx_data" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Port "lmx_data" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port lmx_le to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Attempting to add port "lmx_le" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Port "lmx_le" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port lmx_ce to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Attempting to add port "lmx_ce" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Port "lmx_ce" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port lmx_be to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Attempting to add port "lmx_be" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Port "lmx_be" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port lmx_muxout to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Attempting to add port "lmx_muxout" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Port "lmx_muxout" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_gbe_output_one_gbe
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port app_tx_data as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_data to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_data" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port app_tx_dvld as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_dvld to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_dvld" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port app_tx_eof as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_eof to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_eof" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port app_tx_destip as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destip to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destip" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port app_tx_destport as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destport to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destport" is new
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Adding instance port app_tx_afull as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_afull to top
DEBUG - 2023-07-20 23:33:37,810 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_afull" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_tx_overflow as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_overflow to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_overflow" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_tx_rst as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_rst to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_rst" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_rx_data as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_data to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_data" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_rx_dvld as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_dvld to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_dvld" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_rx_eof as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_eof to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_eof" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_rx_srcip as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcip to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcip" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_rx_srcport as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcport to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcport" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_rx_badframe as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_badframe to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_badframe" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_rx_overrun as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_overrun to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_overrun" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_rx_ack as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_ack to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_ack" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_rx_rst as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_rst to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_rst" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_dbg_data as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_data to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_data" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port app_dbg_dvld as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_dvld to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_dvld" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_tx_clk as signal gbe_userclk2_out to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "gbe_userclk2_out" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_tx_rst as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_rst to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_rst" already exists
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_tx_data as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_data to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_data" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_tx_dvld as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_dvld to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_dvld" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_tx_ack as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_ack to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_ack" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_rx_clk as signal gbe_userclk2_out to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "gbe_userclk2_out" already exists
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_rx_rst as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_rst to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_rst" already exists
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_rx_data as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_data to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_data" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_rx_dvld as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_dvld to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_dvld" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_rx_goodframe as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_goodframe to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_goodframe" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_rx_badframe as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_badframe to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_badframe" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_syncacquired as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_syncacquired to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_syncacquired" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port phy_status as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_phy_status to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_phy_status" is new
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_gbe_output_one_gbe_mac
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port tx_clk as signal gbe_userclk2_out to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "gbe_userclk2_out" already exists
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port rx_clk as signal gbe_userclk2_out to top
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Signal "gbe_userclk2_out" already exists
DEBUG - 2023-07-20 23:33:37,811 - jasper.verilog -   Adding instance port mac_tx_data as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_data to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_data" already exists
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port mac_tx_dvld as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_dvld to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_dvld" already exists
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port mac_tx_ack as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_ack to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_ack" already exists
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port mac_rx_data as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_data to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_data" already exists
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port mac_rx_dvld as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_dvld to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_dvld" already exists
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port mac_rx_goodframe as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_goodframe to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_goodframe" already exists
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port mac_rx_badframe as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_badframe to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_badframe" already exists
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port gmii_tx_data as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_data to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_data" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port gmii_tx_en as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_en to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_en" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port gmii_tx_er as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_er to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_er" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port gmii_rx_data as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_data to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_data" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port gmii_rx_dvld as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_dvld to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_dvld" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port gmii_rx_er as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_er to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_er" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port gtrefclk_p to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port gtrefclk_n to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port gtrefclk_out as signal gbe_mgt_clk to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "gbe_mgt_clk" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port txn to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port txp to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port rxn to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port rxp to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog - Attempting to add port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Port "reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port independent_clock_bufg as signal clk_200 to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "clk_200" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port userclk_out as signal gbe_userclk_out to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "gbe_userclk_out" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port userclk2_out as signal gbe_userclk2_out to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "gbe_userclk2_out" already exists
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port rxuserclk_out as signal gbe_rxuserclk_out to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "gbe_rxuserclk_out" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port rxuserclk2_out as signal gbe_rxuserclk2_out to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "gbe_rxuserclk2_out" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port resetdone as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_reset_done to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_reset_done" is new
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Adding instance port mmcm_locked_out as signal gbe_mmcm_locked_out to top
DEBUG - 2023-07-20 23:33:37,812 - jasper.verilog -   Signal "gbe_mmcm_locked_out" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port gmii_txd as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_data to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_data" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port gmii_tx_en as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_en to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_en" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port gmii_tx_er as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_er to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_er" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port gmii_rxd as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_data to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_data" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port gmii_rx_dv as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_dvld to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_dvld" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port gmii_rx_er as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_er to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_er" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port status_vector as signal reconstruct_albatros_dual_15_gbe_output_one_gbe_phy_status to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_one_gbe_phy_status" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port reset as signal sys_rst to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "sys_rst" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port gt0_qplloutclk_out as signal gbe_gt0_qplloutclk_out to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "gbe_gt0_qplloutclk_out" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port gt0_qplloutrefclk_out as signal gbe_gt0_qplloutrefclk_out to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "gbe_gt0_qplloutrefclk_out" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog - Instantiating child ports for snap_infrastructure_inst
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port sys_clk_buf_n to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog - Attempting to add port "sys_clk_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Port "sys_clk_n" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port sys_clk_buf_p to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog - Attempting to add port "sys_clk_p" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Port "sys_clk_p" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port sys_clk0 as signal sys_clk    to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "sys_clk" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port sys_clk180 as signal sys_clk180 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "sys_clk180" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port sys_clk270 as signal sys_clk270 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "sys_clk270" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port clk_200 as signal clk_200    to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "clk_200" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port sys_rst as signal sys_rst    to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port idelay_rdy as signal idelay_rdy to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "idelay_rdy" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snap_adc
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port a1 as signal reconstruct_albatros_dual_15_snap_adc_a1 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_a1" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port a2 as signal reconstruct_albatros_dual_15_snap_adc_a2 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_a2" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port a3 as signal reconstruct_albatros_dual_15_snap_adc_a3 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_a3" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port a4 as signal reconstruct_albatros_dual_15_snap_adc_a4 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_a4" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port b1 as signal reconstruct_albatros_dual_15_snap_adc_b1 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_b1" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port b2 as signal reconstruct_albatros_dual_15_snap_adc_b2 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_b2" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port b3 as signal reconstruct_albatros_dual_15_snap_adc_b3 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_b3" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port b4 as signal reconstruct_albatros_dual_15_snap_adc_b4 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_b4" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port c1 as signal reconstruct_albatros_dual_15_snap_adc_c1 to top
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_c1" is new
DEBUG - 2023-07-20 23:33:37,813 - jasper.verilog -   Adding instance port c2 as signal reconstruct_albatros_dual_15_snap_adc_c2 to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_c2" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port c3 as signal reconstruct_albatros_dual_15_snap_adc_c3 to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_c3" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port c4 as signal reconstruct_albatros_dual_15_snap_adc_c4 to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snap_adc_c4" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port fabric_clk as signal adc0_clk to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc0_clk" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port fabric_clk_90 as signal adc0_clk90 to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc0_clk90" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port fabric_clk_180 as signal adc0_clk180 to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc0_clk180" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port fabric_clk_270 as signal adc0_clk270 to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc0_clk270" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port reset as signal adc16_reset to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc16_reset" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port iserdes_bitslip as signal adc16_iserdes_bitslip to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc16_iserdes_bitslip" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port delay_rst as signal adc16_delay_rst to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc16_delay_rst" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port delay_tap as signal adc16_delay_tap to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc16_delay_tap" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port snap_req as signal adc16_snap_req to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc16_snap_req" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port snap_we as signal adc16_snap_we to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc16_snap_we" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port snap_addr as signal adc16_snap_addr to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc16_snap_addr" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port locked as signal adc16_locked to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc16_locked" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port demux_mode as signal adc16_demux_mode to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Signal "adc16_demux_mode" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port clk_line_p to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Attempting to add port "adc16_clk_line_p" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Port "adc16_clk_line_p" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port clk_line_n to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Attempting to add port "adc16_clk_line_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Port "adc16_clk_line_n" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port ser_a_p to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Attempting to add port "adc16_ser_a_p" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Port "adc16_ser_a_p" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port ser_a_n to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Attempting to add port "adc16_ser_a_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Port "adc16_ser_a_n" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port ser_b_p to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Attempting to add port "adc16_ser_b_p" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Port "adc16_ser_b_p" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port ser_b_n to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Attempting to add port "adc16_ser_b_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Port "adc16_ser_b_n" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Instantiating child ports for wb_adc16_controller
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port adc0_adc3wire_csn1 to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn1" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Port "adc0_adc3wire_csn1" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port adc0_adc3wire_csn2 to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn2" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Port "adc0_adc3wire_csn2" is new
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog -   Adding instance port adc0_adc3wire_csn3 to top
DEBUG - 2023-07-20 23:33:37,814 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn3" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Port "adc0_adc3wire_csn3" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port adc0_adc3wire_sdata to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog - Attempting to add port "adc0_adc3wire_sdata" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Port "adc0_adc3wire_sdata" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port adc0_adc3wire_sclk to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog - Attempting to add port "adc0_adc3wire_sclk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Port "adc0_adc3wire_sclk" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port adc16_reset as signal adc16_reset to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_reset" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port adc16_iserdes_bitslip as signal adc16_iserdes_bitslip to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_iserdes_bitslip" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port adc16_delay_rst as signal adc16_delay_rst to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_delay_rst" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port adc16_delay_tap as signal adc16_delay_tap to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_delay_tap" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port adc16_snap_req as signal adc16_snap_req to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_snap_req" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port adc16_locked as signal adc16_locked to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_locked" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port adc16_demux_mode as signal adc16_demux_mode to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_demux_mode" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog - Instantiating child ports for adc16_wb_ram0
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port user_addr as signal adc16_snap_addr to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_snap_addr" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port user_we as signal adc16_snap_we to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_snap_we" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog - Instantiating child ports for adc16_wb_ram1
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port user_addr as signal adc16_snap_addr to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_snap_addr" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port user_we as signal adc16_snap_we to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_snap_we" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog - Instantiating child ports for adc16_wb_ram2
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port user_addr as signal adc16_snap_addr to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_snap_addr" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port user_we as signal adc16_snap_we to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "adc16_snap_we" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog - Instantiating child ports for spi_wb_bridge_inst
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wb_clk_i as signal wb_clk_i to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wb_rst_i as signal wb_rst_i to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wb_rst_i" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wbm_cyc_o as signal wbm_cyc_o to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wbm_cyc_o" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wbm_stb_o as signal wbm_stb_o to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wbm_stb_o" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wbm_we_o as signal wbm_we_o  to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wbm_we_o" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wbm_sel_o as signal wbm_sel_o to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wbm_sel_o" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wbm_adr_o as signal wbm_adr_o to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wbm_adr_o" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wbm_dat_o as signal wbm_dat_o to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wbm_dat_o" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wbm_dat_i as signal wbm_dat_i to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wbm_dat_i" is new
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Adding instance port wbm_ack_i as signal wbm_ack_i to top
DEBUG - 2023-07-20 23:33:37,815 - jasper.verilog -   Signal "wbm_ack_i" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port wbm_err_i as signal wbm_err_i to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "wbm_err_i" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port cs_n to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Attempting to add port "cs_n" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Port "cs_n" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port sclk to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Attempting to add port "sclk" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Port "sclk" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port mosi to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Attempting to add port "mosi" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Port "mosi" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port miso to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Attempting to add port "miso" (parent sig: False, parent port: False)
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Port "miso" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_acc_cnt
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_in as signal reconstruct_albatros_dual_15_acc_cnt_user_data_in to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_acc_cnt_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_acc_len
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_acc_len_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_acc_len_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_cnt_rst
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_cnt_rst_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_cnt_rst_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_four_bit_quant_clip_count
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_in as signal reconstruct_albatros_dual_15_four_bit_quant_clip_count_user_data_in to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_four_bit_quant_clip_count_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_gbe_output_dest_ip
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_gbe_output_dest_ip_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_dest_ip_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_gbe_output_dest_port
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_gbe_output_dest_port_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_dest_port_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_gbe_output_en
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_gbe_output_en_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_en_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_gbe_output_rst
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_gbe_output_rst_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_rst_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_gbe_output_tx_of_cnt
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_in as signal reconstruct_albatros_dual_15_gbe_output_tx_of_cnt_user_data_in to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_gbe_output_tx_of_cnt_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_output_ctrl_bytes_per_spec
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_output_ctrl_bytes_per_spec_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_output_ctrl_bytes_per_spec_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_output_ctrl_spec_per_pkt
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_output_ctrl_spec_per_pkt_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_output_ctrl_spec_per_pkt_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_output_mux_sel
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_output_mux_sel_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_output_mux_sel_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_output_rst
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_output_rst_user_data_out to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_output_rst_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_pfb_fft_of
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Adding instance port user_data_in as signal reconstruct_albatros_dual_15_pfb_fft_of_user_data_in to top
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pfb_fft_of_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,816 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_pfb_fft_shift
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_pfb_fft_shift_user_data_out to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_pfb_fft_shift_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snapshot_adc0_ctrl
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_snapshot_adc0_ctrl_user_data_out to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc0_ctrl_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snapshot_adc0_status
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_in as signal reconstruct_albatros_dual_15_snapshot_adc0_status_user_data_in to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc0_status_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snapshot_adc3_ctrl
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_snapshot_adc3_ctrl_user_data_out to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc3_ctrl_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snapshot_adc3_status
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_in as signal reconstruct_albatros_dual_15_snapshot_adc3_status_user_data_in to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_adc3_status_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snapshot_one_bit_ctrl
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_snapshot_one_bit_ctrl_user_data_out to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_one_bit_ctrl_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_snapshot_one_bit_status
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_in as signal reconstruct_albatros_dual_15_snapshot_one_bit_status_user_data_in to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_snapshot_one_bit_status_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_sw_sync
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_sw_sync_user_data_out to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_sw_sync_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_sync_cnt
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_in as signal reconstruct_albatros_dual_15_sync_cnt_user_data_in to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_sync_cnt_user_data_in" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_tvg0_en
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_out as signal reconstruct_albatros_dual_15_tvg0_en_user_data_out to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "reconstruct_albatros_dual_15_tvg0_en_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for snap_adc_adc16_use_synth
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port user_data_out as signal snap_adc_adc16_use_synth_user_data_out to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "snap_adc_adc16_use_synth_user_data_out" is new
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for sys_block_inst
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog - Instantiating child ports for wbs_arbiter_inst
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wb_clk_i as signal wb_clk_i to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wb_clk_i" already exists
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wb_rst_i as signal wb_rst_i to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wb_rst_i" already exists
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wbm_cyc_i as signal wbm_cyc_o to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wbm_cyc_o" already exists
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wbm_stb_i as signal wbm_stb_o to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wbm_stb_o" already exists
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wbm_we_i as signal wbm_we_o to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wbm_we_o" already exists
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wbm_sel_i as signal wbm_sel_o to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wbm_sel_o" already exists
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wbm_adr_i as signal wbm_adr_o to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wbm_adr_o" already exists
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wbm_dat_i as signal wbm_dat_o to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wbm_dat_o" already exists
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wbm_dat_o as signal wbm_dat_i to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wbm_dat_i" already exists
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Adding instance port wbm_ack_o as signal wbm_ack_i to top
DEBUG - 2023-07-20 23:33:37,817 - jasper.verilog -   Signal "wbm_ack_i" already exists
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbm_err_o as signal wbm_err_i to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbm_err_i" already exists
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbs_cyc_o as signal wbs_cyc_o to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbs_cyc_o" is new
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbs_stb_o as signal wbs_stb_o to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbs_stb_o" is new
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbs_we_o as signal wbs_we_o to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbs_we_o" is new
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbs_sel_o as signal wbs_sel_o to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbs_sel_o" is new
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbs_adr_o as signal wbs_adr_o to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbs_adr_o" is new
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbs_dat_o as signal wbs_dat_o to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbs_dat_o" is new
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbs_dat_i as signal wbs_dat_i to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbs_dat_i" is new
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbs_ack_i as signal wbs_ack_i to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbs_ack_i" is new
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Adding instance port wbs_err_i as signal wbs_err_i to top
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog -   Signal "wbs_err_i" is new
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Instantiating child ports for xadc_inst
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Instantiating child ports for reconstruct_albatros_dual_15_ip_inst
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port gpio_led_0_0_ext
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port gpio_led_1_1_ext
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port lmx_muxout
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port lmx_be
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port lmx_ce
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port lmx_clk
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port lmx_data
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port lmx_le
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port sys_clk_n
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port sys_clk_p
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc16_clk_line_n
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc16_clk_line_p
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc0_adc3wire_csn1
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc0_adc3wire_csn2
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc0_adc3wire_csn3
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc0_adc3wire_sclk
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc0_adc3wire_sdata
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc_pd
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port adc_rst_n
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port clk_sel_a
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port clk_sel_b
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port cs_n
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port mosi
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port sclk
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Generating port miso
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - i: 37 n_ports: 36
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_four_bit_quant_coeffs_addr
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_in
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_four_bit_quant_coeffs_data_out
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_four_bit_quant_coeffs_we
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol00_addr
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol00_data_in
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol00_data_out
DEBUG - 2023-07-20 23:33:37,818 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol00_we
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol01i_addr
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol01i_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol01i_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol01i_we
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol01r_addr
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol01r_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol01r_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol01r_we
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol11_addr
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol11_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol11_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pol11_we
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc0_bram_addr
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc0_bram_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc0_bram_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc0_bram_we
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc3_bram_addr
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc3_bram_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc3_bram_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc3_bram_we
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_one_bit_bram_addr
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_one_bit_bram_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_one_bit_bram_we
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_tvg0_tvg_addr
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_tvg0_tvg_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_tvg0_tvg_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_tvg0_tvg_we
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_led0_sync_gateway
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_led1_new_acc_gateway
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal clk_200
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal gbe_gt0_qplloutclk_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal gbe_gt0_qplloutrefclk_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal gbe_mgt_clk
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal gbe_mmcm_locked_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal gbe_rxuserclk2_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal gbe_rxuserclk_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal gbe_userclk2_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal gbe_userclk_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_data
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_dbg_dvld
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_ack
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_badframe
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_data
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_dvld
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_eof
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_overrun
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_rst
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcip
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_rx_srcport
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_afull
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_data
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destip
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_destport
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_dvld
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_eof
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_overflow
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_app_tx_rst
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_data
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_dvld
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_rx_er
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_data
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_en
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_gmii_tx_er
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_badframe
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_data
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_dvld
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_rx_goodframe
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_syncacquired
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_ack
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_data
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_mac_tx_dvld
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_phy_status
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_one_gbe_reset_done
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal sys_rst
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal idelay_rdy
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal sys_clk180
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal sys_clk270
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal sys_clk90
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc0_clk
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc0_clk180
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc0_clk270
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc0_clk90
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc16_delay_rst
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc16_delay_tap
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc16_demux_mode
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc16_iserdes_bitslip
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc16_locked
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc16_reset
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc16_snap_addr
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc16_snap_req
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal adc16_snap_we
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_a1
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_a2
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_a3
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_a4
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_b1
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_b2
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_b3
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_b4
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_c1
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_c2
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_c3
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snap_adc_c4
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wb_rst_i
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbm_ack_i
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbm_adr_o
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbm_cyc_o
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbm_dat_i
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbm_dat_o
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbm_err_i
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbm_sel_o
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbm_stb_o
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbm_we_o
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_acc_cnt_user_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_acc_len_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_cnt_rst_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_four_bit_quant_clip_count_user_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_dest_ip_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_dest_port_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_en_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_rst_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_gbe_output_tx_of_cnt_user_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_output_ctrl_bytes_per_spec_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_output_ctrl_spec_per_pkt_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_output_mux_sel_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_output_rst_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pfb_fft_of_user_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_pfb_fft_shift_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc0_ctrl_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc0_status_user_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc3_ctrl_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_adc3_status_user_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_one_bit_ctrl_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_snapshot_one_bit_status_user_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_sw_sync_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_sync_cnt_user_data_in
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal reconstruct_albatros_dual_15_tvg0_en_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal snap_adc_adc16_use_synth_user_data_out
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wb_clk_i
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbs_ack_i
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbs_adr_o
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbs_cyc_o
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbs_dat_i
DEBUG - 2023-07-20 23:33:37,819 - jasper.verilog - Writing verilog for signal wbs_dat_o
DEBUG - 2023-07-20 23:33:37,820 - jasper.verilog - Writing verilog for signal wbs_err_i
DEBUG - 2023-07-20 23:33:37,820 - jasper.verilog - Writing verilog for signal wbs_sel_o
DEBUG - 2023-07-20 23:33:37,820 - jasper.verilog - Writing verilog for signal wbs_stb_o
DEBUG - 2023-07-20 23:33:37,820 - jasper.verilog - Writing verilog for signal wbs_we_o
DEBUG - 2023-07-20 23:33:37,820 - jasper.verilog - Writing verilog for signal sys_clk
DEBUG - 2023-07-20 23:33:37,820 - jasper.verilog - Writing verilog for signal user_clk
DEBUG - 2023-07-20 23:33:37,820 - jasper.verilog - Writing verilog for signal user_clk180
DEBUG - 2023-07-20 23:33:37,820 - jasper.verilog - Writing verilog for signal user_clk270
DEBUG - 2023-07-20 23:33:37,820 - jasper.verilog - Writing verilog for signal user_clk90
INFO - 2023-07-20 23:33:37,820 - jasper.toolflow - Dumping pickle of top-level Verilog module
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - generating auxiliary HDL
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Generating yellow block custom hdl files
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Extracting constraints from peripherals
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block SNAP
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block acc_cnt
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block acc_len
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block cnt_rst
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block clip_count
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block coeffs
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block gbe_output_dest_ip
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block gbe_output_dest_port
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block gbe_output_en
INFO - 2023-07-20 23:33:37,821 - jasper.toolflow - Getting constraints for block gbe_output_one_gbe
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   portname: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup: mgt_tx_p
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   portname: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup: mgt_tx_n
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   portname: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup: mgt_rx_p
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   portname: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup: mgt_rx_n
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   portname: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup: eth_clk_125_p
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   portname: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup: eth_clk_125_n
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - clock signal: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - name: onegbe_clk
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - freq: 125.0
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - period: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - port_en: True
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - clock name group 1: -include_generated_clocks -of_objects [get_nets user_clk]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - clock name group 2: -include_generated_clocks -of_objects [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - clock domain relationship: asynchronous
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - clock name group 1: -include_generated_clocks -of_objects [get_nets sys_clk]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - clock name group 2: -include_generated_clocks -of_objects [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p]
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - clock domain relationship: asynchronous
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   portname: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable
DEBUG - 2023-07-20 23:33:37,821 - jasper.toolflow.constraints -   iogroup: sfp_disable
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block gbe_output_rst
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block gbe_output_tx_of_cnt
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block led0_sync
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: gpio_led_0_0_ext
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - source path: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - destination path: [get_ports {gpio_led_0_0_ext[*]}]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - source path: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - destination path: [get_ports {gpio_led_0_0_ext[*]}]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - New false path constraint
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - source path: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - destination path: [get_ports {gpio_led_0_0_ext[*]}]
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block led1_new_acc
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: gpio_led_1_1_ext
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: [1]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - source path: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - destination path: [get_ports {gpio_led_1_1_ext[*]}]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - source path: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - destination path: [get_ports {gpio_led_1_1_ext[*]}]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - New false path constraint
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - source path: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - destination path: [get_ports {gpio_led_1_1_ext[*]}]
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block bytes_per_spec
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block spec_per_pkt
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block output_mux_sel
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block output_rst
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block fft_of
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block fft_shift
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block pol00
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block pol01i
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block pol01r
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block pol11
INFO - 2023-07-20 23:33:37,822 - jasper.toolflow - Getting constraints for block snap_adc
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: adc0_adc3wire_csn1
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: adc_csn
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: adc0_adc3wire_csn2
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: adc_csn
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: 1
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: adc0_adc3wire_csn3
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: adc_csn
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: 2
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: adc0_adc3wire_sdata
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: adc_sdata
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: adc0_adc3wire_sclk
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: adc_sclk
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: adc16_clk_line_p
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: adc_lclkp
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: adc16_clk_line_n
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: adc_lclkn
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup_index: [0, 4, 8, 12]
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   portname: adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2023-07-20 23:33:37,822 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [1, 5, 9, 13]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [2, 6, 10, 14]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [3, 7, 11, 15]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [0, 4, 8, 12]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [1, 5, 9, 13]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [2, 6, 10, 14]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [3, 7, 11, 15]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [0, 4, 8, 12]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [1, 5, 9, 13]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [2, 6, 10, 14]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [3, 7, 11, 15]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: clk_sel_a
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: clk_sel_a
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: clk_sel_b
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: clk_sel_b
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc_rst_n
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc_rst_n
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   portname: adc_pd
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup: adc_pd
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - clock signal: adc16_clk_line_p
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - name: adc_clk
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - freq: 500.0
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - period: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - port_en: True
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2023-07-20 23:33:37,823 - jasper.toolflow.constraints - virtual_en: False
INFO - 2023-07-20 23:33:37,823 - jasper.toolflow - Getting constraints for block bram
INFO - 2023-07-20 23:33:37,823 - jasper.toolflow - Getting constraints for block ctrl
INFO - 2023-07-20 23:33:37,823 - jasper.toolflow - Getting constraints for block status
INFO - 2023-07-20 23:33:37,823 - jasper.toolflow - Getting constraints for block bram
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block ctrl
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block status
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block bram
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block ctrl
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block status
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block sw_sync
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block sync_cnt
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block tvg
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block tvg0_en
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block sysgen_ip
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block SNAP
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: sys_clk_n
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: sys_clk_n
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: sys_clk_p
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: sys_clk_p
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - clock signal: sys_clk_p
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - name: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - freq: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - period: 5.0
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - port_en: True
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - virtual_en: False
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block lmx2581
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: lmx_clk
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: lmx2581_clk
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: lmx_data
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: lmx2581_data
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: lmx_le
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: lmx2581_le
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: lmx_ce
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: lmx2581_ce
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: lmx_be
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: lmx2581_be
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: lmx_muxout
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: lmx2581_muxout
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block adc16_use_synth
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block sys_block0
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block spi_wb_bridge0
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: cs_n
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: cs_n
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: sclk
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: sclk
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: mosi
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: mosi
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   portname: miso
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup: miso
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints -   diff_term: None
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Getting constraints for block xadc0
INFO - 2023-07-20 23:33:37,824 - jasper.toolflow - Generating physical constraints
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - Attempting to get physical constraints for port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p on mgt_tx_p 
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - Setting pin loc: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p P2
DEBUG - 2023-07-20 23:33:37,824 - jasper.toolflow.constraints - Setting pin iostd: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n on mgt_tx_n 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n P1
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p on mgt_rx_p 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p R4
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n on mgt_rx_n 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n R3
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p on eth_clk_125_p 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p H6
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n on eth_clk_125_n 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n H5
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable on sfp_disable 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable U21
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable LVCMOS25
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port gpio_led_0_0_ext on led 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: gpio_led_0_0_ext C13
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: gpio_led_0_0_ext LVCMOS25
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: gpio_led_0_0_ext None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port gpio_led_1_1_ext on led 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: gpio_led_1_1_ext C14
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: gpio_led_1_1_ext LVCMOS25
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: gpio_led_1_1_ext None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_csn1 on adc_csn 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_csn1 AF3
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_csn1 LVCMOS18
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_csn1 None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_csn2 on adc_csn 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_csn2 AF10
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_csn2 LVCMOS18
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_csn2 None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_csn3 on adc_csn 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_csn3 V14
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_csn3 LVCMOS18
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_csn3 None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_sdata on adc_sdata 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sdata AF2
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sdata LVCMOS18
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sdata None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sdata AF9
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sdata LVCMOS18
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sdata None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sdata W14
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sdata LVCMOS18
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sdata None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_sclk on adc_sclk 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sclk M17
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sclk LVCMOS33
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sclk None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sclk L18
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sclk LVCMOS33
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sclk None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sclk K16
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sclk LVCMOS33
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sclk None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_clk_line_p on adc_lclkp 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_clk_line_p AA3
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_clk_line_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_clk_line_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_clk_line_n on adc_lclkn 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_clk_line_n AA2
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_clk_line_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_clk_line_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_p on adc0_out 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p V2
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p W6
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p V3
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AD6
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_n on adc0_out 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n V1
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n W5
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n W3
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AD5
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_p on adc0_out 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p U2
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p U7
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p Y3
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AD4
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_n on adc0_out 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n U1
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n V6
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n Y2
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AD3
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_p on adc1_out 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p V8
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p Y8
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AB12
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AA8
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_n on adc1_out 
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n V7
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n Y7
DEBUG - 2023-07-20 23:33:37,825 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AC12
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AA7
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_p on adc1_out 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p W10
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p Y11
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AA13
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AC8
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_n on adc1_out 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n W9
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n Y10
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AA12
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AD8
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_p on adc2_out 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AF14
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AE18
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AA14
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AB19
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_n on adc2_out 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AF15
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AF18
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AA15
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AB20
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_p on adc2_out 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AD15
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AF19
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AC14
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AA19
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_n on adc2_out 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AE15
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AF20
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AD14
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AA20
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port clk_sel_a on clk_sel_a 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: clk_sel_a A18
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: clk_sel_a LVCMOS33
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: clk_sel_a None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port clk_sel_b on clk_sel_b 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: clk_sel_b A19
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: clk_sel_b LVCMOS33
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: clk_sel_b None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc_rst_n on adc_rst_n 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc_rst_n AE5
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc_rst_n LVCMOS18
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc_rst_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc_rst_n AF13
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc_rst_n LVCMOS18
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc_rst_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc_rst_n V19
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc_rst_n LVCMOS18
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc_rst_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc_pd on adc_pd 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc_pd AE3
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc_pd LVCMOS18
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc_pd None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc_pd AE8
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc_pd LVCMOS18
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc_pd None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: adc_pd W15
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: adc_pd LVCMOS18
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: adc_pd None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port sys_clk_n on sys_clk_n 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: sys_clk_n D10
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: sys_clk_n LVDS_25
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: sys_clk_n None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port sys_clk_p on sys_clk_p 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: sys_clk_p E10
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: sys_clk_p LVDS_25
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: sys_clk_p None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_clk on lmx2581_clk 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: lmx_clk H16
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: lmx_clk LVCMOS33
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_clk None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_data on lmx2581_data 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: lmx_data J15
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: lmx_data LVCMOS33
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_data None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_le on lmx2581_le 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: lmx_le J16
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: lmx_le LVCMOS33
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_le None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_ce on lmx2581_ce 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: lmx_ce G15
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: lmx_ce LVCMOS33
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_ce None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_be on lmx2581_be 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: lmx_be F15
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin iostd: lmx_be LVCMOS33
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_be None
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_muxout on lmx2581_muxout 
DEBUG - 2023-07-20 23:33:37,826 - jasper.toolflow.constraints - Setting pin loc: lmx_muxout J19
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin iostd: lmx_muxout LVCMOS33
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_muxout None
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Attempting to get physical constraints for port cs_n on cs_n 
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin loc: cs_n G19
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin iostd: cs_n LVCMOS33
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin drive_strength: cs_n None
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Attempting to get physical constraints for port sclk on sclk 
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin loc: sclk E17
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin iostd: sclk LVCMOS33
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin drive_strength: sclk None
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Attempting to get physical constraints for port mosi on mosi 
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin loc: mosi J20
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin iostd: mosi LVCMOS33
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin drive_strength: mosi None
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Attempting to get physical constraints for port miso on miso 
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin loc: miso K20
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin iostd: miso LVCMOS33
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow.constraints - Setting pin drive_strength: miso None
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Opening /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/snap/core_info.tab
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for four_bit_quant_coeffs
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for pol00
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for pol01i
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for pol01r
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for pol11
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for snapshot_adc0_bram
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for snapshot_adc3_bram
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for snapshot_one_bit_bram
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for tvg0_tvg
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for lmx_ctrl
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for gbe_output_one_gbe
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for adc16_controller
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for adc16_wb_ram0
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for adc16_wb_ram1
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for adc16_wb_ram2
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for acc_cnt
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for acc_len
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for cnt_rst
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for four_bit_quant_clip_count
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for gbe_output_dest_ip
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for gbe_output_dest_port
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for gbe_output_en
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for gbe_output_rst
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for gbe_output_tx_of_cnt
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for output_ctrl_bytes_per_spec
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for output_ctrl_spec_per_pkt
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for output_mux_sel
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for output_rst
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for pfb_fft_of
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for pfb_fft_shift
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for snapshot_adc0_ctrl
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for snapshot_adc0_status
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for snapshot_adc3_ctrl
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for snapshot_adc3_status
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for snapshot_one_bit_ctrl
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for snapshot_one_bit_status
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for sw_sync
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for sync_cnt
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for tvg0_en
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for adc16_use_synth
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for sys
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.tab entry for xadc
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Opening /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/snap/core_info.tab
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Opening /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/snap/core_info.jam.tab
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for four_bit_quant_coeffs
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for pol00
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for pol01i
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for pol01r
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for pol11
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot_adc0_bram
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot_adc3_bram
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot_one_bit_bram
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for tvg0_tvg
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for lmx_ctrl
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for gbe_output_one_gbe
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_controller
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_wb_ram0
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_wb_ram1
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_wb_ram2
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for acc_cnt
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for acc_len
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for cnt_rst
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for four_bit_quant_clip_count
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for gbe_output_dest_ip
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for gbe_output_dest_port
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for gbe_output_en
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for gbe_output_rst
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for gbe_output_tx_of_cnt
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for output_ctrl_bytes_per_spec
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for output_ctrl_spec_per_pkt
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for output_mux_sel
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for output_rst
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for pfb_fft_of
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for pfb_fft_shift
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot_adc0_ctrl
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot_adc0_status
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot_adc3_ctrl
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot_adc3_status
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot_one_bit_ctrl
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot_one_bit_status
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for sw_sync
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for sync_cnt
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for tvg0_en
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_use_synth
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for sys
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Adding core_info.jam.tab entry for xadc
DEBUG - 2023-07-20 23:33:37,827 - jasper.toolflow - Opening /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/snap/core_info.jam.tab
INFO - 2023-07-20 23:33:37,851 - jasper.toolflow - Carrying out constraints rule check
INFO - 2023-07-20 23:33:37,851 - jasper.toolflow - Constraint rule check complete
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/top.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/top.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_bram
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_bram
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp2.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp2.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx2.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx2.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_ethernet_pcs_pma_sgmii_autonegotiation.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_ethernet_pcs_pma_sgmii_autonegotiation.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/arp_cache_init.coe
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/arp_cache_init.coe
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_ctrl_fifo.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_ctrl_fifo.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_packet_fifo.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_packet_fifo.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_tx_packet_fifo.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_tx_packet_fifo.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_ctrl_fifo.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_ctrl_fifo.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_arp_cache.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_arp_cache.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_cpu_buffer.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_cpu_buffer.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii_lvds.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii_lvds.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/adc16_interface
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/adc16_interface
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_adc16_controller
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_adc16_controller
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/infrastructure
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/infrastructure
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/lmx2581_controller
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/lmx2581_controller
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/spi_wb_bridge
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/spi_wb_bridge
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/xadc/xadc.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/xadc/xadc.v
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding source file: /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/xadc/xadc_wiz_0.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/xadc/xadc_wiz_0.xci
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: set_property ip_repo_paths "$repos /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/sysgen" [current_project]
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: update_ip_catalog
DEBUG - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - Adding tcl command: create_ip -name reconstruct_albatros_dual_15 -vendor User_Company -library SysGen -version 1.0 -module_name reconstruct_albatros_dual_15_ip
INFO - 2023-07-20 23:33:37,994 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae4f0>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p -> mgt_tx_p
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at P2
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae520>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n -> mgt_tx_n
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at P1
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae550>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p -> mgt_rx_p
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at R4
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae580>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n -> mgt_rx_n
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at R3
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae5b0>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p -> eth_clk_125_p
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at H6
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae5e0>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n -> eth_clk_125_n
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at H5
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae610>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable -> sfp_disable
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at U21
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae640>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: gpio_led_0_0_ext -> led
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at C13
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name gpio_led_0_0_ext
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae670>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: gpio_led_1_1_ext -> led
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at C14
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name gpio_led_1_1_ext
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae6a0>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_csn1 -> adc_csn
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at AF3
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name adc0_adc3wire_csn1
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae6d0>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_csn2 -> adc_csn
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at AF10
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name adc0_adc3wire_csn2
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae700>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_csn3 -> adc_csn
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at V14
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name adc0_adc3wire_csn3
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae730>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_sdata -> adc_sdata
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at AF2
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at AF9
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at W14
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name adc0_adc3wire_sdata
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name adc0_adc3wire_sdata
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - with port name adc0_adc3wire_sdata
INFO - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae760>
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_sclk -> adc_sclk
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at M17
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at L18
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - LOC constraint found at K16
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,995 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc0_adc3wire_sclk
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc0_adc3wire_sclk
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc0_adc3wire_sclk
INFO - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae790>
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - New PortConstraint instance found: adc16_clk_line_p -> adc_lclkp
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at AA3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_clk_line_p
INFO - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae7c0>
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - New PortConstraint instance found: adc16_clk_line_n -> adc_lclkn
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at AA2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_clk_line_n
INFO - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae7f0>
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_p -> adc0_out
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at V2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at W6
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at V3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at AD6
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_a_p
INFO - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae820>
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_n -> adc0_out
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at V1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at W5
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at W3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at AD5
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_a_n
INFO - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae850>
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_p -> adc0_out
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at U2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at U7
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at Y3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at AD4
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_b_p
INFO - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae880>
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_n -> adc0_out
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at U1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at V6
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at Y2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - LOC constraint found at AD3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,996 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_n
INFO - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae8b0>
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_p -> adc1_out
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at V8
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at Y8
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AB12
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AA8
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_a_p
INFO - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae8e0>
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_n -> adc1_out
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at V7
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at Y7
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AC12
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AA7
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_a_n
INFO - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae910>
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_p -> adc1_out
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at W10
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at Y11
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AA13
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AC8
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_p
INFO - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae940>
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_n -> adc1_out
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at W9
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at Y10
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AA12
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AD8
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - with port name adc16_ser_b_n
INFO - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae970>
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_p -> adc2_out
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AF14
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AE18
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AA14
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - LOC constraint found at AB19
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,997 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_a_p
INFO - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae9a0>
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_n -> adc2_out
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AF15
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AF18
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AA15
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AB20
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_a_n
INFO - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5ae9d0>
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_p -> adc2_out
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AD15
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AF19
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AC14
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AA19
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_b_p
INFO - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aea00>
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_n -> adc2_out
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AE15
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AF20
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AD14
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AA20
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc16_ser_b_n
INFO - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aea30>
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - New PortConstraint instance found: clk_sel_a -> clk_sel_a
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at A18
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name clk_sel_a
INFO - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aea60>
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - New PortConstraint instance found: clk_sel_b -> clk_sel_b
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at A19
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name clk_sel_b
INFO - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aea90>
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - New PortConstraint instance found: adc_rst_n -> adc_rst_n
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AE5
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AF13
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at V19
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc_rst_n
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc_rst_n
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - with port name adc_rst_n
INFO - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aeac0>
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - New PortConstraint instance found: adc_pd -> adc_pd
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AE3
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - LOC constraint found at AE8
DEBUG - 2023-07-20 23:33:37,998 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at W15
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name adc_pd
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name adc_pd
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name adc_pd
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aeaf0>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: sys_clk_n -> sys_clk_n
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at D10
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVDS_25
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name sys_clk_n
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aeb20>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: sys_clk_p -> sys_clk_p
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at E10
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVDS_25
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name sys_clk_p
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aeb50>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: lmx_clk -> lmx2581_clk
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at H16
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name lmx_clk
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aeb80>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: lmx_data -> lmx2581_data
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at J15
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name lmx_data
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aebb0>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: lmx_le -> lmx2581_le
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at J16
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name lmx_le
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aebe0>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: lmx_ce -> lmx2581_ce
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at G15
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name lmx_ce
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aec10>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: lmx_be -> lmx2581_be
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at F15
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name lmx_be
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aec40>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: lmx_muxout -> lmx2581_muxout
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at J19
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name lmx_muxout
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aec70>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: cs_n -> cs_n
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at G19
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name cs_n
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aeca0>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: sclk -> sclk
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at E17
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name sclk
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aecd0>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: mosi -> mosi
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at J20
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name mosi
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fbaec5aed00>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New PortConstraint instance found: miso -> miso
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - LOC constraint found at K20
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - with port name miso
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7fbaec5ae1f0>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New Clock constraint found
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7fbaec5ae220>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New Clock constraint found
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7fbaec5ae250>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New Clock constraint found
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x7fbaec5ae2b0>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x7fbaec5ae2e0>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.MaxDelayConstraint object at 0x7fbaec5ae3d0>
DEBUG - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - New Max delay constraint found
INFO - 2023-07-20 23:33:37,999 - jasper.toolflow.backend - parsing constraint <castro.MaxDelayConstraint object at 0x7fbaec5ae400>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Max delay constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.MinDelayConstraint object at 0x7fbaec5ae460>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Min delay constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.MinDelayConstraint object at 0x7fbaec5ae490>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Min delay constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.FalsePthConstraint object at 0x7fbaec5ae340>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New False Path constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.FalsePthConstraint object at 0x7fbaec5ae370>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New False Path constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aed30>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aed60>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aed90>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aedc0>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aedf0>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aee20>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aee50>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aee80>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aeeb0>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fbaec5aeee0>
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Constraints: set_property PACKAGE_PIN P2 [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_p]
set_property PACKAGE_PIN P1 [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_tx_n]
set_property PACKAGE_PIN R4 [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_p]
set_property PACKAGE_PIN R3 [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_rx_n]
set_property PACKAGE_PIN H6 [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p]
set_property PACKAGE_PIN H5 [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_n]
set_property PACKAGE_PIN U21 [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable]
set_property IOSTANDARD LVCMOS25 [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_sfp_disable]
set_property PACKAGE_PIN C13 [get_ports gpio_led_0_0_ext[0]]
set_property IOSTANDARD LVCMOS25 [get_ports gpio_led_0_0_ext[0]]
set_property PACKAGE_PIN C14 [get_ports gpio_led_1_1_ext[0]]
set_property IOSTANDARD LVCMOS25 [get_ports gpio_led_1_1_ext[0]]
set_property PACKAGE_PIN AF3 [get_ports adc0_adc3wire_csn1]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_csn1]
set_property PACKAGE_PIN AF10 [get_ports adc0_adc3wire_csn2]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_csn2]
set_property PACKAGE_PIN V14 [get_ports adc0_adc3wire_csn3]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_csn3]
set_property PACKAGE_PIN AF2 [get_ports adc0_adc3wire_sdata[0]]
set_property PACKAGE_PIN AF9 [get_ports adc0_adc3wire_sdata[1]]
set_property PACKAGE_PIN W14 [get_ports adc0_adc3wire_sdata[2]]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_sdata[0]]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_sdata[1]]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_sdata[2]]
set_property PACKAGE_PIN M17 [get_ports adc0_adc3wire_sclk[0]]
set_property PACKAGE_PIN L18 [get_ports adc0_adc3wire_sclk[1]]
set_property PACKAGE_PIN K16 [get_ports adc0_adc3wire_sclk[2]]
set_property IOSTANDARD LVCMOS33 [get_ports adc0_adc3wire_sclk[0]]
set_property IOSTANDARD LVCMOS33 [get_ports adc0_adc3wire_sclk[1]]
set_property IOSTANDARD LVCMOS33 [get_ports adc0_adc3wire_sclk[2]]
set_property PACKAGE_PIN AA3 [get_ports adc16_clk_line_p]
set_property IOSTANDARD LVDS [get_ports adc16_clk_line_p]
set_property PACKAGE_PIN AA2 [get_ports adc16_clk_line_n]
set_property IOSTANDARD LVDS [get_ports adc16_clk_line_n]
set_property PACKAGE_PIN V2 [get_ports adc16_ser_a_p[0]]
set_property PACKAGE_PIN W6 [get_ports adc16_ser_a_p[1]]
set_property PACKAGE_PIN V3 [get_ports adc16_ser_a_p[2]]
set_property PACKAGE_PIN AD6 [get_ports adc16_ser_a_p[3]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[0]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[1]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[2]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[3]]
set_property PACKAGE_PIN V1 [get_ports adc16_ser_a_n[0]]
set_property PACKAGE_PIN W5 [get_ports adc16_ser_a_n[1]]
set_property PACKAGE_PIN W3 [get_ports adc16_ser_a_n[2]]
set_property PACKAGE_PIN AD5 [get_ports adc16_ser_a_n[3]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[0]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[1]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[2]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[3]]
set_property PACKAGE_PIN U2 [get_ports adc16_ser_b_p[0]]
set_property PACKAGE_PIN U7 [get_ports adc16_ser_b_p[1]]
set_property PACKAGE_PIN Y3 [get_ports adc16_ser_b_p[2]]
set_property PACKAGE_PIN AD4 [get_ports adc16_ser_b_p[3]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[0]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[1]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[2]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[3]]
set_property PACKAGE_PIN U1 [get_ports adc16_ser_b_n[0]]
set_property PACKAGE_PIN V6 [get_ports adc16_ser_b_n[1]]
set_property PACKAGE_PIN Y2 [get_ports adc16_ser_b_n[2]]
set_property PACKAGE_PIN AD3 [get_ports adc16_ser_b_n[3]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[0]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[1]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[2]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[3]]
set_property PACKAGE_PIN V8 [get_ports adc16_ser_a_p[4]]
set_property PACKAGE_PIN Y8 [get_ports adc16_ser_a_p[5]]
set_property PACKAGE_PIN AB12 [get_ports adc16_ser_a_p[6]]
set_property PACKAGE_PIN AA8 [get_ports adc16_ser_a_p[7]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[4]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[5]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[6]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[7]]
set_property PACKAGE_PIN V7 [get_ports adc16_ser_a_n[4]]
set_property PACKAGE_PIN Y7 [get_ports adc16_ser_a_n[5]]
set_property PACKAGE_PIN AC12 [get_ports adc16_ser_a_n[6]]
set_property PACKAGE_PIN AA7 [get_ports adc16_ser_a_n[7]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[4]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[5]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[6]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[7]]
set_property PACKAGE_PIN W10 [get_ports adc16_ser_b_p[4]]
set_property PACKAGE_PIN Y11 [get_ports adc16_ser_b_p[5]]
set_property PACKAGE_PIN AA13 [get_ports adc16_ser_b_p[6]]
set_property PACKAGE_PIN AC8 [get_ports adc16_ser_b_p[7]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[4]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[5]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[6]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[7]]
set_property PACKAGE_PIN W9 [get_ports adc16_ser_b_n[4]]
set_property PACKAGE_PIN Y10 [get_ports adc16_ser_b_n[5]]
set_property PACKAGE_PIN AA12 [get_ports adc16_ser_b_n[6]]
set_property PACKAGE_PIN AD8 [get_ports adc16_ser_b_n[7]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[4]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[5]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[6]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[7]]
set_property PACKAGE_PIN AF14 [get_ports adc16_ser_a_p[8]]
set_property PACKAGE_PIN AE18 [get_ports adc16_ser_a_p[9]]
set_property PACKAGE_PIN AA14 [get_ports adc16_ser_a_p[10]]
set_property PACKAGE_PIN AB19 [get_ports adc16_ser_a_p[11]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[8]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[9]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[10]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[11]]
set_property PACKAGE_PIN AF15 [get_ports adc16_ser_a_n[8]]
set_property PACKAGE_PIN AF18 [get_ports adc16_ser_a_n[9]]
set_property PACKAGE_PIN AA15 [get_ports adc16_ser_a_n[10]]
set_property PACKAGE_PIN AB20 [get_ports adc16_ser_a_n[11]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[8]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[9]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[10]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[11]]
set_property PACKAGE_PIN AD15 [get_ports adc16_ser_b_p[8]]
set_property PACKAGE_PIN AF19 [get_ports adc16_ser_b_p[9]]
set_property PACKAGE_PIN AC14 [get_ports adc16_ser_b_p[10]]
set_property PACKAGE_PIN AA19 [get_ports adc16_ser_b_p[11]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[8]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[9]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[10]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[11]]
set_property PACKAGE_PIN AE15 [get_ports adc16_ser_b_n[8]]
set_property PACKAGE_PIN AF20 [get_ports adc16_ser_b_n[9]]
set_property PACKAGE_PIN AD14 [get_ports adc16_ser_b_n[10]]
set_property PACKAGE_PIN AA20 [get_ports adc16_ser_b_n[11]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[8]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[9]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[10]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[11]]
set_property PACKAGE_PIN A18 [get_ports clk_sel_a[0]]
set_property IOSTANDARD LVCMOS33 [get_ports clk_sel_a[0]]
set_property PACKAGE_PIN A19 [get_ports clk_sel_b[0]]
set_property IOSTANDARD LVCMOS33 [get_ports clk_sel_b[0]]
set_property PACKAGE_PIN AE5 [get_ports adc_rst_n[0]]
set_property PACKAGE_PIN AF13 [get_ports adc_rst_n[1]]
set_property PACKAGE_PIN V19 [get_ports adc_rst_n[2]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_rst_n[0]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_rst_n[1]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_rst_n[2]]
set_property PACKAGE_PIN AE3 [get_ports adc_pd[0]]
set_property PACKAGE_PIN AE8 [get_ports adc_pd[1]]
set_property PACKAGE_PIN W15 [get_ports adc_pd[2]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_pd[0]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_pd[1]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_pd[2]]
set_property PACKAGE_PIN D10 [get_ports sys_clk_n]
set_property IOSTANDARD LVDS_25 [get_ports sys_clk_n]
set_property PACKAGE_PIN E10 [get_ports sys_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports sys_clk_p]
set_property PACKAGE_PIN H16 [get_ports lmx_clk]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_clk]
set_property PACKAGE_PIN J15 [get_ports lmx_data]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_data]
set_property PACKAGE_PIN J16 [get_ports lmx_le]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_le]
set_property PACKAGE_PIN G15 [get_ports lmx_ce]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_ce]
set_property PACKAGE_PIN F15 [get_ports lmx_be]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_be]
set_property PACKAGE_PIN J19 [get_ports lmx_muxout]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_muxout]
set_property PACKAGE_PIN G19 [get_ports cs_n]
set_property IOSTANDARD LVCMOS33 [get_ports cs_n]
set_property PACKAGE_PIN E17 [get_ports sclk]
set_property IOSTANDARD LVCMOS33 [get_ports sclk]
set_property PACKAGE_PIN J20 [get_ports mosi]
set_property IOSTANDARD LVCMOS33 [get_ports mosi]
set_property PACKAGE_PIN K20 [get_ports miso]
set_property IOSTANDARD LVCMOS33 [get_ports miso]
create_clock -period 8.000 -name onegbe_clk -waveform {0.000 4.000} [get_ports {reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p}]
create_clock -period 2.000 -name adc_clk -waveform {0.000 1.000} [get_ports {adc16_clk_line_p}]
create_clock -period 5.000 -name sys_clk_p_CLK -waveform {0.000 2.500} [get_ports {sys_clk_p}]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets user_clk]] -group [get_clocks -include_generated_clocks -of_objects [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p]]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks -of_objects [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of_objects [get_ports reconstruct_albatros_dual_15_gbe_output_one_gbe_mgt_clk_p]]
set_max_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_max_delay 1.0 -to [get_ports {gpio_led_1_1_ext[*]}]
set_min_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_min_delay 1.0 -to [get_ports {gpio_led_1_1_ext[*]}]
set_false_path -to [get_ports {gpio_led_0_0_ext[*]}]
set_false_path -to [get_ports {gpio_led_1_1_ext[*]}]
set_clock_groups -name async_sysclk_adcclk -asynchronous -group [get_clocks -include_generated_clocks adc_clk] -group [get_clocks -include_generated_clocks sys_clk0_dcm]
set_multicycle_path -from [get_clocks -include_generated_clocks adc_clk] -to [get_clocks -include_generated_clocks sys_clk0_dcm] 3
set_multicycle_path -from [get_clocks -include_generated_clocks adc_clk] -to [get_clocks -include_generated_clocks sys_clk0_dcm] -hold 2
set_property CONFIG_VOLTAGE 2.5 [current_design]
set_property CFGBVS VCCO [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]
set_property BITSTREAM.CONFIG.TIMER_CFG 2000000 [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK ENABLE [current_design]

INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Finished writing constraints file: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/user_const.xdc
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding constraint file: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/user_const.xdc
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: import_files -force -fileset constrs_1 /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/user_const.xdc
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set impl_dir "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1"
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set bin_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.bin"
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set bit_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.bit"
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set hex_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.hex"
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set mcs_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.mcs"
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set prm_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.prm"
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set xsa_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.xsa"
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set jbd_name "snap_bd"
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: 
proc check_timing {run} {
  if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  }

  if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
  }

  if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  }

  if { [get_property STATS.THS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
  }
}

DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: 
proc check_zero_critical {count mess} {
  if {$count > 0} {
    puts "************************************************"
    send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
    puts "************************************************"
  }
}

DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: 
proc puts_red {s} {
  puts -nonewline "\[1;31m"; #RED
  puts $s
  puts -nonewline "\[0m";# Reset
}

DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: puts "Starting tcl script"
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: cd /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: create_project -f myproj myproj -part xc7k160tffg676-2
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: create_bd_design $jbd_name
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: current_bd_design $jbd_name
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set_property target_language VHDL [current_project]
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Assembling the block design from yellow block peripherals
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: 


DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set_property top top [current_fileset]
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: upgrade_ip -quiet [get_ips *]
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - adding the upgrade_ip command to the tcl script
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: reset_run synth_1
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: launch_runs synth_1 -jobs 4
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: wait_on_run synth_1
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: open_run synth_1
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -jobs 4
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: open_run impl_1
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -to_step write_bitstream
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: cd [get_property DIRECTORY [current_project]]
INFO - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Extracting yellow block tcl commands from peripherals
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.mcs" -force
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0008000 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top_0x8000.mcs" -force
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: write_cfgmem  -format bin -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.bin" -force
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: save_bd_design
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: validate_bd_design
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd]
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd] -top
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: check_timing impl_1
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: check_zero_critical $impl_critical_count implementation
DEBUG - 2023-07-20 23:33:38,000 - jasper.toolflow.backend - Adding tcl command: check_zero_critical $synth_critical_count synthesis
DEBUG - 2023-07-20 23:39:04,831 - jasper.toolflow.backend - Opening core_info.tab file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/core_info.tab
DEBUG - 2023-07-20 23:39:04,831 - jasper.toolflow.backend - Opening design_info.tab file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/design_info.tab
DEBUG - 2023-07-20 23:39:04,831 - jasper.toolflow.backend - Opening git_info.tab file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/git_info.tab
