0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sim_1/new/tb_top.v,1764443135,verilog,,,,tb_top,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/RxFIFO.v,1764406451,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/TxFIFO.v,,RxFIFO,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/TxFIFO.v,1764406047,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/clk_div2.v,,TxFIFO,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/clk_div2.v,1762990085,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/cmu.v,,clk_div2,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/ssp.v,1764231550,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v,,ssp,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/tx_rx_logic.v,1764234999,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sim_1/new/tb_top.v,,tx_rx_logic,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/cmu.v,1764444639,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/master.v,,cmu,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/master.v,1764400032,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/memory.v,,master,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/memory.v,1764391922,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/slave.v,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/test.config,memory,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/slave.v,1764407244,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/ssp.v,,slave,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/test.config,1764391979,verilog,,,,,,,,,,,,
C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v,1764445168,verilog,,C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/tx_rx_logic.v,,top,,,,,,,,
