<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://www.tomshardware.com/news/tsmc-expected-to-charge-25000usd-per-2nm-wafer">Original</a>
    <h1>TSMC Expected to Charge $25,000 per 2nm Wafer</h1>
    
    <div id="readability-page-1" class="page"><article aria-label="article" data-id="GCaoRrKpuJhTEiFXJ4adFL">
<header>
<nav aria-label="Breadcrumbs">
<ol>
<li>
<a href="https://www.tomshardware.com" aria-label="Return to Home">Home</a>
</li>
<li>
<a href="https://www.tomshardware.com/news" aria-label="Return to News">News</a>
</li>
</ol>
</nav>


</header>
<section>
<div itemprop="image" itemscope="" itemtype="https://schema.org/ImageObject">
<div>
<div>
<div>
<picture><source type="image/webp" alt="TSMC" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" srcset="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-320-80.jpg.webp 320w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-480-80.jpg.webp 480w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-650-80.jpg.webp 650w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-970-80.jpg.webp 970w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-1024-80.jpg.webp 1024w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-1200-80.jpg.webp 1200w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-1920-80.jpg.webp 1920w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6.jpg"/><source type="image/jpeg" alt="TSMC" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" srcset="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-1200-80.jpg 1200w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-1920-80.jpg 1920w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6.jpg"/><img src="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-320-80.jpg" alt="TSMC" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" srcset="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-1200-80.jpg 1200w, https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6-1920-80.jpg 1920w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6.jpg"/></picture>
</div>
</div>
</div>
<meta itemprop="url" content="https://cdn.mos.cms.futurecdn.net/8nDksTGiaxwTDeTr8f2XH6.jpg"/>
<meta itemprop="height" content="600"/>
<meta itemprop="width" content="338"/>
<figcaption itemprop="caption description">
<span itemprop="copyrightHolder">(Image credit: TSMC)</span>
</figcaption>
</div>

<div id="article-body">
<p>TSMC is poised to increase its quotes by almost 25% more per 300-mm wafer processed on its N2 (2nm-class) production node in 2025 compared to today&#39;s quotes for a 300-mm wafer processed on N3 (3nm-class) fabrication technology, its current flagship node, according to estimates by <a href="https://www.theinformationnet.com/about-us" data-url="https://www.theinformationnet.com/about-us">The Information Network</a> published at <a href="https://seekingalpha.com/article/4523314-can-taiwan-semiconductor-stock-price-recover-to-100" data-url="https://seekingalpha.com/article/4523314-can-taiwan-semiconductor-stock-price-recover-to-100">SeekingAlpha</a>.</p><p>The Information Network estimates that TSMC&#39;s average selling price per N3 wafer is $19,865 today, up significantly from an ASP of $13,495 per N5 wafer in 2020, when N5 was the company&#39;s leading-edge node. TSMC&#39;s N2 will bring performance, power, and transistor density improvements compared to N3, but for additional money, the analysts forecast. The Information Network believes that the contract maker of semiconductors will charge $24,570 per N2 wafer when it kicks off mass production in the second half of 2025, an almost 25% increase compared to N3.</p><figure data-bordeaux-image-check=""><div><p><picture><source type="image/webp" alt="TSMC" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" data-normal="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" data-srcset="https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-320-80.png.webp 320w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-480-80.png.webp 480w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-650-80.png.webp 650w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-970-80.png.webp 970w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-1024-80.png.webp 1024w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-1200-80.png.webp 1200w" data-sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK.png" data-pin-media="https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK.png"/><source type="image/png" alt="TSMC" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" data-normal="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" data-srcset="https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-320-80.png 320w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-480-80.png 480w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-650-80.png 650w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-970-80.png 970w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-1024-80.png 1024w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-1200-80.png 1200w" data-sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK.png" data-pin-media="https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK.png"/><img src="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" alt="TSMC" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" data-normal="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" data-srcset="https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-320-80.png 320w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-480-80.png 480w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-650-80.png 650w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-970-80.png 970w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-1024-80.png 1024w, https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK-1200-80.png 1200w" data-sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK.png" data-pin-media="https://cdn.mos.cms.futurecdn.net/6NSxig2VyGqCoGN7EuQQuK.png"/></picture></p></div><figcaption itemprop="caption description"><span itemprop="copyrightHolder">(Image credit: The Information Network via SeekingAlpha)</span></figcaption></figure><p>As chips get more sophisticated, pack more transistors, and demand higher performance efficiency, they must be made using the latest process technologies. But advanced production can only be implemented using leading-edge equipment in fabs that cost tens of billions of dollars, which is why modern fabrication processes are extremely expensive, and they are poised to get even more expensive in the coming years. </p><p>TSMC&#39;s base N3 node supports up to 25 EUV layers (according to <a href="http://www.chinarenaissance.com/" data-url="http://www.chinarenaissance.com/">China Renaissance</a> and <a href="https://www.semianalysis.com/p/tsmcs-3nm-conundrum-does-it-even" data-url="https://www.semianalysis.com/p/tsmcs-3nm-conundrum-does-it-even">SemiAnalysis</a>), and while it is unlikely that any chip will require so many EUV layers, the number gives a sense of how complicated this technology is. One EUV litho-etch step costs $70 per wafer to perform and adds some $350 million capital cost per 100,000 wafer starts per month per fab, according to <a href="https://www.eetimes.com/pattern-shaping-system-speeds-up-chip-production/" data-url="https://www.eetimes.com/pattern-shaping-system-speeds-up-chip-production/">estimates by Applied Materials</a>. Therefore, the more EUV steps a production node supports, the more expensive its usage can be. </p><p>N2 is set to be even more sophisticated, and while TSMC hasn&#39;t disclosed whether it intends to use EUV double patterning for this node, this is certainly one of the options it has on the table. In any case, N2 could be more expensive to use than N3, therefore, TSMC is more than likely to charge more for 2nm production than it does for 3nm production.  </p><p>But while chip production costs are getting higher, so are chip design costs. For instance, the development cost of a reasonably complex 7nm chip was around $300 million, with approximately 40% allocated to software, based on estimates from <a href="http://semiengineering.com/big-trouble-at-3nm/" data-url="http://semiengineering.com/big-trouble-at-3nm/">International Business Strategies (IBS)</a>. In comparison, estimates suggest that the design cost of an advanced 5nm processor exceeds $540 million, including software expenses. Looking ahead, it is projected that developing a complex GPU at a 3nm process node will require an investment of about $1.5 billion, with software accounting for approximately 40% of the cost. These rising design and production costs will inevitably affect the prices of leading-edge CPUs, GPUs, SoCs, as well as PCs, servers, and smartphones going forward. </p><p>One thing that has to be kept in mind when dealing with alleged TSMC quotes estimates is that they reflect trends but may not accurately reflect actual numbers. TSMC prices heavily depend on multiple factors, including volumes, actual customers, and actual chip designs, just to name a few. Therefore, take these numbers with a grain of salt. </p>
</div>
<div id="slice-container-newsletterForm-articleInbodyContent"><div data-hydrate="true"><div><section><h2>Stay on the Cutting Edge</h2></section><section><p>Join the experts who read Tom&#39;s Hardware for the inside track on enthusiast PC tech news — and have for over 25 years. We&#39;ll send breaking news and in-depth reviews of CPUs, GPUs, AI, maker hardware and more straight to your inbox.</p></section></div></div></div>
<div id="slice-container-authorBio"><div><div><div><figure data-bordeaux-image-check="false"><div><div><div data-hydrate="true"><p><img src="https://slowernews.substack.com/media/img/missing-image.svg" alt="Anton Shilov"/></p></div></div></div></figure></div></div><p>Anton Shilov is a Freelance News Writer at Tom’s Hardware US. Over the past couple of decades, he has covered everything from CPUs and GPUs to supercomputers and from modern process technologies and latest fab tools to high-tech industry trends.</p></div></div>



<!-- Drop in a standard article here maybe? -->


</section>



<div id="xenforo-comments-3811944">

<ul>
<li id="xenforo-comment-23036915">

<div>
<header>
<span>hannibal</span>
</header>
<div data-rm-words="60"><p>
So more expensive GPUs and CPUs in the future. Quite expected… </p></div>
<p><span>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">
<span>Reply</span>
<span></span>
</a>
</span>
</p></div>
</li>
<li id="xenforo-comment-23036925">

<div>
<header>
<span>InvalidError</span>
</header>
<p>
With ribbon GAA FETs, the transistor layer counts will be going up by 3+X, 6+X for designs that may start using stacked CMOS, sky is the limit if companies start embedding multi-layer SRAM and DRAM.
</p>
<p><span>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">
<span>Reply</span>
<span></span>
</a>
</span>
</p></div>
</li>
<li id="xenforo-comment-23036928">

<div>
<header>
<span>Metal Messiah.</span>
</header>
<p>
This is actually OLD news. &#39;SeekingAlpha&#39; predicted and made that table and chart WAY back in Jul. 14, 2022. So nothing new here. &#34;Back to the Future&#34;.
</p>
<p><span>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">
<span>Reply</span>
<span></span>
</a>
</span>
</p></div>
</li>
<li id="xenforo-comment-23036967">

<div>
<header>
<span>usertests</span>
</header>
<p>
It could be bad, but I think you&#39;re still only looking at $100 max of TSMC N2 silicon for a 7950X style chip with 2 chiplets (I just assumed 500 chiplets from 1 wafer). Maybe the chiplet size will grow to accommodate more cores, and maybe most of the L3 can be made on a different node and stacked, shrinking the 2nm chiplets.
</p>
<p><span>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">
<span>Reply</span>
<span></span>
</a>
</span>
</p></div>
</li>
<li id="xenforo-comment-23037101">

<div>
<header>
<span>JamesJones44</span>
</header>
<p>
When your the only player in town for &#34;leading edge&#34; silicon you can charge whatever you want. I keep hoping Samsung, Intel or someone else will at least start to challenge TSMC. Otherwise prices are only going to go up at an increasing rate if they can&#39;t.
</p>
<p><span>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">
<span>Reply</span>
<span></span>
</a>
</span>
</p></div>
</li>
<li id="xenforo-comment-23037107">

<div>
<header>
<span>evdjj3j</span>
</header>
<p>
If you can get more than 25% more dice per wafer then wouldn&#39;t this make the price per die cheaper than the old node?
</p>
<p><span>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">
<span>Reply</span>
<span></span>
</a>
</span>
</p></div>
</li>
<li id="xenforo-comment-23037133">

<div>
<header>
<span>ajs electronics</span>
</header>
<div data-rm-words="60">
<blockquote><p><span>hannibal</span> said:</p>So more expensive GPUs and CPUs in the future. Quite expected…</blockquote><p>BTW a 300 mm wafer gives 500cm2 of chips for 5 dollars per cm2. the die on an apple chip is 1.2 cm2. What&#39;s the maths on the transistor cost? 5 squared is 25 and 2 squared is 4, so you get i.e. 3-4 times more transistors for the same surface area, at twice the price.
</p></div>
<p><span>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">
<span>Reply</span>
<span></span>
</a>
</span>
</p></div>
</li>
<li id="xenforo-comment-23037136">

<div>
<header>
<span>PlaneInTheSky</span>
</header>
<div data-rm-words="60"><p>
AMD and Apple are getting royally screwed by TSMC.</p></div>
<p><span>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">
<span>Reply</span>
<span></span>
</a>
</span>
</p></div>
</li>
<li id="xenforo-comment-23037157">

<div>
<header>
<span>Amdlova</span>
</header>
<div data-rm-words="60"><p>
still using my 14+++++ node (10nm) aka 7nm from intel. With some more nodes will be at perfection...</p></div>
<p><span>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">
<span>Reply</span>
<span></span>
</a>
</span>
</p></div>
</li>
<li>
<a href="https://forums.tomshardware.com/threads/tsmc-expected-to-charge-25-000-per-2nm-wafer.3811944/" target="blank">

</a>
</li>
</ul>
<p><label for="xenforo-collaps-trigger-3811944">
Show more comments <span></span>
</label>
</p></div>


</article></div>
  </body>
</html>
