############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle eqio "eq" sampleOut
set_directive_interface -mode s_axilite -bundle eqio "eq" sampleIn
set_directive_interface -mode s_axilite -bundle eqio "eq" band
set_directive_interface -mode s_axilite -bundle eqio "eq" a2
set_directive_interface -mode s_axilite -bundle eqio "eq" a1
set_directive_interface -mode s_axilite -bundle eqio "eq" b2
set_directive_interface -mode s_axilite -bundle eqio "eq" b1
set_directive_interface -mode s_axilite -bundle eqio "eq"
set_directive_interface -mode s_axilite -bundle eqio "eq" b0
