# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DS_Lab1.srcs/sources_1/new/AND_gate.vhd" \
"../../../../DS_Lab1.srcs/sources_1/new/XOR_gate.vhd" \
"../../../../DS_Lab1.srcs/sources_1/new/half_adder.vhd" \
"../../../../DS_Lab1.srcs/sources_1/new/full_adder.vhd" \
"../../../../DS_Lab1.srcs/sources_1/new/ripple_carry_adder_4b.vhd" \

# Do not sort compile order
nosort
