#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b7cfbc238e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b7cfbc226a0 .scope module, "top_tb" "top_tb" 3 10;
 .timescale -9 -12;
v0x5b7cfbc4e1c0_0 .var "clk_tb", 0 0;
v0x5b7cfbc4e260_0 .var "nReset_tb", 0 0;
S_0x5b7cfbc25f40 .scope module, "top1" "top" 3 15, 4 11 0, S_0x5b7cfbc226a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nReset";
L_0x5b7cfbbec220 .functor AND 1, v0x5b7cfbc4e260_0, v0x5b7cfbc48110_0, C4<1>, C4<1>;
v0x5b7cfbc4d290_0 .net "ALU_2_Accu", 7 0, v0x5b7cfbc47990_0;  1 drivers
v0x5b7cfbc4d3c0_0 .net "ALU_Co", 0 0, v0x5b7cfbc477c0_0;  1 drivers
v0x5b7cfbc4d4d0_0 .net "Accu_out", 7 0, v0x5b7cfbc24580_0;  1 drivers
v0x5b7cfbc4d570_0 .net "ID_ALUCode", 2 0, v0x5b7cfbc47f30_0;  1 drivers
v0x5b7cfbc4d660_0 .net "ID_Accu_CE", 0 0, v0x5b7cfbc48040_0;  1 drivers
v0x5b7cfbc4d7a0_0 .net "ID_Carry_CE", 0 0, v0x5b7cfbc48110_0;  1 drivers
v0x5b7cfbc4d890_0 .net "ID_Data", 7 0, v0x5b7cfbc481e0_0;  1 drivers
v0x5b7cfbc4d950_0 .net "ID_DataMem_CE", 0 0, v0x5b7cfbc48280_0;  1 drivers
v0x5b7cfbc4d9f0_0 .net "ID_RegAddr", 3 0, v0x5b7cfbc488d0_0;  1 drivers
v0x5b7cfbc4da90_0 .net "ID_RegCE", 0 0, v0x5b7cfbc489b0_0;  1 drivers
v0x5b7cfbc4db80_0 .net "ID_SelDataSource", 1 0, v0x5b7cfbc48a70_0;  1 drivers
v0x5b7cfbc4dc20_0 .net "PC_Addr", 4 0, v0x5b7cfbc48e70_0;  1 drivers
v0x5b7cfbc4dd10_0 .net "PM_Ins", 12 0, L_0x5b7cfbc29ba0;  1 drivers
v0x5b7cfbc4de20_0 .net "RegCY_Q", 0 0, v0x5b7cfbc4cf80_0;  1 drivers
v0x5b7cfbc4df10_0 .net "RegFile_2_ALU", 7 0, v0x5b7cfbc4c840_0;  1 drivers
v0x5b7cfbc4e020_0 .net "clk", 0 0, v0x5b7cfbc4e1c0_0;  1 drivers
v0x5b7cfbc4e0c0_0 .net "nReset", 0 0, v0x5b7cfbc4e260_0;  1 drivers
S_0x5b7cfbc0c960 .scope module, "A" "DffPIPO_CE_SET" 4 109, 5 7 0, S_0x5b7cfbc25f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5b7cfbc2a4e0 .param/l "SET" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5b7cfbc2a520 .param/l "SIZE" 0 5 7, +C4<00000000000000000000000000001000>;
v0x5b7cfbc29d00_0 .net "CE", 0 0, v0x5b7cfbc48040_0;  alias, 1 drivers
v0x5b7cfbc258b0_0 .net "D", 7 0, v0x5b7cfbc47990_0;  alias, 1 drivers
v0x5b7cfbc24580_0 .var "Q", 7 0;
v0x5b7cfbc23250_0 .net "clk", 0 0, v0x5b7cfbc4e1c0_0;  alias, 1 drivers
v0x5b7cfbc22000_0 .net "nReset", 0 0, v0x5b7cfbc4e260_0;  alias, 1 drivers
E_0x5b7cfbc07a80 .event posedge, v0x5b7cfbc23250_0;
S_0x5b7cfbc47330 .scope module, "ALU_1" "ALU" 4 90, 6 3 0, S_0x5b7cfbc25f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUCode";
    .port_info 1 /INPUT 8 "Accu";
    .port_info 2 /INPUT 8 "MemIn";
    .port_info 3 /INPUT 1 "Ci";
    .port_info 4 /OUTPUT 1 "Co";
    .port_info 5 /OUTPUT 8 "Out";
v0x5b7cfbc47560_0 .net "ALUCode", 2 0, v0x5b7cfbc47f30_0;  alias, 1 drivers
v0x5b7cfbc47660_0 .net "Accu", 7 0, v0x5b7cfbc24580_0;  alias, 1 drivers
v0x5b7cfbc47720_0 .net "Ci", 0 0, v0x5b7cfbc4cf80_0;  alias, 1 drivers
v0x5b7cfbc477c0_0 .var "Co", 0 0;
v0x5b7cfbc47860_0 .net "MemIn", 7 0, v0x5b7cfbc4c840_0;  alias, 1 drivers
v0x5b7cfbc47990_0 .var "Out", 7 0;
E_0x5b7cfbc08480 .event anyedge, v0x5b7cfbc47560_0, v0x5b7cfbc24580_0, v0x5b7cfbc47860_0, v0x5b7cfbc47720_0;
S_0x5b7cfbc47af0 .scope module, "ID" "InstructionDecoder" 4 64, 7 6 0, S_0x5b7cfbc25f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 13 "Ins";
    .port_info 1 /OUTPUT 1 "DataMem_CE";
    .port_info 2 /OUTPUT 1 "Reg_CE";
    .port_info 3 /OUTPUT 4 "RegAddr";
    .port_info 4 /OUTPUT 8 "Data";
    .port_info 5 /OUTPUT 2 "SelDataSource";
    .port_info 6 /OUTPUT 3 "ALUCode";
    .port_info 7 /OUTPUT 1 "Carry_CE";
    .port_info 8 /OUTPUT 1 "Accu_CE";
P_0x5b7cfbc47d00 .param/l "InsWidth" 0 7 22, +C4<00000000000000000000000000001101>;
v0x5b7cfbc47f30_0 .var "ALUCode", 2 0;
v0x5b7cfbc48040_0 .var "Accu_CE", 0 0;
v0x5b7cfbc48110_0 .var "Carry_CE", 0 0;
v0x5b7cfbc481e0_0 .var "Data", 7 0;
v0x5b7cfbc48280_0 .var "DataMem_CE", 0 0;
v0x5b7cfbc48390_0 .net "Data_w", 7 0, L_0x5b7cfbc4e8e0;  1 drivers
v0x5b7cfbc48470_0 .net "Ins", 12 0, L_0x5b7cfbc29ba0;  alias, 1 drivers
v0x5b7cfbc48550_0 .net "OpCodeRest_w", 2 0, L_0x5b7cfbc4e7a0;  1 drivers
v0x5b7cfbc48630_0 .net "OpCodeSection_w", 1 0, L_0x5b7cfbc4e700;  1 drivers
v0x5b7cfbc48710_0 .net "OpCode_w", 4 0, L_0x5b7cfbc4e660;  1 drivers
v0x5b7cfbc487f0_0 .net "RNum_w", 1 0, L_0x5b7cfbc4e840;  1 drivers
v0x5b7cfbc488d0_0 .var "RegAddr", 3 0;
v0x5b7cfbc489b0_0 .var "Reg_CE", 0 0;
v0x5b7cfbc48a70_0 .var "SelDataSource", 1 0;
E_0x5b7cfbc083e0/0 .event anyedge, v0x5b7cfbc487f0_0, v0x5b7cfbc48710_0, v0x5b7cfbc48630_0, v0x5b7cfbc48550_0;
E_0x5b7cfbc083e0/1 .event anyedge, v0x5b7cfbc48390_0;
E_0x5b7cfbc083e0 .event/or E_0x5b7cfbc083e0/0, E_0x5b7cfbc083e0/1;
L_0x5b7cfbc4e660 .part L_0x5b7cfbc29ba0, 8, 5;
L_0x5b7cfbc4e700 .part L_0x5b7cfbc29ba0, 11, 2;
L_0x5b7cfbc4e7a0 .part L_0x5b7cfbc29ba0, 8, 3;
L_0x5b7cfbc4e840 .part L_0x5b7cfbc29ba0, 6, 2;
L_0x5b7cfbc4e8e0 .part L_0x5b7cfbc29ba0, 0, 8;
S_0x5b7cfbc48c70 .scope module, "PC" "ProgramCounter" 4 55, 8 9 0, S_0x5b7cfbc25f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nReset";
    .port_info 2 /OUTPUT 5 "addr";
v0x5b7cfbc48e70_0 .var "addr", 4 0;
v0x5b7cfbc48f70_0 .net "clk", 0 0, v0x5b7cfbc4e1c0_0;  alias, 1 drivers
v0x5b7cfbc49030_0 .net "nReset", 0 0, v0x5b7cfbc4e260_0;  alias, 1 drivers
S_0x5b7cfbc49130 .scope module, "PM" "ProgramMemory" 4 58, 9 1 0, S_0x5b7cfbc25f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addr";
    .port_info 1 /OUTPUT 13 "InsOut";
L_0x5b7cfbc29ba0 .functor BUFZ 13, L_0x5b7cfbc4e430, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v0x5b7cfbc49360_0 .net "InsOut", 12 0, L_0x5b7cfbc29ba0;  alias, 1 drivers
v0x5b7cfbc49440 .array "Mem", 0 31, 12 0;
v0x5b7cfbc494e0_0 .net *"_ivl_0", 12 0, L_0x5b7cfbc4e430;  1 drivers
v0x5b7cfbc495d0_0 .net *"_ivl_2", 6 0, L_0x5b7cfbc4e4d0;  1 drivers
L_0x74d63b2a8018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b7cfbc496b0_0 .net *"_ivl_5", 1 0, L_0x74d63b2a8018;  1 drivers
v0x5b7cfbc497e0_0 .net "addr", 4 0, v0x5b7cfbc48e70_0;  alias, 1 drivers
v0x5b7cfbc498a0_0 .var/i "i", 31 0;
L_0x5b7cfbc4e430 .array/port v0x5b7cfbc49440, L_0x5b7cfbc4e4d0;
L_0x5b7cfbc4e4d0 .concat [ 5 2 0 0], v0x5b7cfbc48e70_0, L_0x74d63b2a8018;
S_0x5b7cfbc499c0 .scope module, "RF" "RegfisterFile" 4 80, 10 10 0, S_0x5b7cfbc25f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "nReset";
    .port_info 3 /INPUT 4 "RegNum";
    .port_info 4 /INPUT 1 "RegCE";
    .port_info 5 /OUTPUT 8 "out";
L_0x5b7cfbc25750 .functor AND 1, L_0x5b7cfbc4ea90, v0x5b7cfbc489b0_0, C4<1>, C4<1>;
L_0x5b7cfbc24420 .functor AND 1, L_0x5b7cfbc4eb30, v0x5b7cfbc489b0_0, C4<1>, C4<1>;
L_0x5b7cfbc230f0 .functor AND 1, L_0x5b7cfbc4ec00, v0x5b7cfbc489b0_0, C4<1>, C4<1>;
L_0x5b7cfbc21ea0 .functor AND 1, L_0x5b7cfbc4ecd0, v0x5b7cfbc489b0_0, C4<1>, C4<1>;
v0x5b7cfbc4bfc0_0 .net "A", 7 0, v0x5b7cfbc24580_0;  alias, 1 drivers
v0x5b7cfbc4c0a0 .array "Reg2Mult", 3 0;
v0x5b7cfbc4c0a0_0 .net v0x5b7cfbc4c0a0 0, 7 0, v0x5b7cfbc4a330_0; 1 drivers
v0x5b7cfbc4c0a0_1 .net v0x5b7cfbc4c0a0 1, 7 0, v0x5b7cfbc4ab70_0; 1 drivers
v0x5b7cfbc4c0a0_2 .net v0x5b7cfbc4c0a0 2, 7 0, v0x5b7cfbc4b3b0_0; 1 drivers
v0x5b7cfbc4c0a0_3 .net v0x5b7cfbc4c0a0 3, 7 0, v0x5b7cfbc4bcf0_0; 1 drivers
v0x5b7cfbc4c220_0 .net "RegCE", 0 0, v0x5b7cfbc489b0_0;  alias, 1 drivers
v0x5b7cfbc4c320_0 .net "RegNum", 3 0, v0x5b7cfbc488d0_0;  alias, 1 drivers
v0x5b7cfbc4c3f0_0 .net *"_ivl_1", 0 0, L_0x5b7cfbc4ea90;  1 drivers
v0x5b7cfbc4c4e0_0 .net *"_ivl_11", 0 0, L_0x5b7cfbc4ec00;  1 drivers
v0x5b7cfbc4c580_0 .net *"_ivl_16", 0 0, L_0x5b7cfbc4ecd0;  1 drivers
v0x5b7cfbc4c620_0 .net *"_ivl_6", 0 0, L_0x5b7cfbc4eb30;  1 drivers
v0x5b7cfbc4c700_0 .net "clk", 0 0, v0x5b7cfbc4e1c0_0;  alias, 1 drivers
v0x5b7cfbc4c7a0_0 .net "nReset", 0 0, v0x5b7cfbc4e260_0;  alias, 1 drivers
v0x5b7cfbc4c840_0 .var "out", 7 0;
E_0x5b7cfbc49c80/0 .event anyedge, v0x5b7cfbc488d0_0, v0x5b7cfbc4a330_0, v0x5b7cfbc4ab70_0, v0x5b7cfbc4b3b0_0;
E_0x5b7cfbc49c80/1 .event anyedge, v0x5b7cfbc4bcf0_0;
E_0x5b7cfbc49c80 .event/or E_0x5b7cfbc49c80/0, E_0x5b7cfbc49c80/1;
L_0x5b7cfbc4ea90 .part v0x5b7cfbc488d0_0, 0, 1;
L_0x5b7cfbc4eb30 .part v0x5b7cfbc488d0_0, 1, 1;
L_0x5b7cfbc4ec00 .part v0x5b7cfbc488d0_0, 2, 1;
L_0x5b7cfbc4ecd0 .part v0x5b7cfbc488d0_0, 3, 1;
S_0x5b7cfbc49cf0 .scope module, "R0" "DffPIPO_CE_SET" 10 21, 5 7 0, S_0x5b7cfbc499c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5b7cfbc49ef0 .param/l "SET" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5b7cfbc49f30 .param/l "SIZE" 0 5 7, +C4<00000000000000000000000000001000>;
v0x5b7cfbc4a140_0 .net "CE", 0 0, L_0x5b7cfbc25750;  1 drivers
v0x5b7cfbc4a220_0 .net "D", 7 0, v0x5b7cfbc24580_0;  alias, 1 drivers
v0x5b7cfbc4a330_0 .var "Q", 7 0;
v0x5b7cfbc4a3f0_0 .net "clk", 0 0, v0x5b7cfbc4e1c0_0;  alias, 1 drivers
v0x5b7cfbc4a4e0_0 .net "nReset", 0 0, v0x5b7cfbc4e260_0;  alias, 1 drivers
S_0x5b7cfbc4a6c0 .scope module, "R1" "DffPIPO_CE_SET" 10 29, 5 7 0, S_0x5b7cfbc499c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5b7cfbc49fd0 .param/l "SET" 0 5 7, +C4<00000000000000000000000000000001>;
P_0x5b7cfbc4a010 .param/l "SIZE" 0 5 7, +C4<00000000000000000000000000001000>;
v0x5b7cfbc4a9f0_0 .net "CE", 0 0, L_0x5b7cfbc24420;  1 drivers
v0x5b7cfbc4aab0_0 .net "D", 7 0, v0x5b7cfbc24580_0;  alias, 1 drivers
v0x5b7cfbc4ab70_0 .var "Q", 7 0;
v0x5b7cfbc4ac60_0 .net "clk", 0 0, v0x5b7cfbc4e1c0_0;  alias, 1 drivers
v0x5b7cfbc4ad00_0 .net "nReset", 0 0, v0x5b7cfbc4e260_0;  alias, 1 drivers
S_0x5b7cfbc4ae90 .scope module, "R2" "DffPIPO_CE_SET" 10 37, 5 7 0, S_0x5b7cfbc499c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5b7cfbc4a910 .param/l "SET" 0 5 7, +C4<00000000000000000000000000000010>;
P_0x5b7cfbc4a950 .param/l "SIZE" 0 5 7, +C4<00000000000000000000000000001000>;
v0x5b7cfbc4b230_0 .net "CE", 0 0, L_0x5b7cfbc230f0;  1 drivers
v0x5b7cfbc4b2f0_0 .net "D", 7 0, v0x5b7cfbc24580_0;  alias, 1 drivers
v0x5b7cfbc4b3b0_0 .var "Q", 7 0;
v0x5b7cfbc4b4a0_0 .net "clk", 0 0, v0x5b7cfbc4e1c0_0;  alias, 1 drivers
v0x5b7cfbc4b5d0_0 .net "nReset", 0 0, v0x5b7cfbc4e260_0;  alias, 1 drivers
S_0x5b7cfbc4b7a0 .scope module, "R3" "DffPIPO_CE_SET" 10 45, 5 7 0, S_0x5b7cfbc499c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5b7cfbc4b930 .param/l "SET" 0 5 7, +C4<00000000000000000000000000000100>;
P_0x5b7cfbc4b970 .param/l "SIZE" 0 5 7, +C4<00000000000000000000000000001000>;
v0x5b7cfbc4bb50_0 .net "CE", 0 0, L_0x5b7cfbc21ea0;  1 drivers
v0x5b7cfbc4bc30_0 .net "D", 7 0, v0x5b7cfbc24580_0;  alias, 1 drivers
v0x5b7cfbc4bcf0_0 .var "Q", 7 0;
v0x5b7cfbc4bde0_0 .net "clk", 0 0, v0x5b7cfbc4e1c0_0;  alias, 1 drivers
v0x5b7cfbc4be80_0 .net "nReset", 0 0, v0x5b7cfbc4e260_0;  alias, 1 drivers
S_0x5b7cfbc4c9e0 .scope module, "RegCY" "DffPIPO_CE_SET" 4 100, 5 7 0, S_0x5b7cfbc25f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 1 "Q";
P_0x5b7cfbc4cb70 .param/l "SET" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5b7cfbc4cbb0 .param/l "SIZE" 0 5 7, +C4<00000000000000000000000000000001>;
v0x5b7cfbc4cdc0_0 .net "CE", 0 0, v0x5b7cfbc48110_0;  alias, 1 drivers
v0x5b7cfbc4ceb0_0 .net "D", 0 0, v0x5b7cfbc477c0_0;  alias, 1 drivers
v0x5b7cfbc4cf80_0 .var "Q", 0 0;
v0x5b7cfbc4d080_0 .net "clk", 0 0, v0x5b7cfbc4e1c0_0;  alias, 1 drivers
v0x5b7cfbc4d120_0 .net "nReset", 0 0, L_0x5b7cfbbec220;  1 drivers
    .scope S_0x5b7cfbc48c70;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5b7cfbc48e70_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x5b7cfbc48c70;
T_1 ;
    %wait E_0x5b7cfbc07a80;
    %load/vec4 v0x5b7cfbc49030_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5b7cfbc48e70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5b7cfbc48e70_0, 0, 5;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5b7cfbc48e70_0, 0, 5;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b7cfbc49130;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7cfbc498a0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x5b7cfbc49130;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7cfbc498a0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5b7cfbc498a0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 8191, 255, 13;
    %ix/getv/s 4, v0x5b7cfbc498a0_0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %load/vec4 v0x5b7cfbc498a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b7cfbc498a0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 64, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 320, 0, 13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 320, 0, 13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 320, 0, 13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 128, 0, 13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 128, 0, 13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 0, 0, 13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 192, 0, 13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 7360, 0, 13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 192, 0, 13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 128, 0, 13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 704, 0, 13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 1280, 0, 13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 960, 0, 13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 6272, 0, 13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 1088, 0, 13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %pushi/vec4 1216, 0, 13;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7cfbc49440, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x5b7cfbc47af0;
T_4 ;
    %wait E_0x5b7cfbc083e0;
    %load/vec4 v0x5b7cfbc487f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b7cfbc488d0_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b7cfbc488d0_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b7cfbc488d0_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b7cfbc488d0_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5b7cfbc488d0_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5b7cfbc48710_0;
    %cmpi/e 28, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7cfbc489b0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc489b0_0, 0, 1;
T_4.7 ;
    %load/vec4 v0x5b7cfbc48630_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x5b7cfbc48630_0;
    %store/vec4 v0x5b7cfbc48a70_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5b7cfbc48550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b7cfbc48a70_0, 0, 2;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b7cfbc48a70_0, 0, 2;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b7cfbc48a70_0, 0, 2;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b7cfbc48a70_0, 0, 2;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b7cfbc48a70_0, 0, 2;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b7cfbc48a70_0, 0, 2;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
T_4.9 ;
    %load/vec4 v0x5b7cfbc48630_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.17, 4;
    %load/vec4 v0x5b7cfbc48550_0;
    %cmpi/u 5, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz  T_4.19, 5;
    %load/vec4 v0x5b7cfbc48550_0;
    %store/vec4 v0x5b7cfbc47f30_0, 0, 3;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5b7cfbc47f30_0, 0, 3;
T_4.20 ;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x5b7cfbc48550_0;
    %cmpi/u 2, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz  T_4.21, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5b7cfbc47f30_0, 0, 3;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5b7cfbc47f30_0, 0, 3;
T_4.22 ;
T_4.18 ;
    %load/vec4 v0x5b7cfbc48630_0;
    %cmpi/ne 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.25, 4;
    %load/vec4 v0x5b7cfbc48550_0;
    %cmpi/u 1, 0, 3;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7cfbc48110_0, 0, 1;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc48110_0, 0, 1;
T_4.24 ;
    %load/vec4 v0x5b7cfbc48630_0;
    %cmpi/ne 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.29, 4;
    %load/vec4 v0x5b7cfbc48550_0;
    %cmpi/u 5, 0, 3;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.29;
    %flag_set/vec4 8;
    %jmp/1 T_4.28, 8;
    %load/vec4 v0x5b7cfbc48630_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.30, 4;
    %load/vec4 v0x5b7cfbc48550_0;
    %cmpi/u 2, 0, 3;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.30;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.28;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7cfbc48040_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc48040_0, 0, 1;
T_4.27 ;
    %load/vec4 v0x5b7cfbc48710_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7cfbc48280_0, 0, 1;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc48280_0, 0, 1;
T_4.32 ;
    %load/vec4 v0x5b7cfbc48390_0;
    %cassign/vec4 v0x5b7cfbc481e0_0;
    %cassign/link v0x5b7cfbc481e0_0, v0x5b7cfbc48390_0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b7cfbc49cf0;
T_5 ;
    %wait E_0x5b7cfbc07a80;
    %load/vec4 v0x5b7cfbc4a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5b7cfbc4a140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5b7cfbc4a220_0;
    %assign/vec4 v0x5b7cfbc4a330_0, 0;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b7cfbc4a330_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b7cfbc4a6c0;
T_6 ;
    %wait E_0x5b7cfbc07a80;
    %load/vec4 v0x5b7cfbc4ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5b7cfbc4a9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5b7cfbc4aab0_0;
    %assign/vec4 v0x5b7cfbc4ab70_0, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5b7cfbc4ab70_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b7cfbc4ae90;
T_7 ;
    %wait E_0x5b7cfbc07a80;
    %load/vec4 v0x5b7cfbc4b5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b7cfbc4b230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5b7cfbc4b2f0_0;
    %assign/vec4 v0x5b7cfbc4b3b0_0, 0;
T_7.2 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5b7cfbc4b3b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b7cfbc4b7a0;
T_8 ;
    %wait E_0x5b7cfbc07a80;
    %load/vec4 v0x5b7cfbc4be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5b7cfbc4bb50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5b7cfbc4bc30_0;
    %assign/vec4 v0x5b7cfbc4bcf0_0, 0;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5b7cfbc4bcf0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b7cfbc499c0;
T_9 ;
    %wait E_0x5b7cfbc49c80;
    %load/vec4 v0x5b7cfbc4c320_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b7cfbc4c840_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b7cfbc4c0a0, 4;
    %store/vec4 v0x5b7cfbc4c840_0, 0, 8;
    %jmp T_9.5;
T_9.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b7cfbc4c0a0, 4;
    %store/vec4 v0x5b7cfbc4c840_0, 0, 8;
    %jmp T_9.5;
T_9.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b7cfbc4c0a0, 4;
    %store/vec4 v0x5b7cfbc4c840_0, 0, 8;
    %jmp T_9.5;
T_9.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b7cfbc4c0a0, 4;
    %store/vec4 v0x5b7cfbc4c840_0, 0, 8;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5b7cfbc47330;
T_10 ;
    %wait E_0x5b7cfbc08480;
    %load/vec4 v0x5b7cfbc47560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b7cfbc47990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc477c0_0, 0, 1;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x5b7cfbc47660_0;
    %pad/u 9;
    %load/vec4 v0x5b7cfbc47860_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x5b7cfbc47720_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x5b7cfbc47990_0, 0, 8;
    %store/vec4 v0x5b7cfbc477c0_0, 0, 1;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x5b7cfbc47660_0;
    %pad/u 9;
    %load/vec4 v0x5b7cfbc47860_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x5b7cfbc47720_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x5b7cfbc47990_0, 0, 8;
    %store/vec4 v0x5b7cfbc477c0_0, 0, 1;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x5b7cfbc47660_0;
    %load/vec4 v0x5b7cfbc47860_0;
    %and;
    %store/vec4 v0x5b7cfbc47990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc477c0_0, 0, 1;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x5b7cfbc47660_0;
    %load/vec4 v0x5b7cfbc47860_0;
    %or;
    %store/vec4 v0x5b7cfbc47990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc477c0_0, 0, 1;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x5b7cfbc47660_0;
    %load/vec4 v0x5b7cfbc47860_0;
    %xor;
    %store/vec4 v0x5b7cfbc47990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc477c0_0, 0, 1;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x5b7cfbc47660_0;
    %inv;
    %store/vec4 v0x5b7cfbc47990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc477c0_0, 0, 1;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x5b7cfbc47860_0;
    %store/vec4 v0x5b7cfbc47990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc477c0_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5b7cfbc4c9e0;
T_11 ;
    %wait E_0x5b7cfbc07a80;
    %load/vec4 v0x5b7cfbc4d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5b7cfbc4cdc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5b7cfbc4ceb0_0;
    %assign/vec4 v0x5b7cfbc4cf80_0, 0;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b7cfbc4cf80_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5b7cfbc0c960;
T_12 ;
    %wait E_0x5b7cfbc07a80;
    %load/vec4 v0x5b7cfbc22000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5b7cfbc29d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x5b7cfbc258b0_0;
    %assign/vec4 v0x5b7cfbc24580_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b7cfbc24580_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5b7cfbc226a0;
T_13 ;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5b7cfbc4e1c0_0;
    %inv;
    %store/vec4 v0x5b7cfbc4e1c0_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x5b7cfbc226a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc4e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7cfbc4e260_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7cfbc4e260_0, 0, 1;
    %delay 180000, 0;
    %vpi_call/w 3 32 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5b7cfbc226a0;
T_15 ;
    %vpi_call/w 3 36 "$dumpfile", "tb_files/top_tb.vcd" {0 0 0};
    %vpi_call/w 3 37 "$dumpvars" {0 0 0};
    %vpi_call/w 3 38 "$dumpon" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.sv";
    "./top.sv";
    "./DffPIPO_CE_SET.sv";
    "./ALU.sv";
    "./InstructionDecoder.sv";
    "./ProgramCounter.sv";
    "./ProgramMemory.sv";
    "./RegisterFile.sv";
