Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov 19 14:25:36 2021
| Host         : pc-b042-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controller_control_sets_placed.rpt
| Design       : controller
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |              33 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------+------------------+------------------+----------------+
|    Clock Signal   |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+------------------------+------------------+------------------+----------------+
|  U1/inst/clk_out1 | U2/U2/dato1_reg_2      | reset_IBUF       |                2 |              8 |
|  U1/inst/clk_out1 | U2/U2/dato2_reg_0      | reset_IBUF       |                2 |              8 |
|  U1/inst/clk_out1 | U2/U2/sample_out_reg_1 | reset_IBUF       |                1 |              8 |
|  U1/inst/clk_out1 | U2/U1/en_4_cycles      | reset_IBUF       |                4 |              9 |
|  U1/inst/clk_out1 |                        |                  |                4 |             10 |
|  U1/inst/clk_out1 | U2/U1/E[0]             | reset_IBUF       |                4 |             10 |
+-------------------+------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     3 |
| 9      |                     1 |
| 10     |                     2 |
+--------+-----------------------+


