
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.674260    0.000000    5.271304 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.674260    0.000000    5.271304 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.456881    0.000000    5.157911 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.456881    0.000000    5.157911 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.456881    0.000000    5.157911 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.464293    0.409956    5.130040 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.464293    0.000000    5.130040 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.130040   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.658287   19.091713   library setup time
                                             19.091713   data required time
---------------------------------------------------------------------------------------------
                                             19.091713   data required time
                                             -5.130040   data arrival time
---------------------------------------------------------------------------------------------
                                             13.961674   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    0.609125    0.307248    4.463444 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.609125    0.000000    4.463444 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003014    0.576361    0.504969    4.968412 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.576361    0.000000    4.968412 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.968412   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.680464   19.069538   library setup time
                                             19.069538   data required time
---------------------------------------------------------------------------------------------
                                             19.069538   data required time
                                             -4.968412   data arrival time
---------------------------------------------------------------------------------------------
                                             14.101125   slack (MET)



