(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "top_100015532TFW")
(DATE "123")
(VENDOR "ProASIC3E")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "top_100015532TFW")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT coll_mod/rx_dhr\[2\]/CLK  coll_mod/rx_dhr\[2\]/Q  coll_mod/rx_dhr_RNIHCLHA\[2\]/A  coll_mod/rx_dhr_RNIHCLHA\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_22/A  can_control/OPB_DO_1_t_0_28_iv_22/Y  can_control/control_RNIFV24K9\[2\]/C  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[9\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[8\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[6\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[5\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[4\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[3\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[2\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[1\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[0\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_30/B  coll_mod/rxbuf_rst_cnt13_0_I_30/Y  coll_mod/rxbuf_rst_cnt13_0_I_32/B  coll_mod/rxbuf_rst_cnt13_0_I_32/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/A  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_13/B  coll_mod/rxbuf_rst_cnt13_0_I_13/Y  coll_mod/rxbuf_rst_cnt13_0_I_15/C  coll_mod/rxbuf_rst_cnt13_0_I_15/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/A  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/un1_txr_cnt_0_I_30/B  coll_mod/un1_txr_cnt_0_I_30/Y  coll_mod/un1_txr_cnt_0_I_32/B  coll_mod/un1_txr_cnt_0_I_32/Y  coll_mod/un1_txr_cnt_0_I_39/A  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/un1_txr_cnt_0_I_13/B  coll_mod/un1_txr_cnt_0_I_13/Y  coll_mod/un1_txr_cnt_0_I_15/C  coll_mod/un1_txr_cnt_0_I_15/Y  coll_mod/un1_txr_cnt_0_I_20/A  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_29/B  coll_mod/rxbuf_rst_cnt13_0_I_29/Y  coll_mod/rxbuf_rst_cnt13_0_I_32/A  coll_mod/rxbuf_rst_cnt13_0_I_32/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/A  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_33/B  coll_mod/rxbuf_rst_cnt13_0_I_33/Y  coll_mod/rxbuf_rst_cnt13_0_I_35/A  coll_mod/rxbuf_rst_cnt13_0_I_35/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/B  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_31/B  coll_mod/rxbuf_rst_cnt13_0_I_31/Y  coll_mod/rxbuf_rst_cnt13_0_I_32/C  coll_mod/rxbuf_rst_cnt13_0_I_32/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/A  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/un1_txr_cnt_0_I_29/B  coll_mod/un1_txr_cnt_0_I_29/Y  coll_mod/un1_txr_cnt_0_I_32/A  coll_mod/un1_txr_cnt_0_I_32/Y  coll_mod/un1_txr_cnt_0_I_39/A  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_37/A  coll_mod/rxbuf_rst_cnt13_0_I_37/Y  coll_mod/rxbuf_rst_cnt13_0_I_38/B  coll_mod/rxbuf_rst_cnt13_0_I_38/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/C  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/un1_txr_cnt_0_I_33/B  coll_mod/un1_txr_cnt_0_I_33/Y  coll_mod/un1_txr_cnt_0_I_35/A  coll_mod/un1_txr_cnt_0_I_35/Y  coll_mod/un1_txr_cnt_0_I_39/B  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNI8KG31\[8\]/C  coll_mod/txr_fsm_RNI8KG31\[8\]/Y  coll_mod/txr_fsm_RNIM93L1\[15\]/C  coll_mod/txr_fsm_RNIM93L1\[15\]/Y  coll_mod/txr_fsm_RNIIFJBC\[12\]/B  coll_mod/txr_fsm_RNIIFJBC\[12\]/Y  pci_target/G_1_6/A  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_36/A  coll_mod/rxbuf_rst_cnt13_0_I_36/Y  coll_mod/rxbuf_rst_cnt13_0_I_38/A  coll_mod/rxbuf_rst_cnt13_0_I_38/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/C  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[9\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[8\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[6\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[5\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[4\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[3\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[2\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[1\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_enable_RNI8H8BC/B  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[0\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/un1_txr_cnt_0_I_31/B  coll_mod/un1_txr_cnt_0_I_31/Y  coll_mod/un1_txr_cnt_0_I_32/C  coll_mod/un1_txr_cnt_0_I_32/Y  coll_mod/un1_txr_cnt_0_I_39/A  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_12/A  coll_mod/rxbuf_rst_cnt13_0_I_12/Y  coll_mod/rxbuf_rst_cnt13_0_I_16/C  coll_mod/rxbuf_rst_cnt13_0_I_16/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/C  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIIII0H\[2\]/B  coll_mod/txr_fsm_RNIIII0H\[2\]/Y  coll_mod/txr_fsm_RNIKN05I\[2\]/A  coll_mod/txr_fsm_RNIKN05I\[2\]/Y  coll_mod/rxbuf_we_RNO_0/B  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_15/B  coll_mod/rxbuf_rst_cnt13_0_I_15/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/A  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/un22_0_i_a2_0\[3\]/B  coll_mod/un22_0_i_a2_0\[3\]/Y  coll_mod/un22_0_i_a2_3\[1\]/A  coll_mod/un22_0_i_a2_3\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/B  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/A  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/Y  can_control/state1_RNIC0H6D91/C  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_34/B  coll_mod/rxbuf_rst_cnt13_0_I_34/Y  coll_mod/rxbuf_rst_cnt13_0_I_35/B  coll_mod/rxbuf_rst_cnt13_0_I_35/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/B  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNIVU4M\[11\]/B  coll_mod/txr_fsm_RNIVU4M\[11\]/Y  pci_target/G_4_0/C  pci_target/G_4_0/Y  pci_target/G_0/A  pci_target/G_0/Y  pci_target/G_3/A  pci_target/G_3/Y  pci_target/sp_dr_RNI7C2NST\[4\]/B  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/un1_txr_cnt_0_I_37/A  coll_mod/un1_txr_cnt_0_I_37/Y  coll_mod/un1_txr_cnt_0_I_38/B  coll_mod/un1_txr_cnt_0_I_38/Y  coll_mod/un1_txr_cnt_0_I_39/C  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/un1_txr_cnt_0_I_34/B  coll_mod/un1_txr_cnt_0_I_34/Y  coll_mod/un1_txr_cnt_0_I_35/B  coll_mod/un1_txr_cnt_0_I_35/Y  coll_mod/un1_txr_cnt_0_I_39/B  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/un1_txr_cnt_0_I_12/A  coll_mod/un1_txr_cnt_0_I_12/Y  coll_mod/un1_txr_cnt_0_I_16/C  coll_mod/un1_txr_cnt_0_I_16/Y  coll_mod/un1_txr_cnt_0_I_20/C  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNI91NQ\[3\]/B  coll_mod/txr_fsm_RNI91NQ\[3\]/Y  coll_mod/txr_fsm_RNIGF9C1\[10\]/C  coll_mod/txr_fsm_RNIGF9C1\[10\]/Y  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/A  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/A  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/Y  can_control/state1_RNIC0H6D91/C  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/un1_txr_cnt_0_I_36/A  coll_mod/un1_txr_cnt_0_I_36/Y  coll_mod/un1_txr_cnt_0_I_38/A  coll_mod/un1_txr_cnt_0_I_38/Y  coll_mod/un1_txr_cnt_0_I_39/C  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_15/B  coll_mod/un1_txr_cnt_0_I_15/Y  coll_mod/un1_txr_cnt_0_I_20/A  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_16/A  coll_mod/rxbuf_rst_cnt13_0_I_16/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/C  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_17/A  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNI91NQ\[3\]/A  coll_mod/txr_fsm_RNI91NQ\[3\]/Y  coll_mod/txr_fsm_RNIGF9C1\[10\]/C  coll_mod/txr_fsm_RNIGF9C1\[10\]/Y  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/A  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/A  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/Y  can_control/state1_RNIC0H6D91/C  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[3\]/CLK  coll_mod/rx_dhr\[3\]/Q  coll_mod/rx_dhr_RNIIDLHA\[3\]/A  coll_mod/rx_dhr_RNIIDLHA\[3\]/Y  pci_target/OPB_m2_0_a3_1/B  pci_target/OPB_m2_0_a3_1/Y  pci_target/OPB_m2_0_a3/A  pci_target/OPB_m2_0_a3/Y  pci_target/OPB_m2_0/B  pci_target/OPB_m2_0/Y  pci_target/sp_dr_RNICDHJRK\[3\]/B  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[7\]/CLK  coll_mod/txr_fsm\[7\]/Q  coll_mod/txr_fsm_ns_i_a2_0\[7\]/B  coll_mod/txr_fsm_ns_i_a2_0\[7\]/Y  coll_mod/un22_0_i_a2_3\[1\]/B  coll_mod/un22_0_i_a2_3\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/B  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/A  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/Y  can_control/state1_RNIC0H6D91/C  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_34/B  coll_mod/rxbuf_rst_cnt13_0_I_34/Y  coll_mod/rxbuf_rst_cnt13_0_I_38/C  coll_mod/rxbuf_rst_cnt13_0_I_38/Y  coll_mod/rxbuf_rst_cnt13_0_I_39/C  coll_mod/rxbuf_rst_cnt13_0_I_39/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/B  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/un1_txr_cnt_0_I_16/A  coll_mod/un1_txr_cnt_0_I_16/Y  coll_mod/un1_txr_cnt_0_I_20/C  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_11/B  coll_mod/un1_txr_cnt_0_I_11/Y  coll_mod/un1_txr_cnt_0_I_17/C  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNIV1C3B\[14\]/B  coll_mod/txr_fsm_RNIV1C3B\[14\]/Y  coll_mod/txr_busy_RNO/B  coll_mod/txr_busy_RNO/Y  coll_mod/txr_busy/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[6\]/CLK  coll_mod/txr_fsm\[6\]/Q  coll_mod/txr_fsm_ns_i_a2_0\[7\]/A  coll_mod/txr_fsm_ns_i_a2_0\[7\]/Y  coll_mod/un22_0_i_a2_3\[1\]/B  coll_mod/un22_0_i_a2_3\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/B  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/A  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/Y  can_control/state1_RNIC0H6D91/C  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[15\]/CLK  coll_mod/txr_fsm\[15\]/Q  coll_mod/un22_0_i_a2_0\[3\]/A  coll_mod/un22_0_i_a2_0\[3\]/Y  coll_mod/un22_0_i_a2_3\[1\]/A  coll_mod/un22_0_i_a2_3\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/B  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/A  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/Y  can_control/state1_RNIC0H6D91/C  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/un1_txr_cnt_0_I_34/B  coll_mod/un1_txr_cnt_0_I_34/Y  coll_mod/un1_txr_cnt_0_I_38/C  coll_mod/un1_txr_cnt_0_I_38/Y  coll_mod/un1_txr_cnt_0_I_39/C  coll_mod/un1_txr_cnt_0_I_39/Y  coll_mod/un1_txr_cnt_0_I_40/B  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/un1_txr_cnt_0_I_17/A  coll_mod/un1_txr_cnt_0_I_17/Y  coll_mod/un1_txr_cnt_0_I_20/B  coll_mod/un1_txr_cnt_0_I_20/Y  coll_mod/un1_txr_cnt_0_I_21/A  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/txr_cnt_RNI0IG7U1\[7\]/B  coll_mod/txr_cnt_RNI0IG7U1\[7\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/C  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNIPAG7U1\[0\]/B  coll_mod/txr_cnt_RNIPAG7U1\[0\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/C  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_14/B  coll_mod/rxbuf_rst_cnt13_0_I_14/Y  coll_mod/rxbuf_rst_cnt13_0_I_19/C  coll_mod/rxbuf_rst_cnt13_0_I_19/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/B  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  can_control/OPB_DO_1_t_0_6_0_iv_12/A  can_control/OPB_DO_1_t_0_6_0_iv_12/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/B  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[7\]/CLK  coll_mod/txr_fsm\[7\]/Q  pci_target/G_1_0/A  pci_target/G_1_0/Y  pci_target/G_3_0/C  pci_target/G_3_0/Y  pci_target/G_0/B  pci_target/G_0/Y  pci_target/G_3/A  pci_target/G_3/Y  pci_target/sp_dr_RNI7C2NST\[4\]/B  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_26/C  coll_mod/rxbuf_rst_cnt13_0_I_26/Y  coll_mod/rxbuf_rst_cnt13_0_I_28/B  coll_mod/rxbuf_rst_cnt13_0_I_28/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/C  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[15\]/CLK  coll_mod/txr_fsm\[15\]/Q  pci_target/G_1_0/B  pci_target/G_1_0/Y  pci_target/G_3_0/C  pci_target/G_3_0/Y  pci_target/G_0/B  pci_target/G_0/Y  pci_target/G_3/A  pci_target/G_3/Y  pci_target/sp_dr_RNI7C2NST\[4\]/B  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/un1_txr_cnt_0_I_14/B  coll_mod/un1_txr_cnt_0_I_14/Y  coll_mod/un1_txr_cnt_0_I_19/C  coll_mod/un1_txr_cnt_0_I_19/Y  coll_mod/un1_txr_cnt_0_I_21/B  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/un22_0_i_a2_0\[3\]/B  coll_mod/un22_0_i_a2_0\[3\]/Y  coll_mod/un22_0_i_a2_3\[1\]/A  coll_mod/un22_0_i_a2_3\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/C  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/A  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/Y  can_control/state1_RNIQV76E91/A  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[11\]/CLK  coll_mod/txr_fsm\[11\]/Q  coll_mod/txr_fsm_RNIVU4M\[11\]/A  coll_mod/txr_fsm_RNIVU4M\[11\]/Y  pci_target/G_4_0/C  pci_target/G_4_0/Y  pci_target/G_0/A  pci_target/G_0/Y  pci_target/G_3/A  pci_target/G_3/Y  pci_target/sp_dr_RNI7C2NST\[4\]/B  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/un1_txr_cnt_0_I_26/C  coll_mod/un1_txr_cnt_0_I_26/Y  coll_mod/un1_txr_cnt_0_I_28/B  coll_mod/un1_txr_cnt_0_I_28/Y  coll_mod/un1_txr_cnt_0_I_40/C  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNIQBG7U1\[1\]/B  coll_mod/txr_cnt_RNIQBG7U1\[1\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/C  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/txr_cnt_RNISDG7U1\[3\]/B  coll_mod/txr_cnt_RNISDG7U1\[3\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/C  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[1\]/CLK  coll_mod/rx_dhr\[1\]/Q  pci_target/sp_dr_RNI22TNR8\[1\]/A  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[7\]/CLK  coll_mod/rx_dhr\[7\]/Q  can_control/G_1/A  can_control/G_1/Y  pci_target/G_1_2/B  pci_target/G_1_2/Y  pci_target/G_1_4/B  pci_target/G_1_4/Y  pci_target/G_1_6/C  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_25/B  coll_mod/rxbuf_rst_cnt13_0_I_25/Y  coll_mod/rxbuf_rst_cnt13_0_I_28/A  coll_mod/rxbuf_rst_cnt13_0_I_28/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/C  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNO_0\[3\]/A  coll_mod/txr_fsm_RNO_0\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/A  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_27/A  coll_mod/rxbuf_rst_cnt13_0_I_27/Y  coll_mod/rxbuf_rst_cnt13_0_I_28/C  coll_mod/rxbuf_rst_cnt13_0_I_28/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/C  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/un1_txr_cnt_0_I_25/B  coll_mod/un1_txr_cnt_0_I_25/Y  coll_mod/un1_txr_cnt_0_I_28/A  coll_mod/un1_txr_cnt_0_I_28/Y  coll_mod/un1_txr_cnt_0_I_40/C  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[10\]/CLK  coll_mod/txr_fsm\[10\]/Q  coll_mod/txr_fsm_RNI8KG31\[8\]/A  coll_mod/txr_fsm_RNI8KG31\[8\]/Y  coll_mod/txr_fsm_RNIM93L1\[15\]/C  coll_mod/txr_fsm_RNIM93L1\[15\]/Y  coll_mod/txr_fsm_RNIIFJBC\[12\]/B  coll_mod/txr_fsm_RNIIFJBC\[12\]/Y  pci_target/G_1_6/A  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_11/B  coll_mod/rxbuf_rst_cnt13_0_I_11/Y  coll_mod/rxbuf_rst_cnt13_0_I_17/C  coll_mod/rxbuf_rst_cnt13_0_I_17/Y  coll_mod/rxbuf_rst_cnt13_0_I_20/B  coll_mod/rxbuf_rst_cnt13_0_I_20/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/A  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIIII0H\[2\]/B  coll_mod/txr_fsm_RNIIII0H\[2\]/Y  coll_mod/txr_fsm_RNIKN05I\[2\]/A  coll_mod/txr_fsm_RNIKN05I\[2\]/Y  coll_mod/rxbuf_rst/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_26/A  coll_mod/rxbuf_rst_cnt13_0_I_26/Y  coll_mod/rxbuf_rst_cnt13_0_I_28/B  coll_mod/rxbuf_rst_cnt13_0_I_28/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/C  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_4/A  coll_mod/rxbuf_rst_cnt13_0_I_4/Y  coll_mod/rxbuf_rst_cnt13_0_I_6/C  coll_mod/rxbuf_rst_cnt13_0_I_6/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/B  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_2/A  coll_mod/rxbuf_rst_cnt13_0_I_2/Y  coll_mod/rxbuf_rst_cnt13_0_I_6/B  coll_mod/rxbuf_rst_cnt13_0_I_6/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/B  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_23/A  coll_mod/rxbuf_rst_cnt13_0_I_23/Y  coll_mod/rxbuf_rst_cnt13_0_I_24/B  coll_mod/rxbuf_rst_cnt13_0_I_24/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/A  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/un1_txr_cnt_0_I_27/A  coll_mod/un1_txr_cnt_0_I_27/Y  coll_mod/un1_txr_cnt_0_I_28/C  coll_mod/un1_txr_cnt_0_I_28/Y  coll_mod/un1_txr_cnt_0_I_40/C  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_22/A  coll_mod/rxbuf_rst_cnt13_0_I_22/Y  coll_mod/rxbuf_rst_cnt13_0_I_24/A  coll_mod/rxbuf_rst_cnt13_0_I_24/Y  coll_mod/rxbuf_rst_cnt13_0_I_40/A  coll_mod/rxbuf_rst_cnt13_0_I_40/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/B  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/DOUTB0  coll_mod/med_din_RNO_0\[0\]/A  coll_mod/med_din_RNO_0\[0\]/Y  coll_mod/med_din_RNO\[0\]/A  coll_mod/med_din_RNO\[0\]/Y  coll_mod/med_din\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/DOUTB1  coll_mod/med_din_RNO_0\[1\]/A  coll_mod/med_din_RNO_0\[1\]/Y  coll_mod/med_din_RNO\[1\]/A  coll_mod/med_din_RNO\[1\]/Y  coll_mod/med_din\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/DOUTB0  coll_mod/med_din_RNO_0\[4\]/A  coll_mod/med_din_RNO_0\[4\]/Y  coll_mod/med_din_RNO\[4\]/A  coll_mod/med_din_RNO\[4\]/Y  coll_mod/med_din\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/DOUTB1  coll_mod/med_din_RNO_0\[5\]/A  coll_mod/med_din_RNO_0\[5\]/Y  coll_mod/med_din_RNO\[5\]/A  coll_mod/med_din_RNO\[5\]/Y  coll_mod/med_din\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/DOUTB0  coll_mod/med_din_RNO_0\[2\]/A  coll_mod/med_din_RNO_0\[2\]/Y  coll_mod/med_din_RNO\[2\]/A  coll_mod/med_din_RNO\[2\]/Y  coll_mod/med_din\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/DOUTB1  coll_mod/med_din_RNO_0\[3\]/A  coll_mod/med_din_RNO_0\[3\]/Y  coll_mod/med_din_RNO\[3\]/A  coll_mod/med_din_RNO\[3\]/Y  coll_mod/med_din\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/DOUTB0  coll_mod/med_din_RNO_0\[6\]/A  coll_mod/med_din_RNO_0\[6\]/Y  coll_mod/med_din_RNO\[6\]/A  coll_mod/med_din_RNO\[6\]/Y  coll_mod/med_din\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/CLKB  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/DOUTB1  coll_mod/med_din_RNO_0\[7\]/A  coll_mod/med_din_RNO_0\[7\]/Y  coll_mod/med_din_RNO\[7\]/A  coll_mod/med_din_RNO\[7\]/Y  coll_mod/med_din\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNI0RBQ\[12\]/C  coll_mod/txr_fsm_RNI0RBQ\[12\]/Y  coll_mod/txr_fsm_RNIIFJBC\[12\]/A  coll_mod/txr_fsm_RNIIFJBC\[12\]/Y  pci_target/G_1_6/A  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_3/A  coll_mod/rxbuf_rst_cnt13_0_I_3/Y  coll_mod/rxbuf_rst_cnt13_0_I_7/B  coll_mod/rxbuf_rst_cnt13_0_I_7/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/A  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/un1_txr_cnt_0_I_22/A  coll_mod/un1_txr_cnt_0_I_22/Y  coll_mod/un1_txr_cnt_0_I_24/A  coll_mod/un1_txr_cnt_0_I_24/Y  coll_mod/un1_txr_cnt_0_I_40/A  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/C  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[11\]/CLK  coll_mod/txr_fsm\[11\]/Q  coll_mod/txr_fsm_RNIGF9C1\[10\]/A  coll_mod/txr_fsm_RNIGF9C1\[10\]/Y  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/A  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/A  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/Y  can_control/state1_RNIC0H6D91/C  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/un1_txr_cnt_0_I_26/A  coll_mod/un1_txr_cnt_0_I_26/Y  coll_mod/un1_txr_cnt_0_I_28/B  coll_mod/un1_txr_cnt_0_I_28/Y  coll_mod/un1_txr_cnt_0_I_40/C  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/txr_cnt_RNIVC8T9\[2\]/A  coll_mod/txr_cnt_RNIVC8T9\[2\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/A  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/A  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/A  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  coll_mod/txr_fsm_RNIM93L1\[15\]/B  coll_mod/txr_fsm_RNIM93L1\[15\]/Y  coll_mod/txr_fsm_RNIIFJBC\[12\]/B  coll_mod/txr_fsm_RNIIFJBC\[12\]/Y  pci_target/G_1_6/A  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/un1_txr_cnt_0_I_4/A  coll_mod/un1_txr_cnt_0_I_4/Y  coll_mod/un1_txr_cnt_0_I_6/C  coll_mod/un1_txr_cnt_0_I_6/Y  coll_mod/un1_txr_cnt_0_I_8/B  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/C  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/A  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[8\]/CLK  coll_mod/txr_fsm\[8\]/Q  coll_mod/txr_fsm_RNI8KG31\[8\]/B  coll_mod/txr_fsm_RNI8KG31\[8\]/Y  coll_mod/txr_fsm_RNIM93L1\[15\]/C  coll_mod/txr_fsm_RNIM93L1\[15\]/Y  coll_mod/txr_fsm_RNIIFJBC\[12\]/B  coll_mod/txr_fsm_RNIIFJBC\[12\]/Y  pci_target/G_1_6/A  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/un1_txr_cnt_0_I_2/A  coll_mod/un1_txr_cnt_0_I_2/Y  coll_mod/un1_txr_cnt_0_I_6/B  coll_mod/un1_txr_cnt_0_I_6/Y  coll_mod/un1_txr_cnt_0_I_8/B  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/A  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[9\]/A  coll_mod/txr_cnt_RNO\[9\]/Y  coll_mod/txr_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_1/A  coll_mod/rxbuf_rst_cnt13_0_I_1/Y  coll_mod/rxbuf_rst_cnt13_0_I_6/A  coll_mod/rxbuf_rst_cnt13_0_I_6/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/B  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/un1_txr_cnt_0_I_23/A  coll_mod/un1_txr_cnt_0_I_23/Y  coll_mod/un1_txr_cnt_0_I_24/B  coll_mod/un1_txr_cnt_0_I_24/Y  coll_mod/un1_txr_cnt_0_I_40/A  coll_mod/un1_txr_cnt_0_I_40/Y  coll_mod/un1_txr_cnt_0_I_41/B  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/A  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/A  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_5/A  coll_mod/rxbuf_rst_cnt13_0_I_5/Y  coll_mod/rxbuf_rst_cnt13_0_I_7/A  coll_mod/rxbuf_rst_cnt13_0_I_7/Y  coll_mod/rxbuf_rst_cnt13_0_I_8/A  coll_mod/rxbuf_rst_cnt13_0_I_8/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/A  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/un1_txr_cnt_0_I_3/A  coll_mod/un1_txr_cnt_0_I_3/Y  coll_mod/un1_txr_cnt_0_I_7/B  coll_mod/un1_txr_cnt_0_I_7/Y  coll_mod/un1_txr_cnt_0_I_8/A  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/un1_txr_cnt_0_I_1/A  coll_mod/un1_txr_cnt_0_I_1/Y  coll_mod/un1_txr_cnt_0_I_6/A  coll_mod/un1_txr_cnt_0_I_6/Y  coll_mod/un1_txr_cnt_0_I_8/B  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/un1_txr_cnt_0_I_5/A  coll_mod/un1_txr_cnt_0_I_5/Y  coll_mod/un1_txr_cnt_0_I_7/A  coll_mod/un1_txr_cnt_0_I_7/Y  coll_mod/un1_txr_cnt_0_I_8/A  coll_mod/un1_txr_cnt_0_I_8/Y  coll_mod/un1_txr_cnt_0_I_41/A  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/txr_cnt_RNI1JG7U1\[8\]/B  coll_mod/txr_cnt_RNI1JG7U1\[8\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/B  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/txr_cnt_RNI2KG7U1\[9\]/B  coll_mod/txr_cnt_RNI2KG7U1\[9\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/B  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/txr_cnt_RNIUFG7U1\[5\]/B  coll_mod/txr_cnt_RNIUFG7U1\[5\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/B  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/txr_cnt_RNIVGG7U1\[6\]/B  coll_mod/txr_cnt_RNIVGG7U1\[6\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/B  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/txr_cnt_RNIA2GBU1\[10\]/B  coll_mod/txr_cnt_RNIA2GBU1\[10\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/B  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[10\]/CLK  coll_mod/txr_fsm\[10\]/Q  coll_mod/txr_fsm_RNIGF9C1\[10\]/B  coll_mod/txr_fsm_RNIGF9C1\[10\]/Y  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/A  coll_mod/un22_0_i_a2_3_RNIE2IEB\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/A  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/Y  can_control/state1_RNIC0H6D91/C  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_19/A  coll_mod/rxbuf_rst_cnt13_0_I_19/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/B  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[15\]/CLK  coll_mod/txr_fsm\[15\]/Q  coll_mod/txr_fsm_RNIM93L1\[15\]/A  coll_mod/txr_fsm_RNIM93L1\[15\]/Y  coll_mod/txr_fsm_RNIIFJBC\[12\]/B  coll_mod/txr_fsm_RNIIFJBC\[12\]/Y  pci_target/G_1_6/A  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[9\]/A  coll_mod/rxbuf_rst_cnt_RNO\[9\]/Y  coll_mod/rxbuf_rst_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  pci_target/G_4_0/B  pci_target/G_4_0/Y  pci_target/G_0/A  pci_target/G_0/Y  pci_target/G_3/A  pci_target/G_3/Y  pci_target/sp_dr_RNI7C2NST\[4\]/B  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[11\]/CLK  coll_mod/txr_fsm\[11\]/Q  coll_mod/txr_fsm_RNI0RBQ\[12\]/A  coll_mod/txr_fsm_RNI0RBQ\[12\]/Y  coll_mod/txr_fsm_RNIIFJBC\[12\]/A  coll_mod/txr_fsm_RNIIFJBC\[12\]/Y  pci_target/G_1_6/A  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  pci_target/G_4_0/A  pci_target/G_4_0/Y  pci_target/G_0/A  pci_target/G_0/Y  pci_target/G_3/A  pci_target/G_3/Y  pci_target/sp_dr_RNI7C2NST\[4\]/B  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/un1_txr_cnt_0_I_19/A  coll_mod/un1_txr_cnt_0_I_19/Y  coll_mod/un1_txr_cnt_0_I_21/B  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[5\]/CLK  coll_mod/rx_dhr\[5\]/Q  coll_mod/rx_dhr_RNIKFLHA\[5\]/A  coll_mod/rx_dhr_RNIKFLHA\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2_RNI61LRN/B  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2_RNI61LRN/Y  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/B  coll_mod/un22_0_i_a2_3_RNIG3FKN2\[1\]/Y  can_control/state1_RNIC0H6D91/C  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt13_0_I_18/A  coll_mod/rxbuf_rst_cnt13_0_I_18/Y  coll_mod/rxbuf_rst_cnt13_0_I_21/C  coll_mod/rxbuf_rst_cnt13_0_I_21/Y  coll_mod/rxbuf_rst_cnt13_0_I_41/C  coll_mod/rxbuf_rst_cnt13_0_I_41/Y  coll_mod/txr_fsm_RNIGGI0H\[0\]/A  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  coll_mod/txr_fsm_RNISR4M\[4\]/B  coll_mod/txr_fsm_RNISR4M\[4\]/Y  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/A  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/A  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/Y  can_control/state1_RNIQV76E91/A  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[5\]/CLK  coll_mod/txr_fsm\[5\]/Q  pci_target/G_3_0/A  pci_target/G_3_0/Y  pci_target/G_0/B  pci_target/G_0/Y  pci_target/G_3/A  pci_target/G_3/Y  pci_target/sp_dr_RNI7C2NST\[4\]/B  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/un1_txr_cnt_0_I_18/A  coll_mod/un1_txr_cnt_0_I_18/Y  coll_mod/un1_txr_cnt_0_I_21/C  coll_mod/un1_txr_cnt_0_I_21/Y  coll_mod/un1_txr_cnt_0_I_41/C  coll_mod/un1_txr_cnt_0_I_41/Y  coll_mod/txr_fsm_RNO_4\[3\]/A  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[0\]/CLK  coll_mod/rx_dhr\[0\]/Q  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_1/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_6_1/Y  can_control/control_RNI8B1I72\[0\]/A  can_control/control_RNI8B1I72\[0\]/Y  can_control/control_RNIC58V9D\[0\]/C  can_control/control_RNIC58V9D\[0\]/Y  can_control/control_RNI5OD81M1\[0\]/B  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[12\]/CLK  coll_mod/txr_fsm\[12\]/Q  coll_mod/txr_fsm_RNI0RBQ\[12\]/B  coll_mod/txr_fsm_RNI0RBQ\[12\]/Y  coll_mod/txr_fsm_RNIIFJBC\[12\]/A  coll_mod/txr_fsm_RNIIFJBC\[12\]/Y  pci_target/G_1_6/A  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[6\]/CLK  coll_mod/rx_dhr\[6\]/Q  coll_mod/rx_dhr_RNILGLHA\[6\]/A  coll_mod/rx_dhr_RNILGLHA\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3_RNI92LRN/B  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3_RNI92LRN/Y  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/C  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/Y  can_control/state1_RNIQV76E91/A  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[5\]/CLK  coll_mod/txr_fsm\[5\]/Q  coll_mod/txr_fsm_RNISR4M\[12\]/A  coll_mod/txr_fsm_RNISR4M\[12\]/Y  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/B  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/A  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/Y  can_control/state1_RNIQV76E91/A  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[1\]/CLK  coll_mod/txr_fsm\[1\]/Q  pci_target/G_3_0/B  pci_target/G_3_0/Y  pci_target/G_0/B  pci_target/G_0/Y  pci_target/G_3/A  pci_target/G_3/Y  pci_target/sp_dr_RNI7C2NST\[4\]/B  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/A  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_enable_0_RNID7KN1/B  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[7\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/A  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_enable_0_RNID7KN1/B  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[6\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/A  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_enable_0_RNID7KN1/B  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[5\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/A  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_enable_0_RNID7KN1/B  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[4\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/A  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_enable_0_RNID7KN1/B  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[3\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/A  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_enable_0_RNID7KN1/B  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[2\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/A  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_enable_0_RNID7KN1/B  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[1\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/A  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_enable_0_RNID7KN1/B  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[0\]/E  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[12\]/CLK  coll_mod/txr_fsm\[12\]/Q  coll_mod/txr_fsm_RNISR4M\[12\]/B  coll_mod/txr_fsm_RNISR4M\[12\]/Y  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/B  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/A  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/Y  can_control/state1_RNIQV76E91/A  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/A  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/A  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/A  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/A  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/C  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/A  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNO\[8\]/B  coll_mod/txr_cnt_RNO\[8\]/Y  coll_mod/txr_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[4\]/CLK  coll_mod/txr_fsm\[4\]/Q  coll_mod/txr_fsm_RNISR4M\[4\]/A  coll_mod/txr_fsm_RNISR4M\[4\]/Y  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/A  coll_mod/un22_0_i_a2_3_RNIQVDI1\[1\]/Y  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/A  coll_mod/un22_0_i_a2_3_RNIVC7A31\[1\]/Y  can_control/state1_RNIQV76E91/A  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[8\]/A  coll_mod/rxbuf_rst_cnt_RNO\[8\]/Y  coll_mod/rxbuf_rst_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[4\]/CLK  coll_mod/rx_dhr\[4\]/Q  coll_mod/rx_dhr_RNIJELHA\[4\]/A  coll_mod/rx_dhr_RNIJELHA\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2_RNI50LRN/A  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2_RNI50LRN/Y  pci_target/G_3/S  pci_target/G_3/Y  pci_target/sp_dr_RNI7C2NST\[4\]/B  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/txr_cnt_RNIFAK5\[3\]/C  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/A  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/A  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/A  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/A  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/A  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/A  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/A  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/A  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/A  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/A  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/A  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/A  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/A  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/A  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/A  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/A  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/A  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/A  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/A  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/A  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/A  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/A  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/A  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/A  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/A  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/S  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/S  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/S  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/S  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/S  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/S  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/S  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/S  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/S  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/S  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/S  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/S  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/S  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/S  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/S  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/S  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/S  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/S  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/S  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst/CLK  coll_mod/rxbuf_rst/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/S  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/A  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/A  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/A  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/C  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/A  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/txr_cnt_RNIFAK5\[3\]/A  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/A  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/OPB_WE_0_a2_0/B  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/A  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/C  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/B  coll_mod/rxbuf_rst_cnt_RNI3L9L\[5\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_busy/CLK  coll_mod/txr_busy/Q  pci_target/OPB_m7_0_a2_22/A  pci_target/OPB_m7_0_a2_22/Y  pci_target/sp_dr_RNIDVN66P\[1\]/A  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(6.3:6.3:6.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO_0\[10\]/B  coll_mod/txr_cnt_RNO_0\[10\]/Y  coll_mod/txr_cnt_RNO\[10\]/B  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/B  coll_mod/rxbuf_rst_cnt_RNI7P9L\[7\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/B  coll_mod/rxbuf_rst_cnt_RNIRC9L\[1\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/B  coll_mod/rxbuf_rst_cnt_RNIPA9L\[0\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/B  coll_mod/rxbuf_rst_cnt_RNI9R9L\[8\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/B  coll_mod/rxbuf_rst_cnt_RNIBT9L\[9\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/B  coll_mod/rxbuf_rst_cnt_RNI1J9L\[4\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/txr_fsm_RNI3TTS1\[9\]/C  coll_mod/txr_fsm_RNI3TTS1\[9\]/Y  coll_mod/rxbuf_in\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/txr_fsm_RNI3TTS1\[9\]/C  coll_mod/txr_fsm_RNI3TTS1\[9\]/Y  coll_mod/rxbuf_in\[5\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/txr_fsm_RNI3TTS1\[9\]/C  coll_mod/txr_fsm_RNI3TTS1\[9\]/Y  coll_mod/rxbuf_in\[4\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/txr_fsm_RNI3TTS1\[9\]/C  coll_mod/txr_fsm_RNI3TTS1\[9\]/Y  coll_mod/rxbuf_in\[3\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/txr_fsm_RNI3TTS1\[9\]/C  coll_mod/txr_fsm_RNI3TTS1\[9\]/Y  coll_mod/rxbuf_in\[2\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/txr_fsm_RNI3TTS1\[9\]/C  coll_mod/txr_fsm_RNI3TTS1\[9\]/Y  coll_mod/rxbuf_in\[1\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/txr_fsm_RNI3TTS1\[9\]/C  coll_mod/txr_fsm_RNI3TTS1\[9\]/Y  coll_mod/rxbuf_in\[0\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIVG9L\[3\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNO_0\[6\]/A  coll_mod/txr_cnt_RNO_0\[6\]/Y  coll_mod/txr_cnt_RNO\[6\]/A  coll_mod/txr_cnt_RNO\[6\]/Y  coll_mod/txr_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI5N9L\[6\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/B  coll_mod/rxbuf_rst_cnt_RNITE9L\[2\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/B  coll_mod/rxbuf_rst_cnt_RNIRQ6T\[10\]/Y  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/ADDRA10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNISLS7\[6\]/A  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNO\[7\]/A  coll_mod/txr_cnt_RNO\[7\]/Y  coll_mod/txr_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/txr_fsm_RNIKN05I\[2\]/B  coll_mod/txr_fsm_RNIKN05I\[2\]/Y  coll_mod/rxbuf_we_RNO_0/B  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIDTMRA\[6\]/B  rs485_mod/eatx_in_d_RNIDTMRA\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/B  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO_1\[10\]/B  coll_mod/txr_cnt_RNO_1\[10\]/Y  coll_mod/txr_cnt_RNO\[10\]/C  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/B  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIRRDLB\[6\]/B  rs485_mod/imtx_in_d_RNIRRDLB\[6\]/Y  rs485_mod/test_pattern_RNIL4LH21\[6\]/C  rs485_mod/test_pattern_RNIL4LH21\[6\]/Y  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/C  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/A  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[6\]/A  coll_mod/rxbuf_rst_cnt_RNO\[6\]/Y  coll_mod/rxbuf_rst_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/B  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[7\]/A  coll_mod/rxbuf_rst_cnt_RNO\[7\]/Y  coll_mod/rxbuf_rst_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/med_mod/u2/tbre_RNI13AU/A  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_fsm_RNO\[8\]/B  coll_mod/txr_fsm_RNO\[8\]/Y  coll_mod/txr_fsm\[8\]/D  	(2.6:2.6:2.6) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIBUVUA\[9\]/B  brk1/sample_time_set_RNIBUVUA\[9\]/Y  brk1/over_i_set_RNIPM7FV\[9\]/C  brk1/over_i_set_RNIPM7FV\[9\]/Y  brk1/clk_divider_RNI7FF9L1\[9\]/B  brk1/clk_divider_RNI7FF9L1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/C  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIT81EB\[6\]/B  rs485_mod/sp485_2_data_RNIT81EB\[6\]/Y  rs485_mod/test_pattern_RNIL4LH21\[6\]/B  rs485_mod/test_pattern_RNIL4LH21\[6\]/Y  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/C  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/A  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIOHS8B\[15\]/B  brk1/sample_time_set_RNIOHS8B\[15\]/Y  brk1/CycleCount_RNI03URV\[15\]/C  brk1/CycleCount_RNI03URV\[15\]/Y  brk1/clk_divider_RNIRJCOL1\[15\]/B  brk1/clk_divider_RNIRJCOL1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNINGS8B\[14\]/B  brk1/sample_time_set_RNINGS8B\[14\]/Y  brk1/CycleCount_RNITVTRV\[14\]/C  brk1/CycleCount_RNITVTRV\[14\]/Y  brk1/clk_divider_RNINFCOL1\[14\]/B  brk1/clk_divider_RNINFCOL1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/C  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIMFS8B\[13\]/B  brk1/sample_time_set_RNIMFS8B\[13\]/Y  brk1/CycleCount_RNIQSTRV\[13\]/C  brk1/CycleCount_RNIQSTRV\[13\]/Y  brk1/clk_divider_RNIJBCOL1\[13\]/B  brk1/clk_divider_RNIJBCOL1\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/C  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNI7QVUA\[5\]/B  brk1/sample_time_set_RNI7QVUA\[5\]/Y  brk1/over_i_set_RNIDA7FV\[5\]/C  brk1/over_i_set_RNIDA7FV\[5\]/Y  brk1/clk_divider_RNINUE9L1\[5\]/B  brk1/clk_divider_RNINUE9L1\[5\]/Y  can_control/state1_RNI01ST7F/C  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/tbre/CLK  coll_mod/med_mod/u2/tbre/Q  coll_mod/txr_fsm_RNO_1\[7\]/A  coll_mod/txr_fsm_RNO_1\[7\]/Y  coll_mod/txr_fsm_RNO\[7\]/B  coll_mod/txr_fsm_RNO\[7\]/Y  coll_mod/txr_fsm\[7\]/D  	(2.6:2.6:2.6) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNISUQ51\[2\]/A  coll_mod/txr_fsm_RNISUQ51\[2\]/Y  coll_mod/txr_enable_0_RNIM5CII/B  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNISUQ51\[2\]/A  coll_mod/txr_fsm_RNISUQ51\[2\]/Y  coll_mod/txr_enable_0_RNIM5CII/B  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/rxbuf_rst_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/txr_cnt_RNISLS7\[6\]/B  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNID5O4B\[6\]/B  brk1/clk_divider_RNID5O4B\[6\]/Y  brk1/sample_time_set_RNIR2F9L1\[6\]/A  brk1/sample_time_set_RNIR2F9L1\[6\]/Y  can_control/state1_RNIDDTT7F/C  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNI9SVUA\[7\]/B  brk1/sample_time_set_RNI9SVUA\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_28_s/B  can_control/OPB_DO_1_t_0_23_0_iv_28_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_29_s/C  can_control/OPB_DO_1_t_0_23_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[0\]/B  coll_mod/rxbuf_rst_cnt_RNO\[0\]/Y  coll_mod/rxbuf_rst_cnt\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNIGGI0H\[0\]/B  coll_mod/txr_fsm_RNIGGI0H\[0\]/Y  coll_mod/txr_enable_0_RNIM5CII/C  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNI0LVKB\[6\]/B  rs485_mod/sync_d_RNI0LVKB\[6\]/Y  rs485_mod/amtx_in_d_RNILUOMM\[6\]/C  rs485_mod/amtx_in_d_RNILUOMM\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/B  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIGD7FV\[6\]/B  brk1/sample_time_set_RNIGD7FV\[6\]/Y  brk1/sample_time_set_RNIR2F9L1\[6\]/B  brk1/sample_time_set_RNIR2F9L1\[6\]/Y  can_control/state1_RNIDDTT7F/C  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/txr_cnt_RNISLS7\[6\]/C  coll_mod/txr_cnt_RNISLS7\[6\]/Y  coll_mod/txr_cnt_RNI4T09\[7\]/A  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/A  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_DEVSEL  PCI_DEVSEL_pad/PAD  PCI_DEVSEL_pad/Y  pci_target/OPB_WE_0_a2_0/A  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/A  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/C  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[0\]/B  coll_mod/txr_cnt_RNO\[0\]/Y  coll_mod/txr_cnt\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[1\]/C  coll_mod/rxbuf_rst_cnt_RNO\[1\]/Y  coll_mod/rxbuf_rst_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[7\]/C  coll_mod/rxbuf_rst_cnt_RNO\[7\]/Y  coll_mod/rxbuf_rst_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[3\]/C  coll_mod/rxbuf_rst_cnt_RNO\[3\]/Y  coll_mod/rxbuf_rst_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[5\]/C  coll_mod/rxbuf_rst_cnt_RNO\[5\]/Y  coll_mod/rxbuf_rst_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[8\]/C  coll_mod/rxbuf_rst_cnt_RNO\[8\]/Y  coll_mod/rxbuf_rst_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[9\]/C  coll_mod/rxbuf_rst_cnt_RNO\[9\]/Y  coll_mod/rxbuf_rst_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/C  coll_mod/rxbuf_rst_cnt_RNI38SO1\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/A  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI1I8NB\[6\]/B  rs485_mod/bmpls_d_RNI1I8NB\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/A  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNO\[2\]/Y  coll_mod/rxbuf_rst_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[4\]/B  coll_mod/rxbuf_rst_cnt_RNO\[4\]/Y  coll_mod/rxbuf_rst_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst_cnt_RNO\[6\]/B  coll_mod/rxbuf_rst_cnt_RNO\[6\]/Y  coll_mod/rxbuf_rst_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNIUG6SA\[2\]/B  rs485_mod/tst_spi_miso_d_RNIUG6SA\[2\]/Y  rs485_mod/tctx_in_d_RNIO3MVL\[2\]/C  rs485_mod/tctx_in_d_RNIO3MVL\[2\]/Y  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/C  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/A  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[1\]/C  coll_mod/txr_cnt_RNO\[1\]/Y  coll_mod/txr_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[9\]/C  coll_mod/txr_cnt_RNO\[9\]/Y  coll_mod/txr_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[8\]/C  coll_mod/txr_cnt_RNO\[8\]/Y  coll_mod/txr_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[5\]/C  coll_mod/txr_cnt_RNO\[5\]/Y  coll_mod/txr_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[3\]/C  coll_mod/txr_cnt_RNO\[3\]/Y  coll_mod/txr_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[7\]/C  coll_mod/txr_cnt_RNO\[7\]/Y  coll_mod/txr_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB5  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI3M6SA\[7\]/B  rs485_mod/tst_spi_miso_d_RNI3M6SA\[7\]/Y  rs485_mod/amtx_in_d_RNIP00UL\[7\]/C  rs485_mod/amtx_in_d_RNIP00UL\[7\]/Y  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/C  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/B  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[2\]/B  coll_mod/txr_cnt_RNO\[2\]/Y  coll_mod/txr_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[4\]/B  coll_mod/txr_cnt_RNO\[4\]/Y  coll_mod/txr_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_cnt_RNO\[6\]/B  coll_mod/txr_cnt_RNO\[6\]/Y  coll_mod/txr_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNIFAK5\[3\]/B  coll_mod/txr_cnt_RNIFAK5\[3\]/Y  coll_mod/txr_cnt_RNO\[5\]/B  coll_mod/txr_cnt_RNO\[5\]/Y  coll_mod/txr_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB7  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB3  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB8  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB9  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB4  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIG8O4B\[9\]/B  brk1/clk_divider_RNIG8O4B\[9\]/Y  brk1/clk_divider_RNI7FF9L1\[9\]/A  brk1/clk_divider_RNI7FF9L1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/C  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE_0/A  coll_mod/txr_enable_RNITAIE_0/Y  coll_mod/txr_enable_RNI8H8BC/A  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNI1MVKB\[7\]/B  rs485_mod/sync_d_RNI1MVKB\[7\]/Y  rs485_mod/eatx_in_d_RNIFKMGM\[7\]/C  rs485_mod/eatx_in_d_RNIFKMGM\[7\]/Y  rs485_mod/eatx_in_d_RNIGVEBD1\[7\]/C  rs485_mod/eatx_in_d_RNIGVEBD1\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/A  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB6  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB2  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/ADDRB10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/ADDRB10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/ADDRB10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/ADDRB10  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/B  coll_mod/rxbuf_rst_cnt_RNIK0K81\[3\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[5\]/A  coll_mod/rxbuf_rst_cnt_RNO\[5\]/Y  coll_mod/rxbuf_rst_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/rxbuf_in_RNO\[3\]/B  coll_mod/rxbuf_in_RNO\[3\]/Y  coll_mod/rxbuf_in\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/rxbuf_in_RNO\[4\]/B  coll_mod/rxbuf_in_RNO\[4\]/Y  coll_mod/rxbuf_in\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/rxbuf_in_RNO\[5\]/B  coll_mod/rxbuf_in_RNO\[5\]/Y  coll_mod/rxbuf_in\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/rxbuf_in_RNO\[6\]/B  coll_mod/rxbuf_in_RNO\[6\]/Y  coll_mod/rxbuf_in\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/rxbuf_in_RNO\[7\]/B  coll_mod/rxbuf_in_RNO\[7\]/Y  coll_mod/rxbuf_in\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/rxbuf_in_RNO\[2\]/B  coll_mod/rxbuf_in_RNO\[2\]/Y  coll_mod/rxbuf_in\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/rxbuf_in_RNO\[1\]/B  coll_mod/rxbuf_in_RNO\[1\]/Y  coll_mod/rxbuf_in\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41_0/B  coll_mod/txr_enable_0_RNI25E41_0/Y  coll_mod/rxbuf_in_RNO\[0\]/B  coll_mod/rxbuf_in_RNO\[0\]/Y  coll_mod/rxbuf_in\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIT0V6B\[15\]/B  brk1/clk_divider_RNIT0V6B\[15\]/Y  brk1/clk_divider_RNIRJCOL1\[15\]/A  brk1/clk_divider_RNIRJCOL1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNISVU6B\[14\]/B  brk1/clk_divider_RNISVU6B\[14\]/Y  brk1/clk_divider_RNINFCOL1\[14\]/A  brk1/clk_divider_RNINFCOL1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/C  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIRUU6B\[13\]/B  brk1/clk_divider_RNIRUU6B\[13\]/Y  brk1/clk_divider_RNIJBCOL1\[13\]/A  brk1/clk_divider_RNIJBCOL1\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/C  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIC4O4B\[5\]/B  brk1/clk_divider_RNIC4O4B\[5\]/Y  brk1/clk_divider_RNINUE9L1\[5\]/A  brk1/clk_divider_RNINUE9L1\[5\]/Y  can_control/state1_RNI01ST7F/C  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIRTA2B\[6\]/B  brk2/sample_time_set_RNIRTA2B\[6\]/Y  brk2/CycleCount_RNI3PL301\[6\]/C  brk2/CycleCount_RNI3PL301\[6\]/Y  brk2/clk_divider_RNIF11RV1\[6\]/B  brk2/clk_divider_RNIF11RV1\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/C  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNISGVKB\[2\]/B  rs485_mod/sync_d_RNISGVKB\[2\]/Y  rs485_mod/amtx_in_d_RNIDMOMM\[2\]/C  rs485_mod/amtx_in_d_RNIDMOMM\[2\]/Y  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/C  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/B  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNO_0\[4\]/B  coll_mod/txr_cnt_RNO_0\[4\]/Y  coll_mod/txr_cnt_RNO\[4\]/A  coll_mod/txr_cnt_RNO\[4\]/Y  coll_mod/txr_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNIPF7D1\[14\]/C  coll_mod/txr_fsm_RNIPF7D1\[14\]/Y  coll_mod/txr_enable_RNI8H8BC/S  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNILUOMM\[6\]/B  rs485_mod/amtx_in_d_RNILUOMM\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/B  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIGACNM\[6\]/B  rs485_mod/sp485_1_data_RNIGACNM\[6\]/Y  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/B  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/A  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNINN9DB\[6\]/B  rs485_mod/coll_sp2_in_d_RNINN9DB\[6\]/Y  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/A  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/A  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI5O6SA\[9\]/B  rs485_mod/tst_spi_miso_d_RNI5O6SA\[9\]/Y  rs485_mod/tctx_in_d_RNI6IMVL\[9\]/C  rs485_mod/tctx_in_d_RNI6IMVL\[9\]/Y  rs485_mod/eatx_in_d_RNIQ7MIC1\[9\]/C  rs485_mod/eatx_in_d_RNIQ7MIC1\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/A  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI5TNUA\[26\]/B  brk1/sample_time_set_RNI5TNUA\[26\]/Y  brk1/CycleCount_RNIGQB7L\[26\]/B  brk1/CycleCount_RNIGQB7L\[26\]/Y  brk1/CycleCount_RNIEARSV\[26\]/A  brk1/CycleCount_RNIEARSV\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/C  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/C  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/B  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/Y  coll_mod/med_mod/u1/nrz_RNO_4/A  coll_mod/med_mod/u1/nrz_RNO_4/Y  coll_mod/med_mod/u1/nrz_RNO_3/A  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/B  coll_mod/rxbuf_rst_cnt_RNICD012\[7\]/Y  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/A  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNI6PVUA\[4\]/B  brk1/sample_time_set_RNI6PVUA\[4\]/Y  brk1/over_i_set_RNIA77FV\[4\]/C  brk1/over_i_set_RNIA77FV\[4\]/Y  brk1/clk_divider_RNIJQE9L1\[4\]/B  brk1/clk_divider_RNIJQE9L1\[4\]/Y  pci_target/OPB_m8_s/C  pci_target/OPB_m8_s/Y  pci_target/sp_dr_RNI7C2NST\[4\]/C  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/txr_cnt_RNI4T09\[7\]/B  coll_mod/txr_cnt_RNI4T09\[7\]/Y  coll_mod/txr_cnt_RNID55A\[8\]/B  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNI25E41/A  coll_mod/txr_enable_0_RNI25E41/Y  coll_mod/rxbuf_rst/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIQQDLB\[5\]/B  rs485_mod/imtx_in_d_RNIQQDLB\[5\]/Y  rs485_mod/test_pattern_RNII1LH21\[5\]/C  rs485_mod/test_pattern_RNII1LH21\[5\]/Y  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/C  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/Y  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/C  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/B  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIJJ9DB\[2\]/B  rs485_mod/coll_sp2_in_d_RNIJJ9DB\[2\]/Y  rs485_mod/sp485_1_data_RNIRLL421\[2\]/C  rs485_mod/sp485_1_data_RNIRLL421\[2\]/Y  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/B  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/B  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[4\]/A  coll_mod/rxbuf_rst_cnt_RNO\[4\]/Y  coll_mod/rxbuf_rst_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIJCS8B\[10\]/B  brk1/sample_time_set_RNIJCS8B\[10\]/Y  brk1/CycleCount_RNIHJTRV\[10\]/C  brk1/CycleCount_RNIHJTRV\[10\]/Y  brk1/clk_divider_RNI7VBOL1\[10\]/B  brk1/clk_divider_RNI7VBOL1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/A  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIKDS8B\[11\]/B  brk1/sample_time_set_RNIKDS8B\[11\]/Y  brk1/CycleCount_RNIKMTRV\[11\]/C  brk1/CycleCount_RNIKMTRV\[11\]/Y  brk1/clk_divider_RNIB3COL1\[11\]/B  brk1/clk_divider_RNIB3COL1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/A  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNIATVUA\[8\]/B  brk1/sample_time_set_RNIATVUA\[8\]/Y  brk1/over_i_set_RNIMJ7FV\[8\]/C  brk1/over_i_set_RNIMJ7FV\[8\]/Y  brk1/clk_divider_RNI3BF9L1\[8\]/B  brk1/clk_divider_RNI3BF9L1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/A  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNISSDLB\[7\]/B  rs485_mod/imtx_in_d_RNISSDLB\[7\]/Y  rs485_mod/sp485_2_data_RNIFHML21\[7\]/C  rs485_mod/sp485_2_data_RNIFHML21\[7\]/Y  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/B  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/B  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[1\]/CLK  coll_mod/med_mod/u1/clkdiv\[1\]/Q  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/A  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/Y  coll_mod/med_mod/u1/nrz_RNO_4/A  coll_mod/med_mod/u1/nrz_RNO_4/Y  coll_mod/med_mod/u1/nrz_RNO_3/A  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNITV5EB\[6\]/B  rs485_mod/test_pattern_RNITV5EB\[6\]/Y  rs485_mod/test_pattern_RNIL4LH21\[6\]/A  rs485_mod/test_pattern_RNIL4LH21\[6\]/Y  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/C  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/A  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_we/CLK  coll_mod/rxbuf_we/QN  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/BLKA  	(6.1:6.1:6.1) )

    (PATHCONSTRAINT coll_mod/rxbuf_we/CLK  coll_mod/rxbuf_we/QN  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/BLKA  	(6.1:6.1:6.1) )

    (PATHCONSTRAINT coll_mod/rxbuf_we/CLK  coll_mod/rxbuf_we/QN  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/BLKA  	(6.1:6.1:6.1) )

    (PATHCONSTRAINT coll_mod/rxbuf_we/CLK  coll_mod/rxbuf_we/QN  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/BLKA  	(6.1:6.1:6.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIS71EB\[5\]/B  rs485_mod/sp485_2_data_RNIS71EB\[5\]/Y  rs485_mod/test_pattern_RNII1LH21\[5\]/B  rs485_mod/test_pattern_RNII1LH21\[5\]/Y  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/C  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/Y  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/C  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/B  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIOS45B\[2\]/B  rs485_mod/sp485_1_data_RNIOS45B\[2\]/Y  rs485_mod/sp485_1_data_RNIRLL421\[2\]/B  rs485_mod/sp485_1_data_RNIRLL421\[2\]/Y  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/B  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/B  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIOO9DB\[7\]/B  rs485_mod/coll_sp2_in_d_RNIOO9DB\[7\]/Y  rs485_mod/sp485_1_data_RNIJRK021\[7\]/C  rs485_mod/sp485_1_data_RNIJRK021\[7\]/Y  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/A  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/B  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_RNITAIE/A  coll_mod/txr_enable_RNITAIE/Y  coll_mod/txr_busy/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI9PMRA\[2\]/B  rs485_mod/eatx_in_d_RNI9PMRA\[2\]/Y  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/B  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/A  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI1K6SA\[5\]/B  rs485_mod/tst_spi_miso_d_RNI1K6SA\[5\]/Y  rs485_mod/tctx_in_d_RNIU9MVL\[5\]/C  rs485_mod/tctx_in_d_RNIU9MVL\[5\]/Y  rs485_mod/eatx_in_d_RNIANLIC1\[5\]/C  rs485_mod/eatx_in_d_RNIANLIC1\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/A  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI1PNUA\[22\]/B  brk1/sample_time_set_RNI1PNUA\[22\]/Y  brk1/CycleCount_RNI8IB7L\[22\]/B  brk1/CycleCount_RNI8IB7L\[22\]/Y  brk1/CycleCount_RNI62RSV\[22\]/A  brk1/CycleCount_RNI62RSV\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/A  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIFKMGM\[7\]/B  rs485_mod/eatx_in_d_RNIFKMGM\[7\]/Y  rs485_mod/eatx_in_d_RNIGVEBD1\[7\]/C  rs485_mod/eatx_in_d_RNIGVEBD1\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/A  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNISUQ51\[2\]/C  coll_mod/txr_fsm_RNISUQ51\[2\]/Y  coll_mod/txr_enable_0_RNIM5CII/B  coll_mod/txr_enable_0_RNIM5CII/Y  coll_mod/txr_fsm\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIO3MVL\[2\]/B  rs485_mod/tctx_in_d_RNIO3MVL\[2\]/Y  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/C  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/A  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNI0C1EB\[9\]/B  rs485_mod/sp485_2_data_RNI0C1EB\[9\]/Y  rs485_mod/test_pattern_RNIU81QM\[9\]/C  rs485_mod/test_pattern_RNIU81QM\[9\]/Y  rs485_mod/imtx_in_d_RNIS7FF21\[9\]/C  rs485_mod/imtx_in_d_RNIS7FF21\[9\]/Y  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/A  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/B  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIK737B\[22\]/B  brg5/CycleCount_RNIK737B\[22\]/Y  brg5/sample_time_set_RNI973C01\[22\]/A  brg5/sample_time_set_RNI973C01\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_7/C  can_control/OPB_DO_1_t_0_8_0_iv_7/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/C  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNI3OVKB\[9\]/B  rs485_mod/sync_d_RNI3OVKB\[9\]/Y  rs485_mod/amtx_in_d_RNIR4PMM\[9\]/C  rs485_mod/amtx_in_d_RNIR4PMM\[9\]/Y  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/C  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/B  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIVNF3B\[7\]/B  rs485_mod/tctx_in_d_RNIVNF3B\[7\]/Y  rs485_mod/eatx_in_d_RNIGVEBD1\[7\]/B  rs485_mod/eatx_in_d_RNIGVEBD1\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/A  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNIVH6SA\[3\]/B  rs485_mod/tst_spi_miso_d_RNIVH6SA\[3\]/Y  rs485_mod/tctx_in_d_RNIQ5MVL\[3\]/C  rs485_mod/tctx_in_d_RNIQ5MVL\[3\]/Y  rs485_mod/eatx_in_d_RNI2FLIC1\[3\]/C  rs485_mod/eatx_in_d_RNI2FLIC1\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/C  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIU91EB\[7\]/B  rs485_mod/sp485_2_data_RNIU91EB\[7\]/Y  rs485_mod/sp485_2_data_RNIFHML21\[7\]/B  rs485_mod/sp485_2_data_RNIFHML21\[7\]/Y  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/B  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/B  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNINNDLB\[2\]/B  rs485_mod/imtx_in_d_RNINNDLB\[2\]/Y  rs485_mod/test_pattern_RNI9OKH21\[2\]/C  rs485_mod/test_pattern_RNI9OKH21\[2\]/Y  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/A  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/B  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIP00UL\[7\]/B  rs485_mod/amtx_in_d_RNIP00UL\[7\]/Y  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/C  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/B  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIDMOMM\[2\]/B  rs485_mod/amtx_in_d_RNIDMOMM\[2\]/Y  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/C  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/B  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNIPF7D1\[14\]/A  coll_mod/txr_fsm_RNIPF7D1\[14\]/Y  coll_mod/txr_enable_RNI8H8BC/S  coll_mod/txr_enable_RNI8H8BC/Y  coll_mod/txr_cnt\[10\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNI5OVUA\[3\]/B  brk1/sample_time_set_RNI5OVUA\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/C  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIT155B\[7\]/B  rs485_mod/sp485_1_data_RNIT155B\[7\]/Y  rs485_mod/sp485_1_data_RNIJRK021\[7\]/B  rs485_mod/sp485_1_data_RNIJRK021\[7\]/Y  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/A  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/B  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIK97IB\[6\]/B  rs485_mod/coll_sp1_in_d_RNIK97IB\[6\]/Y  rs485_mod/sp485_1_data_RNIGACNM\[6\]/C  rs485_mod/sp485_1_data_RNIGACNM\[6\]/Y  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/B  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/A  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNII9G2B\[22\]/B  brg3/CycleCount_RNII9G2B\[22\]/Y  brg3/sample_time_set_RNI6E0DM\[22\]/C  brg3/sample_time_set_RNI6E0DM\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_7/B  can_control/OPB_DO_1_t_0_8_0_iv_7/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/C  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNI0414B\[6\]/B  brk2/clk_divider_RNI0414B\[6\]/Y  brk2/clk_divider_RNIF11RV1\[6\]/A  brk2/clk_divider_RNIF11RV1\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/C  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIP41EB\[2\]/B  rs485_mod/sp485_2_data_RNIP41EB\[2\]/Y  rs485_mod/test_pattern_RNI9OKH21\[2\]/B  rs485_mod/test_pattern_RNI9OKH21\[2\]/Y  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/A  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/B  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[7\]/CLK  coll_mod/txr_fsm\[7\]/Q  coll_mod/med_mod/u2/tbre_RNI13AU/C  coll_mod/med_mod/u2/tbre_RNI13AU/Y  coll_mod/txr_enable_0_RNID7KN1/B  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNO_4\[3\]/B  coll_mod/txr_fsm_RNO_4\[3\]/Y  coll_mod/txr_fsm_RNO_2\[3\]/A  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIP5P9A\[6\]/B  brk1/CycleCount_RNIP5P9A\[6\]/Y  brk1/over_i_set_RNI8I7GK\[6\]/C  brk1/over_i_set_RNI8I7GK\[6\]/Y  brk1/sample_time_set_RNIGD7FV\[6\]/C  brk1/sample_time_set_RNIGD7FV\[6\]/Y  brk1/sample_time_set_RNIR2F9L1\[6\]/B  brk1/sample_time_set_RNIR2F9L1\[6\]/Y  can_control/state1_RNIDDTT7F/C  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIQQ9DB\[9\]/B  rs485_mod/coll_sp2_in_d_RNIQQ9DB\[9\]/Y  rs485_mod/sp485_1_data_RNIGBM421\[9\]/C  rs485_mod/sp485_1_data_RNIGBM421\[9\]/Y  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/B  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/B  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNIVU4M\[11\]/B  coll_mod/txr_fsm_RNIVU4M\[11\]/Y  coll_mod/txr_fsm_RNO_1\[12\]/A  coll_mod/txr_fsm_RNO_1\[12\]/Y  coll_mod/txr_fsm_RNO\[12\]/C  coll_mod/txr_fsm_RNO\[12\]/Y  coll_mod/txr_fsm\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/med_we/CLK  coll_mod/med_we/Q  coll_mod/med_mod/u2/wrn1/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNI63C3\[2\]/B  coll_mod/txr_cnt_RNI63C3\[2\]/Y  coll_mod/txr_cnt_RNO\[3\]/A  coll_mod/txr_cnt_RNO\[3\]/Y  coll_mod/txr_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/med_din\[0\]/CLK  coll_mod/med_din\[0\]/Q  coll_mod/med_mod/u2/tbr\[0\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[1\]/CLK  coll_mod/med_din\[1\]/Q  coll_mod/med_mod/u2/tbr\[1\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[2\]/CLK  coll_mod/med_din\[2\]/Q  coll_mod/med_mod/u2/tbr\[2\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[3\]/CLK  coll_mod/med_din\[3\]/Q  coll_mod/med_mod/u2/tbr\[3\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[4\]/CLK  coll_mod/med_din\[4\]/Q  coll_mod/med_mod/u2/tbr\[4\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[5\]/CLK  coll_mod/med_din\[5\]/Q  coll_mod/med_mod/u2/tbr\[5\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[6\]/CLK  coll_mod/med_din\[6\]/Q  coll_mod/med_mod/u2/tbr\[6\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/med_din\[7\]/CLK  coll_mod/med_din\[7\]/Q  coll_mod/med_mod/u2/tbr\[7\]/D  	(2.7:2.7:2.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_enable_0_RNID7KN1/A  coll_mod/txr_enable_0_RNID7KN1/Y  coll_mod/rx_dhr\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIPPDLB\[4\]/B  rs485_mod/imtx_in_d_RNIPPDLB\[4\]/Y  rs485_mod/test_pattern_RNIFUKH21\[4\]/C  rs485_mod/test_pattern_RNIFUKH21\[4\]/Y  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/C  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/Y  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/C  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/B  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIV355B\[9\]/B  rs485_mod/sp485_1_data_RNIV355B\[9\]/Y  rs485_mod/sp485_1_data_RNIGBM421\[9\]/B  rs485_mod/sp485_1_data_RNIGBM421\[9\]/Y  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/B  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/B  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIB3O4B\[4\]/B  brk1/clk_divider_RNIB3O4B\[4\]/Y  brk1/clk_divider_RNIJQE9L1\[4\]/A  brk1/clk_divider_RNIJQE9L1\[4\]/Y  pci_target/OPB_m8_s/C  pci_target/OPB_m8_s/Y  pci_target/sp_dr_RNI7C2NST\[4\]/C  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rxbuf_we_RNO_2/B  coll_mod/rxbuf_we_RNO_2/Y  coll_mod/rxbuf_we_RNO/C  coll_mod/rxbuf_we_RNO/Y  coll_mod/rxbuf_we/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  brk1/sample_time_set_RNILES8B\[12\]/B  brk1/sample_time_set_RNILES8B\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_23/B  can_control/OPB_DO_1_t_0_18_0_iv_23/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/C  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/B  coll_mod/rxbuf_rst_cnt_RNIMJ492\[8\]/Y  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNO_2\[3\]/B  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIG0NRA\[9\]/B  rs485_mod/eatx_in_d_RNIG0NRA\[9\]/Y  rs485_mod/eatx_in_d_RNIQ7MIC1\[9\]/B  rs485_mod/eatx_in_d_RNIQ7MIC1\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/A  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[3\]/CLK  coll_mod/med_mod/u1/clkdiv\[3\]/Q  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/B  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u1/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/txr_cnt_RNO_0\[6\]/B  coll_mod/txr_cnt_RNO_0\[6\]/Y  coll_mod/txr_cnt_RNO\[6\]/A  coll_mod/txr_cnt_RNO\[6\]/Y  coll_mod/txr_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNI6IMVL\[9\]/B  rs485_mod/tctx_in_d_RNI6IMVL\[9\]/Y  rs485_mod/eatx_in_d_RNIQ7MIC1\[9\]/C  rs485_mod/eatx_in_d_RNIQ7MIC1\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/A  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNILT58B\[17\]/B  brg2/CycleCount_RNILT58B\[17\]/Y  brg2/sample_time_set_RNIB49F01\[17\]/A  brg2/sample_time_set_RNIB49F01\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_4/C  can_control/OPB_DO_1_t_0_13_0_iv_4/Y  can_control/OPB_DO_1_t_0_13_0_iv_5/C  can_control/OPB_DO_1_t_0_13_0_iv_5/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/C  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/C  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI2J8NB\[7\]/B  rs485_mod/bmpls_d_RNI2J8NB\[7\]/Y  rs485_mod/eatx_in_d_RNIGVEBD1\[7\]/A  rs485_mod/eatx_in_d_RNIGVEBD1\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/A  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNITD8NB\[2\]/B  rs485_mod/bmpls_d_RNITD8NB\[2\]/Y  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/A  rs485_mod/eatx_in_d_RNIUALIC1\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/A  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI5SMUA\[17\]/B  brk1/sample_time_set_RNI5SMUA\[17\]/Y  brk1/CycleCount_RNIGO97L\[17\]/B  brk1/CycleCount_RNIGO97L\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_6/A  can_control/OPB_DO_1_t_0_13_0_iv_6/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/B  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP_0\[3\]/A  coll_mod/txr_fsm_RNIF7AP_0\[3\]/Y  coll_mod/med_en_RNO_0/A  coll_mod/med_en_RNO_0/Y  coll_mod/med_en/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIKBG2B\[24\]/B  brg3/CycleCount_RNIKBG2B\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_11/C  can_control/OPB_DO_1_t_0_6_0_iv_11/Y  can_control/OPB_DO_1_t_0_6_0_iv_14/C  can_control/OPB_DO_1_t_0_6_0_iv_14/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIQTU6B\[12\]/B  brk1/clk_divider_RNIQTU6B\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_23/A  can_control/OPB_DO_1_t_0_18_0_iv_23/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/C  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[3\]/CLK  coll_mod/med_mod/u2/clkdiv\[3\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/B  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO_0\[31\]/B  brg5/cntr_dutyA_RNO_0\[31\]/Y  brg5/cntr_dutyA_RNO\[31\]/C  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNI5U9U9\[29\]/A  brg1/cntr_dutyB_RNI5U9U9\[29\]/Y  brg1/cntr_dutyB_RNO_0\[31\]/B  brg1/cntr_dutyB_RNO_0\[31\]/Y  brg1/cntr_dutyB_RNO\[31\]/C  brg1/cntr_dutyB_RNO\[31\]/Y  brg1/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIR61EB\[4\]/B  rs485_mod/sp485_2_data_RNIR61EB\[4\]/Y  rs485_mod/test_pattern_RNIFUKH21\[4\]/B  rs485_mod/test_pattern_RNIFUKH21\[4\]/Y  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/C  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/Y  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/C  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/B  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIORU6B\[10\]/B  brk1/clk_divider_RNIORU6B\[10\]/Y  brk1/clk_divider_RNI7VBOL1\[10\]/A  brk1/clk_divider_RNI7VBOL1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/A  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIPSU6B\[11\]/B  brk1/clk_divider_RNIPSU6B\[11\]/Y  brk1/clk_divider_RNIB3COL1\[11\]/A  brk1/clk_divider_RNIB3COL1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/A  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIF7O4B\[8\]/B  brk1/clk_divider_RNIF7O4B\[8\]/Y  brk1/clk_divider_RNI3BF9L1\[8\]/A  brk1/clk_divider_RNI3BF9L1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/A  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIR4PMM\[9\]/B  rs485_mod/amtx_in_d_RNIR4PMM\[9\]/Y  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/C  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/B  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[0\]/CLK  coll_mod/rxbuf_in\[0\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/DINA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[1\]/CLK  coll_mod/rxbuf_in\[1\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C0/DINA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[2\]/CLK  coll_mod/rxbuf_in\[2\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/DINA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[3\]/CLK  coll_mod/rxbuf_in\[3\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C1/DINA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[4\]/CLK  coll_mod/rxbuf_in\[4\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/DINA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[5\]/CLK  coll_mod/rxbuf_in\[5\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C2/DINA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[6\]/CLK  coll_mod/rxbuf_in\[6\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/DINA0  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_in\[7\]/CLK  coll_mod/rxbuf_in\[7\]/Q  coll_mod/rx_buf_ram/Ram2048x8_TPort_R0C3/DINA1  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/txr_cnt_RNO_0\[10\]/A  coll_mod/txr_cnt_RNO_0\[10\]/Y  coll_mod/txr_cnt_RNO\[10\]/B  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[2\]/CLK  coll_mod/med_mod/u1/clkdiv\[2\]/Q  coll_mod/med_mod/u1/nrz_RNO_5/A  coll_mod/med_mod/u1/nrz_RNO_5/Y  coll_mod/med_mod/u1/nrz_RNO_3/B  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIC8HJB\[16\]/B  rs485_mod/imtx_in_d_RNIC8HJB\[16\]/Y  rs485_mod/sp485_2_data_RNI18KH21\[16\]/C  rs485_mod/sp485_2_data_RNI18KH21\[16\]/Y  rs485_mod/test_pattern_RNI2GU152\[16\]/C  rs485_mod/test_pattern_RNI2GU152\[16\]/Y  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/C  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/B  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNID9HJB\[17\]/B  rs485_mod/imtx_in_d_RNID9HJB\[17\]/Y  rs485_mod/sp485_2_data_RNIB2TJ21\[17\]/C  rs485_mod/sp485_2_data_RNIB2TJ21\[17\]/Y  rs485_mod/sp485_1_data_RNIAS4452\[17\]/C  rs485_mod/sp485_1_data_RNIAS4452\[17\]/Y  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/C  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/B  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIEBIJB\[27\]/B  rs485_mod/imtx_in_d_RNIEBIJB\[27\]/Y  rs485_mod/sp485_2_data_RNIE80K21\[27\]/C  rs485_mod/sp485_2_data_RNIE80K21\[27\]/Y  rs485_mod/sp485_1_data_RNIG8B452\[27\]/C  rs485_mod/sp485_1_data_RNIG8B452\[27\]/Y  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/C  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/B  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI0J6SA\[4\]/B  rs485_mod/tst_spi_miso_d_RNI0J6SA\[4\]/Y  rs485_mod/tctx_in_d_RNIS7MVL\[4\]/C  rs485_mod/tctx_in_d_RNIS7MVL\[4\]/Y  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/C  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/A  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNIIII0H\[2\]/A  coll_mod/txr_fsm_RNIIII0H\[2\]/Y  coll_mod/txr_fsm_RNIKN05I\[2\]/A  coll_mod/txr_fsm_RNIKN05I\[2\]/Y  coll_mod/rxbuf_we_RNO_0/B  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNO_3\[3\]/B  coll_mod/txr_fsm_RNO_3\[3\]/Y  coll_mod/txr_fsm_RNO_1\[3\]/B  coll_mod/txr_fsm_RNO_1\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/B  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/nrz_RNO_5/C  coll_mod/med_mod/u1/nrz_RNO_5/Y  coll_mod/med_mod/u1/nrz_RNO_3/B  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO_0\[30\]/B  brg5/cntr_dutyC_RNO_0\[30\]/Y  brg5/cntr_dutyC_RNO\[30\]/B  brg5/cntr_dutyC_RNO\[30\]/Y  brg5/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO_0\[30\]/B  brg4/cntr_dutyC_RNO_0\[30\]/Y  brg4/cntr_dutyC_RNO\[30\]/B  brg4/cntr_dutyC_RNO\[30\]/Y  brg4/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO_0\[30\]/B  brg4/cntr_dutyB_RNO_0\[30\]/Y  brg4/cntr_dutyB_RNO\[30\]/B  brg4/cntr_dutyB_RNO\[30\]/Y  brg4/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIAI161\[3\]/A  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO_0\[30\]/B  brg3/cntr_dutyA_RNO_0\[30\]/Y  brg3/cntr_dutyA_RNO\[30\]/A  brg3/cntr_dutyA_RNO\[30\]/Y  brg3/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO_0\[30\]/B  brg3/cntr_dutyC_RNO_0\[30\]/Y  brg3/cntr_dutyC_RNO\[30\]/B  brg3/cntr_dutyC_RNO\[30\]/Y  brg3/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO_0\[30\]/B  brg3/cntr_dutyB_RNO_0\[30\]/Y  brg3/cntr_dutyB_RNO\[30\]/B  brg3/cntr_dutyB_RNO\[30\]/Y  brg3/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO_0\[30\]/B  brg2/cntr_dutyB_RNO_0\[30\]/Y  brg2/cntr_dutyB_RNO\[30\]/B  brg2/cntr_dutyB_RNO\[30\]/Y  brg2/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIQD37B\[28\]/B  brg5/CycleCount_RNIQD37B\[28\]/Y  brg5/sample_time_set_RNILJ3C01\[28\]/A  brg5/sample_time_set_RNILJ3C01\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_5/C  can_control/OPB_DO_1_t_0_2_0_iv_5/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/C  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIJ747B\[30\]/B  brg5/CycleCount_RNIJ747B\[30\]/Y  brg5/sample_time_set_RNI775C01\[30\]/A  brg5/sample_time_set_RNI775C01\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_6/C  can_control/OPB_DO_1_t_0_0_0_iv_6/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/C  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[1\]/CLK  brg5/cntr_dutyA\[1\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/A  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO_0\[31\]/B  brg5/cntr_dutyA_RNO_0\[31\]/Y  brg5/cntr_dutyA_RNO\[31\]/C  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[1\]/CLK  brg2/cntr_dutyA\[1\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/A  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[1\]/CLK  brg1/cntr_dutyB\[1\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/A  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNI5U9U9\[29\]/A  brg1/cntr_dutyB_RNI5U9U9\[29\]/Y  brg1/cntr_dutyB_RNO_0\[31\]/B  brg1/cntr_dutyB_RNO_0\[31\]/Y  brg1/cntr_dutyB_RNO\[31\]/C  brg1/cntr_dutyB_RNO\[31\]/Y  brg1/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/txr_cnt_RNID55A\[8\]/A  coll_mod/txr_cnt_RNID55A\[8\]/Y  coll_mod/txr_cnt_RNO\[10\]/A  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNO_0\[2\]/B  coll_mod/txr_cnt_RNO_0\[2\]/Y  coll_mod/txr_cnt_RNO\[2\]/A  coll_mod/txr_cnt_RNO\[2\]/Y  coll_mod/txr_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_10/B  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNITF6SA\[1\]/B  rs485_mod/tst_spi_miso_d_RNITF6SA\[1\]/Y  rs485_mod/tctx_in_d_RNIM1MVL\[1\]/C  rs485_mod/tctx_in_d_RNIM1MVL\[1\]/Y  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/C  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/A  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIGDIJB\[29\]/B  rs485_mod/imtx_in_d_RNIGDIJB\[29\]/Y  rs485_mod/sp485_2_data_RNIKE0K21\[29\]/C  rs485_mod/sp485_2_data_RNIKE0K21\[29\]/Y  rs485_mod/sp485_1_data_RNISKB452\[29\]/B  rs485_mod/sp485_1_data_RNISKB452\[29\]/Y  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/C  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/B  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI0POUA\[30\]/B  brk1/sample_time_set_RNI0POUA\[30\]/Y  brk1/CycleCount_RNI6ID7L\[30\]/B  brk1/CycleCount_RNI6ID7L\[30\]/Y  brk1/CycleCount_RNI42TSV\[30\]/A  brk1/CycleCount_RNI42TSV\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/A  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI7VNUA\[28\]/B  brk1/sample_time_set_RNI7VNUA\[28\]/Y  brk1/CycleCount_RNIKUB7L\[28\]/B  brk1/CycleCount_RNIKUB7L\[28\]/Y  brk1/CycleCount_RNIIERSV\[28\]/A  brk1/CycleCount_RNIIERSV\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/A  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIM2P9A\[3\]/B  brk1/CycleCount_RNIM2P9A\[3\]/Y  pci_target/OPB_m7_16/C  pci_target/OPB_m7_16/Y  pci_target/OPB_m7_19/C  pci_target/OPB_m7_19/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/B  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNO_0\[2\]/A  coll_mod/txr_cnt_RNO_0\[2\]/Y  coll_mod/txr_cnt_RNO\[2\]/A  coll_mod/txr_cnt_RNO\[2\]/Y  coll_mod/txr_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/txr_cnt_RNO_0\[4\]/A  coll_mod/txr_cnt_RNO_0\[4\]/Y  coll_mod/txr_cnt_RNO\[4\]/A  coll_mod/txr_cnt_RNO\[4\]/Y  coll_mod/txr_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIC5ANB\[29\]/B  rs485_mod/coll_sp2_in_d_RNIC5ANB\[29\]/Y  rs485_mod/sp485_1_data_RNI86BG21\[29\]/C  rs485_mod/sp485_1_data_RNI86BG21\[29\]/Y  rs485_mod/sp485_1_data_RNISKB452\[29\]/A  rs485_mod/sp485_1_data_RNISKB452\[29\]/Y  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/C  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/B  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_fsm_RNO_0\[3\]/B  coll_mod/txr_fsm_RNO_0\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/A  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[2\]/CLK  hotlink/out_ram_rd_pt\[2\]/Q  hotlink/un3_out_ram_rd_pt_I_10/C  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIE8CNM\[5\]/B  rs485_mod/sp485_1_data_RNIE8CNM\[5\]/Y  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/B  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/Y  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/C  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/B  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[1\]/CLK  brg5/cntr_dutyC\[1\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/A  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO_0\[30\]/B  brg5/cntr_dutyC_RNO_0\[30\]/Y  brg5/cntr_dutyC_RNO\[30\]/B  brg5/cntr_dutyC_RNO\[30\]/Y  brg5/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[1\]/CLK  brg5/cntr_dutyB\[1\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/A  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/A  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[1\]/CLK  brg4/cntr_dutyC\[1\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/A  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO_0\[30\]/B  brg4/cntr_dutyC_RNO_0\[30\]/Y  brg4/cntr_dutyC_RNO\[30\]/B  brg4/cntr_dutyC_RNO\[30\]/Y  brg4/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/A  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO_0\[30\]/B  brg4/cntr_dutyB_RNO_0\[30\]/Y  brg4/cntr_dutyB_RNO\[30\]/B  brg4/cntr_dutyB_RNO\[30\]/Y  brg4/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/A  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIAI161\[3\]/A  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO_0\[30\]/B  brg3/cntr_dutyA_RNO_0\[30\]/Y  brg3/cntr_dutyA_RNO\[30\]/A  brg3/cntr_dutyA_RNO\[30\]/Y  brg3/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[1\]/CLK  brg3/cntr_dutyC\[1\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/A  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO_0\[30\]/B  brg3/cntr_dutyC_RNO_0\[30\]/Y  brg3/cntr_dutyC_RNO\[30\]/B  brg3/cntr_dutyC_RNO\[30\]/Y  brg3/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[1\]/CLK  brg3/cntr_dutyB\[1\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/A  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO_0\[30\]/B  brg3/cntr_dutyB_RNO_0\[30\]/Y  brg3/cntr_dutyB_RNO\[30\]/B  brg3/cntr_dutyB_RNO\[30\]/Y  brg3/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[1\]/CLK  brg2/cntr_dutyC\[1\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/A  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/A  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO_0\[30\]/B  brg2/cntr_dutyB_RNO_0\[30\]/Y  brg2/cntr_dutyB_RNO\[30\]/B  brg2/cntr_dutyB_RNO\[30\]/Y  brg2/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[1\]/CLK  brg1/cntr_dutyC\[1\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/A  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNII537B\[20\]/B  brg5/CycleCount_RNII537B\[20\]/Y  brg5/sample_time_set_RNI533C01\[20\]/A  brg5/sample_time_set_RNI533C01\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_7/C  can_control/OPB_DO_1_t_0_10_0_iv_7/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/C  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIPC37B\[27\]/B  brg5/CycleCount_RNIPC37B\[27\]/Y  brg5/sample_time_set_RNIJH3C01\[27\]/A  brg5/sample_time_set_RNIJH3C01\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_7/C  can_control/OPB_DO_1_t_0_3_0_iv_7/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/C  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNITVA2B\[8\]/B  brk2/sample_time_set_RNITVA2B\[8\]/Y  brk2/CycleCount_RNI9VL301\[8\]/C  brk2/CycleCount_RNI9VL301\[8\]/Y  brk2/clk_divider_RNIN91RV1\[8\]/B  brk2/clk_divider_RNIN91RV1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIMM9DB\[5\]/B  rs485_mod/coll_sp2_in_d_RNIMM9DB\[5\]/Y  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/A  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/Y  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/C  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/B  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m12/A  brk1/m12/Y  can_control/OPB_DO_1_t_0_28_iv_36/B  can_control/OPB_DO_1_t_0_28_iv_36/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/B  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/B  coll_mod/rxbuf_rst_cnt_RNI9TBO\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[3\]/B  coll_mod/rxbuf_rst_cnt_RNO\[3\]/Y  coll_mod/rxbuf_rst_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNISUA2B\[7\]/B  brk2/sample_time_set_RNISUA2B\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_28_s/C  can_control/OPB_DO_1_t_0_23_0_iv_28_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_29_s/C  can_control/OPB_DO_1_t_0_23_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIH9H2B\[30\]/B  brg3/CycleCount_RNIH9H2B\[30\]/Y  brg3/sample_time_set_RNI4E2DM\[30\]/C  brg3/sample_time_set_RNI4E2DM\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_6/B  can_control/OPB_DO_1_t_0_0_0_iv_6/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/C  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIOFG2B\[28\]/B  brg3/CycleCount_RNIOFG2B\[28\]/Y  brg3/sample_time_set_RNIIQ0DM\[28\]/C  brg3/sample_time_set_RNIIQ0DM\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_5/B  can_control/OPB_DO_1_t_0_2_0_iv_5/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/C  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIE8UBB\[16\]/B  rs485_mod/sp485_2_data_RNIE8UBB\[16\]/Y  rs485_mod/sp485_2_data_RNI18KH21\[16\]/B  rs485_mod/sp485_2_data_RNI18KH21\[16\]/Y  rs485_mod/test_pattern_RNI2GU152\[16\]/C  rs485_mod/test_pattern_RNI2GU152\[16\]/Y  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/C  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/B  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIF9UBB\[17\]/B  rs485_mod/sp485_2_data_RNIF9UBB\[17\]/Y  rs485_mod/sp485_2_data_RNIB2TJ21\[17\]/B  rs485_mod/sp485_2_data_RNIB2TJ21\[17\]/Y  rs485_mod/sp485_1_data_RNIAS4452\[17\]/C  rs485_mod/sp485_1_data_RNIAS4452\[17\]/Y  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/C  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/B  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIGBVBB\[27\]/B  rs485_mod/sp485_2_data_RNIGBVBB\[27\]/Y  rs485_mod/sp485_2_data_RNIE80K21\[27\]/B  rs485_mod/sp485_2_data_RNIE80K21\[27\]/Y  rs485_mod/sp485_1_data_RNIG8B452\[27\]/C  rs485_mod/sp485_1_data_RNIG8B452\[27\]/Y  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/C  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/B  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNICSMRA\[5\]/B  rs485_mod/eatx_in_d_RNICSMRA\[5\]/Y  rs485_mod/eatx_in_d_RNIANLIC1\[5\]/B  rs485_mod/eatx_in_d_RNIANLIC1\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/A  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_11/B  hotlink/un1_out_ram_rd_pt_0_I_11/Y  hotlink/un1_out_ram_rd_pt_0_I_12/C  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIQSA2B\[5\]/B  brk2/sample_time_set_RNIQSA2B\[5\]/Y  brk2/CycleCount_RNI0ML301\[5\]/C  brk2/CycleCount_RNI0ML301\[5\]/Y  brk2/clk_divider_RNIBT0RV1\[5\]/B  brk2/clk_divider_RNIBT0RV1\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_19/C  can_control/OPB_DO_1_t_0_25_0_iv_19/Y  can_control/state1_RNIK8ANPT/B  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI4SNUA\[25\]/B  brk1/sample_time_set_RNI4SNUA\[25\]/Y  brk1/CycleCount_RNIEOB7L\[25\]/B  brk1/CycleCount_RNIEOB7L\[25\]/Y  brk1/CycleCount_RNIC8RSV\[25\]/A  brk1/CycleCount_RNIC8RSV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_6/C  can_control/OPB_DO_1_t_0_5_0_iv_6/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/B  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI6UNUA\[27\]/B  brk1/sample_time_set_RNI6UNUA\[27\]/Y  brk1/CycleCount_RNIISB7L\[27\]/B  brk1/CycleCount_RNIISB7L\[27\]/Y  brk1/CycleCount_RNIGCRSV\[27\]/A  brk1/CycleCount_RNIGCRSV\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/A  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNIVMNUA\[20\]/B  brk1/sample_time_set_RNIVMNUA\[20\]/Y  brk1/CycleCount_RNI4EB7L\[20\]/B  brk1/CycleCount_RNI4EB7L\[20\]/Y  brk1/CycleCount_RNI2UQSV\[20\]/A  brk1/CycleCount_RNI2UQSV\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/A  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI0ONUA\[21\]/B  brk1/sample_time_set_RNI0ONUA\[21\]/Y  brk1/CycleCount_RNI6GB7L\[21\]/B  brk1/CycleCount_RNI6GB7L\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_6/A  can_control/OPB_DO_1_t_0_9_0_iv_6/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/C  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[2\]/CLK  coll_mod/med_mod/u1/clkdiv\[2\]/Q  coll_mod/med_mod/u1/nrz_RNO_4/B  coll_mod/med_mod/u1/nrz_RNO_4/Y  coll_mod/med_mod/u1/nrz_RNO_3/A  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIU9MVL\[5\]/B  rs485_mod/tctx_in_d_RNIU9MVL\[5\]/Y  rs485_mod/eatx_in_d_RNIANLIC1\[5\]/C  rs485_mod/eatx_in_d_RNIANLIC1\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/A  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI4N6SA\[8\]/B  rs485_mod/tst_spi_miso_d_RNI4N6SA\[8\]/Y  rs485_mod/tctx_in_d_RNI4GMVL\[8\]/C  rs485_mod/tctx_in_d_RNI4GMVL\[8\]/Y  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/C  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/A  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIAQMRA\[3\]/B  rs485_mod/eatx_in_d_RNIAQMRA\[3\]/Y  rs485_mod/eatx_in_d_RNI2FLIC1\[3\]/B  rs485_mod/eatx_in_d_RNI2FLIC1\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/C  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIOODLB\[3\]/B  rs485_mod/imtx_in_d_RNIOODLB\[3\]/Y  rs485_mod/test_pattern_RNICRKH21\[3\]/C  rs485_mod/test_pattern_RNICRKH21\[3\]/Y  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/C  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/A  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/clk1x_enable_RNO/C  coll_mod/med_mod/u2/clk1x_enable_RNO/Y  coll_mod/med_mod/u2/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIL8TSA\[18\]/B  rs485_mod/tst_spi_miso_d_RNIL8TSA\[18\]/Y  rs485_mod/tctx_in_d_RNI6F5QL\[18\]/C  rs485_mod/tctx_in_d_RNI6F5QL\[18\]/Y  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/C  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/A  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNINBUSA\[29\]/B  rs485_mod/tst_spi_miso_d_RNINBUSA\[29\]/Y  rs485_mod/tctx_in_d_RNIAL7QL\[29\]/C  rs485_mod/tctx_in_d_RNIAL7QL\[29\]/Y  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/C  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/A  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIMAUSA\[28\]/B  rs485_mod/tst_spi_miso_d_RNIMAUSA\[28\]/Y  rs485_mod/tctx_in_d_RNI8J7QL\[28\]/C  rs485_mod/tctx_in_d_RNI8J7QL\[28\]/Y  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/C  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/A  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIE2USA\[20\]/B  rs485_mod/tst_spi_miso_d_RNIE2USA\[20\]/Y  rs485_mod/tctx_in_d_RNIO27QL\[20\]/C  rs485_mod/tctx_in_d_RNIO27QL\[20\]/Y  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/C  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/A  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIM9TSA\[19\]/B  rs485_mod/tst_spi_miso_d_RNIM9TSA\[19\]/Y  rs485_mod/tctx_in_d_RNI8H5QL\[19\]/C  rs485_mod/tctx_in_d_RNI8H5QL\[19\]/Y  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/C  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/A  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIK7TSA\[17\]/B  rs485_mod/tst_spi_miso_d_RNIK7TSA\[17\]/Y  rs485_mod/tctx_in_d_RNI4D5QL\[17\]/C  rs485_mod/tctx_in_d_RNI4D5QL\[17\]/Y  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/C  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/A  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIL9USA\[27\]/B  rs485_mod/tst_spi_miso_d_RNIL9USA\[27\]/Y  rs485_mod/tctx_in_d_RNI6H7QL\[27\]/C  rs485_mod/tctx_in_d_RNI6H7QL\[27\]/Y  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/C  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/A  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNI6GQ7B\[10\]/B  brk2/sample_time_set_RNI6GQ7B\[10\]/Y  brk2/sample_time_set_RNI42RI01\[10\]/B  brk2/sample_time_set_RNI42RI01\[10\]/Y  brk2/clk_divider_RNIR1S502\[10\]/B  brk2/clk_divider_RNIR1S502\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/C  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  brk1/clk_divider_RNIA2O4B\[3\]/B  brk1/clk_divider_RNIA2O4B\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/B  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIOA27B\[17\]/B  brg5/CycleCount_RNIOA27B\[17\]/Y  brg5/sample_time_set_RNIHD1C01\[17\]/A  brg5/sample_time_set_RNIHD1C01\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_7/C  can_control/OPB_DO_1_t_0_13_0_iv_7/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIE38TA\[15\]/B  rs485_mod/tctx_in_d_RNIE38TA\[15\]/Y  rs485_mod/tst_spi_miso_d_RNI095QL\[15\]/C  rs485_mod/tst_spi_miso_d_RNI095QL\[15\]/Y  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/C  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/A  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIC3ATA\[31\]/B  rs485_mod/tctx_in_d_RNIC3ATA\[31\]/Y  rs485_mod/tst_spi_miso_d_RNIS89QL\[31\]/C  rs485_mod/tst_spi_miso_d_RNIS89QL\[31\]/Y  rs485_mod/eatx_in_d_RNI6557C1\[31\]/C  rs485_mod/eatx_in_d_RNI6557C1\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/A  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIB08TA\[12\]/B  rs485_mod/tctx_in_d_RNIB08TA\[12\]/Y  rs485_mod/tst_spi_miso_d_RNIQ25QL\[12\]/C  rs485_mod/tst_spi_miso_d_RNIQ25QL\[12\]/Y  rs485_mod/tst_spi_miso_d_RNI9F5KC1\[12\]/C  rs485_mod/tst_spi_miso_d_RNI9F5KC1\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/A  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIG69TA\[26\]/B  rs485_mod/tctx_in_d_RNIG69TA\[26\]/Y  rs485_mod/tst_spi_miso_d_RNI4F7QL\[26\]/C  rs485_mod/tst_spi_miso_d_RNI4F7QL\[26\]/Y  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/C  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/A  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIQ5MVL\[3\]/B  rs485_mod/tctx_in_d_RNIQ5MVL\[3\]/Y  rs485_mod/eatx_in_d_RNI2FLIC1\[3\]/C  rs485_mod/eatx_in_d_RNI2FLIC1\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/C  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIIDVBB\[29\]/B  rs485_mod/sp485_2_data_RNIIDVBB\[29\]/Y  rs485_mod/sp485_2_data_RNIKE0K21\[29\]/B  rs485_mod/sp485_2_data_RNIKE0K21\[29\]/Y  rs485_mod/sp485_1_data_RNISKB452\[29\]/B  rs485_mod/sp485_1_data_RNISKB452\[29\]/Y  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/C  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/B  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNINEG2B\[27\]/B  brg3/CycleCount_RNINEG2B\[27\]/Y  brg3/sample_time_set_RNIGO0DM\[27\]/C  brg3/sample_time_set_RNIGO0DM\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_7/B  can_control/OPB_DO_1_t_0_3_0_iv_7/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/C  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIG7G2B\[20\]/B  brg3/CycleCount_RNIG7G2B\[20\]/Y  brg3/sample_time_set_RNI2A0DM\[20\]/C  brg3/sample_time_set_RNI2A0DM\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_7/B  can_control/OPB_DO_1_t_0_10_0_iv_7/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/C  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[2\]/CLK  coll_mod/med_mod/u1/clkdiv\[2\]/Q  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/C  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u1/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNI8QP6B\[11\]/B  rs485_mod/sp485_1_data_RNI8QP6B\[11\]/Y  rs485_mod/coll_sp1_in_d_RNI86OMM\[11\]/C  rs485_mod/coll_sp1_in_d_RNI86OMM\[11\]/Y  rs485_mod/coll_sp2_in_d_RNIB11E21\[11\]/C  rs485_mod/coll_sp2_in_d_RNIB11E21\[11\]/Y  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/B  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/B  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIE1R6B\[26\]/B  rs485_mod/sp485_1_data_RNIE1R6B\[26\]/Y  rs485_mod/coll_sp1_in_d_RNIKKQMM\[26\]/C  rs485_mod/coll_sp1_in_d_RNIKKQMM\[26\]/Y  rs485_mod/coll_sp2_in_d_RNITM4E21\[26\]/C  rs485_mod/coll_sp2_in_d_RNITM4E21\[26\]/Y  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/B  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/B  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIK8P1B\[5\]/B  rs485_mod/amtx_in_d_RNIK8P1B\[5\]/Y  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/B  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/B  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIH4R6B\[29\]/B  rs485_mod/sp485_1_data_RNIH4R6B\[29\]/Y  rs485_mod/sp485_1_data_RNI86BG21\[29\]/B  rs485_mod/sp485_1_data_RNI86BG21\[29\]/Y  rs485_mod/sp485_1_data_RNISKB452\[29\]/A  rs485_mod/sp485_1_data_RNISKB452\[29\]/Y  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/C  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/B  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIU0B2B\[9\]/B  brk2/sample_time_set_RNIU0B2B\[9\]/Y  brk2/CycleCount_RNIC2M301\[9\]/C  brk2/CycleCount_RNIC2M301\[9\]/Y  brk2/clk_divider_RNIRD1RV1\[9\]/B  brk2/clk_divider_RNIRD1RV1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_16/C  can_control/OPB_DO_1_t_0_21_0_iv_16/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/A  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNID0TSA\[10\]/B  rs485_mod/tst_spi_miso_d_RNID0TSA\[10\]/Y  rs485_mod/amtx_in_d_RNID812M\[10\]/C  rs485_mod/amtx_in_d_RNID812M\[10\]/Y  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/C  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/B  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNI3TTS1\[9\]/B  coll_mod/txr_fsm_RNI3TTS1\[9\]/Y  coll_mod/rxbuf_in\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNI3TTS1\[9\]/B  coll_mod/txr_fsm_RNI3TTS1\[9\]/Y  coll_mod/rxbuf_in\[6\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[1\]/CLK  coll_mod/med_mod/u1/clkdiv\[1\]/Q  coll_mod/med_mod/u1/nrz_RNO_5/B  coll_mod/med_mod/u1/nrz_RNO_5/Y  coll_mod/med_mod/u1/nrz_RNO_3/B  coll_mod/med_mod/u1/nrz_RNO_3/Y  coll_mod/med_mod/u1/nrz_RNO_0/C  coll_mod/med_mod/u1/nrz_RNO_0/Y  coll_mod/med_mod/u1/nrz/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNI1514B\[7\]/B  brk2/clk_divider_RNI1514B\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_28_s/A  can_control/OPB_DO_1_t_0_23_0_iv_28_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_29_s/C  can_control/OPB_DO_1_t_0_23_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[1\]/CLK  coll_mod/med_mod/u1/clkdiv\[1\]/Q  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/B  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u1/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/A  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[6\]/A  coll_mod/rxbuf_rst_cnt_RNO\[6\]/Y  coll_mod/rxbuf_rst_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNI7HQ7B\[11\]/B  brk2/sample_time_set_RNI7HQ7B\[11\]/Y  brk2/sample_time_set_RNI75RI01\[11\]/C  brk2/sample_time_set_RNI75RI01\[11\]/Y  brk2/clk_divider_RNIJ1IIB1\[11\]/C  brk2/clk_divider_RNIJ1IIB1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/A  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/C  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIL837B\[23\]/B  brg5/CycleCount_RNIL837B\[23\]/Y  brg5/sample_time_set_RNIB93C01\[23\]/A  brg5/sample_time_set_RNIB93C01\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_7/C  can_control/OPB_DO_1_t_0_7_0_iv_7/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/C  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/A  coll_mod/med_mod/u1/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u1/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u1/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIAUR6B\[31\]/A  rs485_mod/sp485_1_data_RNIAUR6B\[31\]/Y  rs485_mod/sp485_1_data_RNIEK2PM\[31\]/B  rs485_mod/sp485_1_data_RNIEK2PM\[31\]/Y  rs485_mod/coll_sp2_in_d_RNIJJDG21\[31\]/C  rs485_mod/coll_sp2_in_d_RNIJJDG21\[31\]/Y  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/B  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/B  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNIT33BA\[29\]/A  brk2/cntr_dutyA_RNIT33BA\[29\]/Y  brk2/cntr_dutyA_RNO\[31\]/A  brk2/cntr_dutyA_RNO\[31\]/Y  brk2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNIVAJ84\[29\]/A  brk1/cntr_dutyA_RNIVAJ84\[29\]/Y  brk1/cntr_dutyA_RNO\[31\]/A  brk1/cntr_dutyA_RNO\[31\]/Y  brk1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI0GC31\[2\]/A  brg1/cntr_dutyA_RNI0GC31\[2\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIDVP6B\[16\]/B  rs485_mod/sp485_1_data_RNIDVP6B\[16\]/Y  rs485_mod/test_pattern_RNIP71PM\[16\]/C  rs485_mod/test_pattern_RNIP71PM\[16\]/Y  rs485_mod/test_pattern_RNI2GU152\[16\]/A  rs485_mod/test_pattern_RNI2GU152\[16\]/Y  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/C  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/B  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIMCF2B\[17\]/B  brg3/CycleCount_RNIMCF2B\[17\]/Y  brg3/sample_time_set_RNIEKUCM\[17\]/C  brg3/sample_time_set_RNIEKUCM\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_7/B  can_control/OPB_DO_1_t_0_13_0_iv_7/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO_0\[31\]/B  brg5/cntr_dutyC_RNO_0\[31\]/Y  brg5/cntr_dutyC_RNO\[31\]/C  brg5/cntr_dutyC_RNO\[31\]/Y  brg5/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[31\]/B  brg5/cntr_dutyB_RNO_0\[31\]/Y  brg5/cntr_dutyB_RNO\[31\]/C  brg5/cntr_dutyB_RNO\[31\]/Y  brg5/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[31\]/B  brg4/cntr_dutyA_RNO_0\[31\]/Y  brg4/cntr_dutyA_RNO\[31\]/C  brg4/cntr_dutyA_RNO\[31\]/Y  brg4/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO_0\[31\]/B  brg4/cntr_dutyC_RNO_0\[31\]/Y  brg4/cntr_dutyC_RNO\[31\]/C  brg4/cntr_dutyC_RNO\[31\]/Y  brg4/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO_0\[31\]/B  brg4/cntr_dutyB_RNO_0\[31\]/Y  brg4/cntr_dutyB_RNO\[31\]/C  brg4/cntr_dutyB_RNO\[31\]/Y  brg4/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIAI161\[3\]/A  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO_0\[31\]/B  brg3/cntr_dutyA_RNO_0\[31\]/Y  brg3/cntr_dutyA_RNO\[31\]/C  brg3/cntr_dutyA_RNO\[31\]/Y  brg3/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO_0\[31\]/B  brg3/cntr_dutyC_RNO_0\[31\]/Y  brg3/cntr_dutyC_RNO\[31\]/C  brg3/cntr_dutyC_RNO\[31\]/Y  brg3/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO_0\[31\]/B  brg3/cntr_dutyB_RNO_0\[31\]/Y  brg3/cntr_dutyB_RNO\[31\]/C  brg3/cntr_dutyB_RNO\[31\]/Y  brg3/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[31\]/B  brg2/cntr_dutyC_RNO_0\[31\]/Y  brg2/cntr_dutyC_RNO\[31\]/C  brg2/cntr_dutyC_RNO\[31\]/Y  brg2/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO_0\[31\]/B  brg2/cntr_dutyB_RNO_0\[31\]/Y  brg2/cntr_dutyB_RNO\[31\]/C  brg2/cntr_dutyB_RNO\[31\]/Y  brg2/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[31\]/B  brg1/cntr_dutyC_RNO_0\[31\]/Y  brg1/cntr_dutyC_RNO\[31\]/C  brg1/cntr_dutyC_RNO\[31\]/Y  brg1/cntr_dutyC\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIA4UBB\[12\]/B  rs485_mod/sp485_2_data_RNIA4UBB\[12\]/Y  rs485_mod/coll_sp1_in_d_RNIBHSRM\[12\]/C  rs485_mod/coll_sp1_in_d_RNIBHSRM\[12\]/Y  rs485_mod/imtx_in_d_RNIJLDF21\[12\]/C  rs485_mod/imtx_in_d_RNIJLDF21\[12\]/Y  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/B  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/B  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNIMCDUA\[22\]/B  brg5/sample_time_set_RNIMCDUA\[22\]/Y  brg5/sample_time_set_RNI973C01\[22\]/B  brg5/sample_time_set_RNI973C01\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_7/C  can_control/OPB_DO_1_t_0_8_0_iv_7/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/C  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIRE37B\[29\]/B  brg5/CycleCount_RNIRE37B\[29\]/Y  brg5/sample_time_set_RNIO2H5M\[29\]/B  brg5/sample_time_set_RNIO2H5M\[29\]/Y  brg5/sample_time_set_RNINL3C01\[29\]/A  brg5/sample_time_set_RNINL3C01\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_6/C  can_control/OPB_DO_1_t_0_1_0_iv_6/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/A  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/B  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[2\]/A  coll_mod/rxbuf_rst_cnt_RNO\[2\]/Y  coll_mod/rxbuf_rst_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI2QNUA\[23\]/B  brk1/sample_time_set_RNI2QNUA\[23\]/Y  brk1/CycleCount_RNIAKB7L\[23\]/B  brk1/CycleCount_RNIAKB7L\[23\]/Y  brk1/CycleCount_RNI84RSV\[23\]/A  brk1/CycleCount_RNI84RSV\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/A  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/B  coll_mod/med_mod/u1/clkdiv_RNI7UBH\[1\]/Y  coll_mod/med_mod/u1/clkdiv_RNO\[2\]/B  coll_mod/med_mod/u1/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u1/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/A  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[2\]/A  coll_mod/rxbuf_rst_cnt_RNO\[2\]/Y  coll_mod/rxbuf_rst_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIQ51EB\[3\]/B  rs485_mod/sp485_2_data_RNIQ51EB\[3\]/Y  rs485_mod/test_pattern_RNICRKH21\[3\]/B  rs485_mod/test_pattern_RNICRKH21\[3\]/Y  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/C  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/A  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbre_RNO/C  coll_mod/med_mod/u2/tbre_RNO/Y  coll_mod/med_mod/u2/tbre/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[0\]/CLK  coll_mod/med_mod/u2/clkdiv\[0\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/A  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIRFVKB\[1\]/B  rs485_mod/sync_d_RNIRFVKB\[1\]/Y  rs485_mod/amtx_in_d_RNIBKOMM\[1\]/C  rs485_mod/amtx_in_d_RNIBKOMM\[1\]/Y  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/C  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/B  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI4L8NB\[9\]/B  rs485_mod/bmpls_d_RNI4L8NB\[9\]/Y  rs485_mod/eatx_in_d_RNIQ7MIC1\[9\]/A  rs485_mod/eatx_in_d_RNIQ7MIC1\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/A  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNISU5EB\[5\]/B  rs485_mod/test_pattern_RNISU5EB\[5\]/Y  rs485_mod/test_pattern_RNII1LH21\[5\]/A  rs485_mod/test_pattern_RNII1LH21\[5\]/Y  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/C  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/Y  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/C  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/B  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_11/B  hotlink/un3_out_ram_rd_pt_I_11/Y  hotlink/un3_out_ram_rd_pt_I_12/A  hotlink/un3_out_ram_rd_pt_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_23/B  hotlink/un1_out_ram_rd_pt_0_I_23/Y  hotlink/un1_out_ram_rd_pt_0_I_28/C  hotlink/un1_out_ram_rd_pt_0_I_28/Y  hotlink/un1_out_ram_rd_pt_0_I_30/B  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[10\]/CLK  coll_mod/txr_cnt\[10\]/Q  coll_mod/txr_cnt_RNO_1\[10\]/A  coll_mod/txr_cnt_RNO_1\[10\]/Y  coll_mod/txr_cnt_RNO\[10\]/C  coll_mod/txr_cnt_RNO\[10\]/Y  coll_mod/txr_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIJAG2B\[23\]/B  brg3/CycleCount_RNIJAG2B\[23\]/Y  brg3/sample_time_set_RNI8G0DM\[23\]/C  brg3/sample_time_set_RNI8G0DM\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_7/B  can_control/OPB_DO_1_t_0_7_0_iv_7/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/C  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNI6NI8A\[12\]/B  brk1/CycleCount_RNI6NI8A\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/C  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/A  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[1\]/CLK  brk2/cntr_dutyA\[1\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/A  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNIT33BA\[29\]/A  brk2/cntr_dutyA_RNIT33BA\[29\]/Y  brk2/cntr_dutyA_RNO\[31\]/A  brk2/cntr_dutyA_RNO\[31\]/Y  brk2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[1\]/CLK  brk1/cntr_dutyA\[1\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/A  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNIVAJ84\[29\]/A  brk1/cntr_dutyA_RNIVAJ84\[29\]/Y  brk1/cntr_dutyA_RNO\[31\]/A  brk1/cntr_dutyA_RNO\[31\]/Y  brk1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/A  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI0GC31\[2\]/A  brg1/cntr_dutyA_RNI0GC31\[2\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[4\]/CLK  coll_mod/txr_cnt\[4\]/Q  coll_mod/txr_cnt_RNO_0\[4\]/C  coll_mod/txr_cnt_RNO_0\[4\]/Y  coll_mod/txr_cnt_RNO\[4\]/A  coll_mod/txr_cnt_RNO\[4\]/Y  coll_mod/txr_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO_0\[30\]/B  hotlink/glitch_count_RNO_0\[30\]/Y  hotlink/glitch_count_RNO\[30\]/A  hotlink/glitch_count_RNO\[30\]/Y  hotlink/glitch_count\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_13/A  hotlink/un3_out_ram_rd_pt_I_13/Y  hotlink/un3_out_ram_rd_pt_I_14/A  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_9/B  hotlink/un1_out_ram_rd_pt_0_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_12/A  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO\[30\]/A  brg5/cntr_dutyA_RNO\[30\]/Y  brg5/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO\[30\]/A  brg2/cntr_dutyA_RNO\[30\]/Y  brg2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/A  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[4\]/A  coll_mod/rxbuf_rst_cnt_RNO\[4\]/Y  coll_mod/rxbuf_rst_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIH6SKB\[16\]/B  rs485_mod/sync_d_RNIH6SKB\[16\]/Y  rs485_mod/eatx_in_d_RNIF0IHM\[16\]/C  rs485_mod/eatx_in_d_RNIF0IHM\[16\]/Y  rs485_mod/eatx_in_d_RNIG9SUC1\[16\]/C  rs485_mod/eatx_in_d_RNIG9SUC1\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/A  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIB0SKB\[10\]/B  rs485_mod/sync_d_RNIB0SKB\[10\]/Y  rs485_mod/tctx_in_d_RNIKU3IM\[10\]/C  rs485_mod/tctx_in_d_RNIKU3IM\[10\]/Y  rs485_mod/eatx_in_d_RNIOGRUC1\[10\]/C  rs485_mod/eatx_in_d_RNIOGRUC1\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/A  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNIV1C3B\[14\]/C  coll_mod/txr_fsm_RNIV1C3B\[14\]/Y  coll_mod/txr_busy_RNO/B  coll_mod/txr_busy_RNO/Y  coll_mod/txr_busy/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[6\]/CLK  coll_mod/txr_cnt\[6\]/Q  coll_mod/txr_cnt_RNO_0\[6\]/C  coll_mod/txr_cnt_RNO_0\[6\]/Y  coll_mod/txr_cnt_RNO\[6\]/A  coll_mod/txr_cnt_RNO\[6\]/Y  coll_mod/txr_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[2\]/CLK  coll_mod/txr_cnt\[2\]/Q  coll_mod/txr_cnt_RNO_0\[2\]/C  coll_mod/txr_cnt_RNO_0\[2\]/Y  coll_mod/txr_cnt_RNO\[2\]/A  coll_mod/txr_cnt_RNO\[2\]/Y  coll_mod/txr_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNIV1C3B\[14\]/C  coll_mod/txr_fsm_RNIV1C3B\[14\]/Y  coll_mod/txr_fsm_RNO\[15\]/B  coll_mod/txr_fsm_RNO\[15\]/Y  coll_mod/txr_fsm\[15\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIVA1EB\[8\]/B  rs485_mod/sp485_2_data_RNIVA1EB\[8\]/Y  rs485_mod/test_pattern_RNIS61QM\[8\]/C  rs485_mod/test_pattern_RNIS61QM\[8\]/Y  rs485_mod/imtx_in_d_RNIP4FF21\[8\]/C  rs485_mod/imtx_in_d_RNIP4FF21\[8\]/Y  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/A  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/B  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIB70CB\[31\]/B  rs485_mod/sp485_2_data_RNIB70CB\[31\]/Y  rs485_mod/test_pattern_RNIKE9UM\[31\]/C  rs485_mod/test_pattern_RNIKE9UM\[31\]/Y  rs485_mod/imtx_in_d_RNITLSH21\[31\]/C  rs485_mod/imtx_in_d_RNITLSH21\[31\]/Y  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/A  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/B  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIC6UBB\[14\]/B  rs485_mod/sp485_2_data_RNIC6UBB\[14\]/Y  rs485_mod/test_pattern_RNIMC5UM\[14\]/C  rs485_mod/test_pattern_RNIMC5UM\[14\]/Y  rs485_mod/imtx_in_d_RNI0JMH21\[14\]/C  rs485_mod/imtx_in_d_RNI0JMH21\[14\]/Y  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/A  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/B  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIA60CB\[30\]/B  rs485_mod/sp485_2_data_RNIA60CB\[30\]/Y  rs485_mod/test_pattern_RNIIC9UM\[30\]/C  rs485_mod/test_pattern_RNIIC9UM\[30\]/Y  rs485_mod/imtx_in_d_RNIQISH21\[30\]/C  rs485_mod/imtx_in_d_RNIQISH21\[30\]/Y  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/A  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/B  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIHBUBB\[19\]/B  rs485_mod/sp485_2_data_RNIHBUBB\[19\]/Y  rs485_mod/test_pattern_RNI0N5UM\[19\]/C  rs485_mod/test_pattern_RNI0N5UM\[19\]/Y  rs485_mod/imtx_in_d_RNIF2NH21\[19\]/C  rs485_mod/imtx_in_d_RNIF2NH21\[19\]/Y  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/A  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/B  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNI8I7GK\[6\]/B  brk1/over_i_set_RNI8I7GK\[6\]/Y  brk1/sample_time_set_RNIGD7FV\[6\]/C  brk1/sample_time_set_RNIGD7FV\[6\]/Y  brk1/sample_time_set_RNIR2F9L1\[6\]/B  brk1/sample_time_set_RNIR2F9L1\[6\]/Y  can_control/state1_RNIDDTT7F/C  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/txr_busy_RNO/C  coll_mod/txr_busy_RNO/Y  coll_mod/txr_busy/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[2\]/CLK  coll_mod/txr_fsm\[2\]/Q  coll_mod/txr_fsm_RNO_2\[3\]/C  coll_mod/txr_fsm_RNO_2\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/C  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIE5UKB\[31\]/B  rs485_mod/sync_d_RNIE5UKB\[31\]/Y  rs485_mod/amtx_in_d_RNIHI4QM\[31\]/C  rs485_mod/amtx_in_d_RNIHI4QM\[31\]/Y  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/C  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/B  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNI2NVKB\[8\]/B  rs485_mod/sync_d_RNI2NVKB\[8\]/Y  rs485_mod/amtx_in_d_RNIP2PMM\[8\]/C  rs485_mod/amtx_in_d_RNIP2PMM\[8\]/Y  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/C  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/B  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNID4UKB\[30\]/B  rs485_mod/sync_d_RNID4UKB\[30\]/Y  rs485_mod/amtx_in_d_RNIFG4QM\[30\]/C  rs485_mod/amtx_in_d_RNIFG4QM\[30\]/Y  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/C  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/B  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIKATKB\[28\]/B  rs485_mod/sync_d_RNIKATKB\[28\]/Y  rs485_mod/amtx_in_d_RNITS2QM\[28\]/C  rs485_mod/amtx_in_d_RNITS2QM\[28\]/Y  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/C  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/B  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIG5SKB\[15\]/B  rs485_mod/sync_d_RNIG5SKB\[15\]/Y  rs485_mod/amtx_in_d_RNILI0QM\[15\]/C  rs485_mod/amtx_in_d_RNILI0QM\[15\]/Y  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/C  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/B  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIJ8SKB\[18\]/B  rs485_mod/sync_d_RNIJ8SKB\[18\]/Y  rs485_mod/amtx_in_d_RNIRO0QM\[18\]/C  rs485_mod/amtx_in_d_RNIRO0QM\[18\]/Y  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/C  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/B  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIF4SKB\[14\]/B  rs485_mod/sync_d_RNIF4SKB\[14\]/Y  rs485_mod/amtx_in_d_RNIJG0QM\[14\]/C  rs485_mod/amtx_in_d_RNIJG0QM\[14\]/Y  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/C  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/B  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIE3SKB\[13\]/B  rs485_mod/sync_d_RNIE3SKB\[13\]/Y  rs485_mod/amtx_in_d_RNIHE0QM\[13\]/C  rs485_mod/amtx_in_d_RNIHE0QM\[13\]/Y  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/C  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/B  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIC1SKB\[11\]/B  rs485_mod/sync_d_RNIC1SKB\[11\]/Y  rs485_mod/amtx_in_d_RNIDA0QM\[11\]/C  rs485_mod/amtx_in_d_RNIDA0QM\[11\]/Y  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/C  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/B  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNII8TKB\[26\]/B  rs485_mod/sync_d_RNII8TKB\[26\]/Y  rs485_mod/amtx_in_d_RNIPO2QM\[26\]/C  rs485_mod/amtx_in_d_RNIPO2QM\[26\]/Y  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/C  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/B  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIC2TKB\[20\]/B  rs485_mod/sync_d_RNIC2TKB\[20\]/Y  rs485_mod/amtx_in_d_RNIDC2QM\[20\]/C  rs485_mod/amtx_in_d_RNIDC2QM\[20\]/Y  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/C  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/B  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIK9SKB\[19\]/B  rs485_mod/sync_d_RNIK9SKB\[19\]/Y  rs485_mod/amtx_in_d_RNITQ0QM\[19\]/C  rs485_mod/amtx_in_d_RNITQ0QM\[19\]/Y  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/C  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/B  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI3RNUA\[24\]/B  brk1/sample_time_set_RNI3RNUA\[24\]/Y  brk1/CycleCount_RNICMB7L\[24\]/B  brk1/CycleCount_RNICMB7L\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/A  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNI0EC0B\[0\]/B  brg5/CycleCount_RNI0EC0B\[0\]/Y  brg5/CycleCount_RNIDLK0S1\[0\]/A  brg5/CycleCount_RNIDLK0S1\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNITHVKB\[3\]/B  rs485_mod/sync_d_RNITHVKB\[3\]/Y  rs485_mod/amtx_in_d_RNIFOOMM\[3\]/C  rs485_mod/amtx_in_d_RNIFOOMM\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/B  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[1\]/CLK  coll_mod/med_mod/u2/clkdiv\[1\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/B  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn2/CLK  coll_mod/med_mod/u2/wrn2/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/B  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/clk1x_enable_RNO/C  coll_mod/med_mod/u2/clk1x_enable_RNO/Y  coll_mod/med_mod/u2/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_19/A  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_16/A  hotlink/un1_out_ram_rd_pt_0_I_16/Y  hotlink/un1_out_ram_rd_pt_0_I_18/A  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNO_0\[3\]/C  coll_mod/txr_fsm_RNO_0\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/A  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  pci_target/OPB_m7_16/B  pci_target/OPB_m7_16/Y  pci_target/OPB_m7_19/C  pci_target/OPB_m7_19/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/B  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_16/A  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_3/A  hotlink/un1_out_ram_rd_pt_0_I_3/Y  hotlink/un1_out_ram_rd_pt_0_I_5/B  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/rxbuf_we_RNO_2/A  coll_mod/rxbuf_we_RNO_2/Y  coll_mod/rxbuf_we_RNO/C  coll_mod/rxbuf_we_RNO/Y  coll_mod/rxbuf_we/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIE02GB\[12\]/B  rs485_mod/bmpls_d_RNIE02GB\[12\]/Y  rs485_mod/eatx_in_d_RNI8MNCM\[12\]/C  rs485_mod/eatx_in_d_RNI8MNCM\[12\]/Y  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/C  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/B  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIGAUBB\[18\]/B  rs485_mod/sp485_2_data_RNIGAUBB\[18\]/Y  rs485_mod/sp485_2_data_RNI0RB0N\[18\]/A  rs485_mod/sp485_2_data_RNI0RB0N\[18\]/Y  rs485_mod/imtx_in_d_RNIE5TJ21\[18\]/C  rs485_mod/imtx_in_d_RNIE5TJ21\[18\]/Y  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/A  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/B  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIHCVBB\[28\]/B  rs485_mod/sp485_2_data_RNIHCVBB\[28\]/Y  rs485_mod/sp485_2_data_RNI2VD0N\[28\]/A  rs485_mod/sp485_2_data_RNI2VD0N\[28\]/Y  rs485_mod/imtx_in_d_RNIHB0K21\[28\]/C  rs485_mod/imtx_in_d_RNIHB0K21\[28\]/Y  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/A  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/B  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/A  coll_mod/rxbuf_rst_cnt_RNO_0\[10\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[10\]/C  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[14\]/CLK  coll_mod/txr_fsm\[14\]/Q  coll_mod/txr_fsm_RNO_1\[3\]/A  coll_mod/txr_fsm_RNO_1\[3\]/Y  coll_mod/txr_fsm_RNO\[3\]/B  coll_mod/txr_fsm_RNO\[3\]/Y  coll_mod/txr_fsm\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_11/B  can_control/OPB_DO_1_t_0_6_0_iv_11/Y  can_control/OPB_DO_1_t_0_6_0_iv_14/C  can_control/OPB_DO_1_t_0_6_0_iv_14/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/C  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIJ87IB\[5\]/B  rs485_mod/coll_sp1_in_d_RNIJ87IB\[5\]/Y  rs485_mod/sp485_1_data_RNIE8CNM\[5\]/C  rs485_mod/sp485_1_data_RNIE8CNM\[5\]/Y  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/B  rs485_mod/sp485_1_data_RNIM0BM42\[5\]/Y  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/C  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/B  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[1\]/CLK  hotlink/glitch_count\[1\]/Q  hotlink/glitch_count_RNI50HL\[1\]/B  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO_0\[30\]/B  hotlink/glitch_count_RNO_0\[30\]/Y  hotlink/glitch_count_RNO\[30\]/A  hotlink/glitch_count_RNO\[30\]/Y  hotlink/glitch_count\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/rxbuf_we_RNO_1/B  coll_mod/rxbuf_we_RNO_1/Y  coll_mod/rxbuf_we_RNO_0/A  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[11\]/CLK  coll_mod/txr_fsm\[11\]/Q  coll_mod/txr_fsm_RNO_0\[12\]/A  coll_mod/txr_fsm_RNO_0\[12\]/Y  coll_mod/txr_fsm_RNO\[12\]/B  coll_mod/txr_fsm_RNO\[12\]/Y  coll_mod/txr_fsm\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[2\]/CLK  brg5/cntr_dutyA\[2\]/Q  brg5/cntr_dutyA_RNICOLL\[2\]/B  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO_0\[31\]/B  brg5/cntr_dutyA_RNO_0\[31\]/Y  brg5/cntr_dutyA_RNO\[31\]/C  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[2\]/CLK  brg2/cntr_dutyA\[2\]/Q  brg2/cntr_dutyA_RNI3QUV\[2\]/B  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[2\]/CLK  brg1/cntr_dutyB\[2\]/Q  brg1/cntr_dutyB_RNI3PL61\[2\]/B  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNI5U9U9\[29\]/A  brg1/cntr_dutyB_RNI5U9U9\[29\]/Y  brg1/cntr_dutyB_RNO_0\[31\]/B  brg1/cntr_dutyB_RNO_0\[31\]/Y  brg1/cntr_dutyB_RNO\[31\]/C  brg1/cntr_dutyB_RNO\[31\]/Y  brg1/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_15/A  hotlink/un3_out_ram_rd_pt_I_15/Y  hotlink/un3_out_ram_rd_pt_I_16/B  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIVJVKB\[5\]/B  rs485_mod/sync_d_RNIVJVKB\[5\]/Y  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/A  rs485_mod/amtx_in_d_RNI9T3DR2\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/B  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP_0\[3\]/A  coll_mod/txr_fsm_RNIF7AP_0\[3\]/Y  coll_mod/med_din\[6\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP_0\[3\]/A  coll_mod/txr_fsm_RNIF7AP_0\[3\]/Y  coll_mod/med_din\[5\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP_0\[3\]/A  coll_mod/txr_fsm_RNIF7AP_0\[3\]/Y  coll_mod/med_din\[4\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP_0\[3\]/A  coll_mod/txr_fsm_RNIF7AP_0\[3\]/Y  coll_mod/med_din\[3\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP_0\[3\]/A  coll_mod/txr_fsm_RNIF7AP_0\[3\]/Y  coll_mod/med_din\[2\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP_0\[3\]/A  coll_mod/txr_fsm_RNIF7AP_0\[3\]/Y  coll_mod/med_din\[1\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP_0\[3\]/A  coll_mod/txr_fsm_RNIF7AP_0\[3\]/Y  coll_mod/med_din\[0\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP_0\[3\]/A  coll_mod/txr_fsm_RNIF7AP_0\[3\]/Y  coll_mod/med_din\[7\]/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIU06EB\[7\]/B  rs485_mod/test_pattern_RNIU06EB\[7\]/Y  rs485_mod/sp485_1_data_RNIJRK021\[7\]/A  rs485_mod/sp485_1_data_RNIJRK021\[7\]/Y  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/A  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/B  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIPR5EB\[2\]/B  rs485_mod/test_pattern_RNIPR5EB\[2\]/Y  rs485_mod/test_pattern_RNI9OKH21\[2\]/A  rs485_mod/test_pattern_RNI9OKH21\[2\]/Y  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/A  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/B  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNI2HJ0B\[0\]/B  brg5/sample_time_set_RNI2HJ0B\[0\]/Y  brg5/over_i_set_RNIEKLP61\[0\]/C  brg5/over_i_set_RNIEKLP61\[0\]/Y  brg5/CycleCount_RNIDLK0S1\[0\]/B  brg5/CycleCount_RNIDLK0S1\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[4\]/CLK  hotlink/out_ram_rd_pt\[4\]/Q  hotlink/un3_out_ram_rd_pt_I_15/B  hotlink/un3_out_ram_rd_pt_I_15/Y  hotlink/un3_out_ram_rd_pt_I_16/B  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIMU58B\[18\]/B  brg2/CycleCount_RNIMU58B\[18\]/Y  brg2/sample_time_set_RNID69F01\[18\]/A  brg2/sample_time_set_RNID69F01\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_4/C  can_control/OPB_DO_1_t_0_12_0_iv_4/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/C  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_8/C  can_control/OPB_DO_1_t_0_12_0_iv_8/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/C  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[5\]/CLK  coll_mod/txr_cnt\[5\]/Q  coll_mod/txr_cnt_RNO\[5\]/A  coll_mod/txr_cnt_RNO\[5\]/Y  coll_mod/txr_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI0H8NB\[5\]/B  rs485_mod/bmpls_d_RNI0H8NB\[5\]/Y  rs485_mod/eatx_in_d_RNIANLIC1\[5\]/A  rs485_mod/eatx_in_d_RNIANLIC1\[5\]/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/A  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNI5U9U9\[29\]/A  brg1/cntr_dutyB_RNI5U9U9\[29\]/Y  brg1/cntr_dutyB_RNO\[30\]/A  brg1/cntr_dutyB_RNO\[30\]/Y  brg1/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNIT33BA\[29\]/A  brk2/cntr_dutyA_RNIT33BA\[29\]/Y  brk2/cntr_dutyA_RNO\[30\]/A  brk2/cntr_dutyA_RNO\[30\]/Y  brk2/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNIVAJ84\[29\]/A  brk1/cntr_dutyA_RNIVAJ84\[29\]/Y  brk1/cntr_dutyA_RNO\[30\]/A  brk1/cntr_dutyA_RNO\[30\]/Y  brk1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI0GC31\[2\]/A  brg1/cntr_dutyA_RNI0GC31\[2\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[30\]/A  brg1/cntr_dutyA_RNO\[30\]/Y  brg1/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[4\]/CLK  coll_mod/rxbuf_rst_cnt\[4\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/C  coll_mod/rxbuf_rst_cnt_RNO_0\[4\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[4\]/A  coll_mod/rxbuf_rst_cnt_RNO\[4\]/Y  coll_mod/rxbuf_rst_cnt\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIE9TTA\[20\]/B  brg1/CycleCount_RNIE9TTA\[20\]/Y  brg1/sample_time_set_RNIU3G4M\[20\]/C  brg1/sample_time_set_RNIU3G4M\[20\]/Y  brg1/sample_time_set_RNITM2B01\[20\]/A  brg1/sample_time_set_RNITM2B01\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_5/C  can_control/OPB_DO_1_t_0_10_0_iv_5/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/C  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/B  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[5\]/B  coll_mod/rx_dhr_RNO\[5\]/Y  coll_mod/rx_dhr\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[3\]/B  coll_mod/rx_dhr_RNO\[3\]/Y  coll_mod/rx_dhr\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[6\]/B  coll_mod/rx_dhr_RNO\[6\]/Y  coll_mod/rx_dhr\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[7\]/B  coll_mod/rx_dhr_RNO\[7\]/Y  coll_mod/rx_dhr\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[4\]/B  coll_mod/rx_dhr_RNO\[4\]/Y  coll_mod/rx_dhr\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[2\]/B  coll_mod/rx_dhr_RNO\[2\]/Y  coll_mod/rx_dhr\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[1\]/B  coll_mod/rx_dhr_RNO\[1\]/Y  coll_mod/rx_dhr\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[0\]/CLK  coll_mod/txr_fsm\[0\]/Q  coll_mod/rx_dhr_RNO\[0\]/B  coll_mod/rx_dhr_RNO\[0\]/Y  coll_mod/rx_dhr\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIKESTA\[17\]/B  brg1/CycleCount_RNIKESTA\[17\]/Y  brg1/sample_time_set_RNIAEE4M\[17\]/C  brg1/sample_time_set_RNIAEE4M\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_5/B  can_control/OPB_DO_1_t_0_13_0_iv_5/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/C  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/C  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO_0\[31\]/B  hotlink/glitch_count_RNO_0\[31\]/Y  hotlink/glitch_count_RNO\[31\]/C  hotlink/glitch_count_RNO\[31\]/Y  hotlink/glitch_count\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIC6CNM\[4\]/B  rs485_mod/sp485_1_data_RNIC6CNM\[4\]/Y  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/B  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/Y  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/C  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/B  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIMMDLB\[1\]/B  rs485_mod/imtx_in_d_RNIMMDLB\[1\]/Y  rs485_mod/sp485_1_data_RNI5MJ821\[1\]/C  rs485_mod/sp485_1_data_RNI5MJ821\[1\]/Y  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/B  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/B  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[2\]/CLK  brg5/cntr_dutyC\[2\]/Q  brg5/cntr_dutyC_RNIIA8S\[2\]/B  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO_0\[30\]/B  brg5/cntr_dutyC_RNO_0\[30\]/Y  brg5/cntr_dutyC_RNO\[30\]/B  brg5/cntr_dutyC_RNO\[30\]/Y  brg5/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[2\]/CLK  brg5/cntr_dutyB\[2\]/Q  brg5/cntr_dutyB_RNIF1VO\[2\]/B  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[2\]/CLK  brg4/cntr_dutyA\[2\]/Q  brg4/cntr_dutyA_RNI9E3P\[2\]/B  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[2\]/CLK  brg4/cntr_dutyC\[2\]/Q  brg4/cntr_dutyC_RNIF0MV\[2\]/B  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO_0\[30\]/B  brg4/cntr_dutyC_RNO_0\[30\]/Y  brg4/cntr_dutyC_RNO\[30\]/B  brg4/cntr_dutyC_RNO\[30\]/Y  brg4/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[2\]/CLK  brg4/cntr_dutyB\[2\]/Q  brg4/cntr_dutyB_RNICNCS\[2\]/B  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO_0\[30\]/B  brg4/cntr_dutyB_RNO_0\[30\]/Y  brg4/cntr_dutyB_RNO\[30\]/B  brg4/cntr_dutyB_RNO\[30\]/Y  brg4/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[2\]/CLK  brg3/cntr_dutyA\[2\]/Q  brg3/cntr_dutyA_RNI64HS\[2\]/B  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIAI161\[3\]/A  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO_0\[30\]/B  brg3/cntr_dutyA_RNO_0\[30\]/Y  brg3/cntr_dutyA_RNO\[30\]/A  brg3/cntr_dutyA_RNO\[30\]/Y  brg3/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[2\]/CLK  brg3/cntr_dutyC\[2\]/Q  brg3/cntr_dutyC_RNICM331\[2\]/B  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO_0\[30\]/B  brg3/cntr_dutyC_RNO_0\[30\]/Y  brg3/cntr_dutyC_RNO\[30\]/B  brg3/cntr_dutyC_RNO\[30\]/Y  brg3/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[2\]/CLK  brg3/cntr_dutyB\[2\]/Q  brg3/cntr_dutyB_RNI9DQV\[2\]/B  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO_0\[30\]/B  brg3/cntr_dutyB_RNO_0\[30\]/Y  brg3/cntr_dutyB_RNO\[30\]/B  brg3/cntr_dutyB_RNO\[30\]/Y  brg3/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[2\]/CLK  brg2/cntr_dutyC\[2\]/Q  brg2/cntr_dutyC_RNI9CH61\[2\]/B  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[2\]/CLK  brg2/cntr_dutyB\[2\]/Q  brg2/cntr_dutyB_RNI63831\[2\]/B  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO_0\[30\]/B  brg2/cntr_dutyB_RNO_0\[30\]/Y  brg2/cntr_dutyB_RNO\[30\]/B  brg2/cntr_dutyB_RNO\[30\]/Y  brg2/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[2\]/CLK  brg1/cntr_dutyC\[2\]/Q  brg1/cntr_dutyC_RNI62V91\[2\]/B  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIUE8NB\[3\]/B  rs485_mod/bmpls_d_RNIUE8NB\[3\]/Y  rs485_mod/eatx_in_d_RNI2FLIC1\[3\]/A  rs485_mod/eatx_in_d_RNI2FLIC1\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/C  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNILL9DB\[4\]/B  rs485_mod/coll_sp2_in_d_RNILL9DB\[4\]/Y  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/A  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/Y  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/C  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/B  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIBRMRA\[4\]/B  rs485_mod/eatx_in_d_RNIBRMRA\[4\]/Y  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/B  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/A  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI809NB\[16\]/B  rs485_mod/coll_sp2_in_d_RNI809NB\[16\]/Y  rs485_mod/test_pattern_RNI2GU152\[16\]/B  rs485_mod/test_pattern_RNI2GU152\[16\]/Y  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/C  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/B  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIA29NB\[18\]/B  rs485_mod/coll_sp2_in_d_RNIA29NB\[18\]/Y  rs485_mod/sp485_1_data_RNI2T7G21\[18\]/C  rs485_mod/sp485_1_data_RNI2T7G21\[18\]/Y  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/B  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/B  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIPP9DB\[8\]/B  rs485_mod/coll_sp2_in_d_RNIPP9DB\[8\]/Y  rs485_mod/sp485_1_data_RNID8M421\[8\]/C  rs485_mod/sp485_1_data_RNID8M421\[8\]/Y  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/B  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/B  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNI3S9NB\[20\]/B  rs485_mod/coll_sp2_in_d_RNI3S9NB\[20\]/Y  rs485_mod/sp485_1_data_RNIDAAG21\[20\]/C  rs485_mod/sp485_1_data_RNIDAAG21\[20\]/Y  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/B  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/B  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIB39NB\[19\]/B  rs485_mod/coll_sp2_in_d_RNIB39NB\[19\]/Y  rs485_mod/sp485_1_data_RNI508G21\[19\]/C  rs485_mod/sp485_1_data_RNI508G21\[19\]/Y  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/B  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/B  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI7V8NB\[15\]/B  rs485_mod/coll_sp2_in_d_RNI7V8NB\[15\]/Y  rs485_mod/sp485_1_data_RNIPJ7G21\[15\]/C  rs485_mod/sp485_1_data_RNIPJ7G21\[15\]/Y  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/B  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/B  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI6U8NB\[14\]/B  rs485_mod/coll_sp2_in_d_RNI6U8NB\[14\]/Y  rs485_mod/sp485_1_data_RNIMG7G21\[14\]/C  rs485_mod/sp485_1_data_RNIMG7G21\[14\]/Y  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/B  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/B  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI5T8NB\[13\]/B  rs485_mod/coll_sp2_in_d_RNI5T8NB\[13\]/Y  rs485_mod/sp485_1_data_RNIJD7G21\[13\]/C  rs485_mod/sp485_1_data_RNIJD7G21\[13\]/Y  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/B  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/B  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI6TMUA\[18\]/B  brk1/sample_time_set_RNI6TMUA\[18\]/Y  brk1/CycleCount_RNIIQ97L\[18\]/B  brk1/CycleCount_RNIIQ97L\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_6/A  can_control/OPB_DO_1_t_0_12_0_iv_6/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/B  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI80OUA\[29\]/B  brk1/sample_time_set_RNI80OUA\[29\]/Y  brk1/CycleCount_RNIM0C7L\[29\]/B  brk1/CycleCount_RNIM0C7L\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/A  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/B  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIHQ68B\[22\]/B  brg2/CycleCount_RNIHQ68B\[22\]/Y  brg2/sample_time_set_RNI3UAF01\[22\]/A  brg2/sample_time_set_RNI3UAF01\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_4/C  can_control/OPB_DO_1_t_0_8_0_iv_4/Y  can_control/OPB_DO_1_t_0_8_0_iv_5/C  can_control/OPB_DO_1_t_0_8_0_iv_5/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/B  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_19/A  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_13/B  hotlink/un1_out_ram_rd_pt_0_I_13/Y  hotlink/un1_out_ram_rd_pt_0_I_19/B  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[6\]/CLK  coll_mod/txr_fsm\[6\]/Q  coll_mod/txr_fsm_RNO_1\[7\]/C  coll_mod/txr_fsm_RNO_1\[7\]/Y  coll_mod/txr_fsm_RNO\[7\]/B  coll_mod/txr_fsm_RNO\[7\]/Y  coll_mod/txr_fsm\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIS7MVL\[4\]/B  rs485_mod/tctx_in_d_RNIS7MVL\[4\]/Y  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/C  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/A  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIS7FF21\[9\]/B  rs485_mod/imtx_in_d_RNIS7FF21\[9\]/Y  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/A  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/B  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIG57IB\[2\]/B  rs485_mod/coll_sp1_in_d_RNIG57IB\[2\]/Y  rs485_mod/sp485_1_data_RNIRLL421\[2\]/A  rs485_mod/sp485_1_data_RNIRLL421\[2\]/Y  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/B  rs485_mod/amtx_in_d_RNIH43DR2\[2\]/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/B  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNILA7IB\[7\]/B  rs485_mod/coll_sp1_in_d_RNILA7IB\[7\]/Y  rs485_mod/sp485_2_data_RNIFHML21\[7\]/A  rs485_mod/sp485_2_data_RNIFHML21\[7\]/Y  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/B  rs485_mod/amtx_in_d_RNIRDBKQ2\[7\]/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/B  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  coll_mod/rxbuf_we_RNO_1/C  coll_mod/rxbuf_we_RNO_1/Y  coll_mod/rxbuf_we_RNO_0/A  coll_mod/rxbuf_we_RNO_0/Y  coll_mod/rxbuf_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNINITTA\[29\]/B  brg1/CycleCount_RNINITTA\[29\]/Y  brg1/CycleCount_RNIGMG4M\[29\]/A  brg1/CycleCount_RNIGMG4M\[29\]/Y  brg1/CycleCount_RNIF93B01\[29\]/A  brg1/CycleCount_RNIF93B01\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_4/C  can_control/OPB_DO_1_t_0_1_0_iv_4/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/C  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/C  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNINR45B\[1\]/B  rs485_mod/sp485_1_data_RNINR45B\[1\]/Y  rs485_mod/sp485_1_data_RNI5MJ821\[1\]/B  rs485_mod/sp485_1_data_RNI5MJ821\[1\]/Y  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/B  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/B  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[6\]/CLK  coll_mod/rxbuf_rst_cnt\[6\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/C  coll_mod/rxbuf_rst_cnt_RNO_0\[6\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[6\]/A  coll_mod/rxbuf_rst_cnt_RNO\[6\]/Y  coll_mod/rxbuf_rst_cnt\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[2\]/CLK  coll_mod/rxbuf_rst_cnt\[2\]/Q  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/C  coll_mod/rxbuf_rst_cnt_RNO_0\[2\]/Y  coll_mod/rxbuf_rst_cnt_RNO\[2\]/A  coll_mod/rxbuf_rst_cnt_RNO\[2\]/Y  coll_mod/rxbuf_rst_cnt\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNINJG0B\[17\]/B  brg2/sample_time_set_RNINJG0B\[17\]/Y  brg2/sample_time_set_RNIB49F01\[17\]/B  brg2/sample_time_set_RNIB49F01\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_4/C  can_control/OPB_DO_1_t_0_13_0_iv_4/Y  can_control/OPB_DO_1_t_0_13_0_iv_5/C  can_control/OPB_DO_1_t_0_13_0_iv_5/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/C  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/C  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIBRMVA\[10\]/B  brk2/clk_divider_RNIBRMVA\[10\]/Y  brk2/clk_divider_RNIR1S502\[10\]/A  brk2/clk_divider_RNIR1S502\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/C  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNI2614B\[8\]/B  brk2/clk_divider_RNI2614B\[8\]/Y  brk2/clk_divider_RNIN91RV1\[8\]/A  brk2/clk_divider_RNIN91RV1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO\[29\]/A  brg4/cntr_dutyA_RNO\[29\]/Y  brg4/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIAI161\[3\]/A  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO\[29\]/A  brg3/cntr_dutyA_RNO\[29\]/Y  brg3/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/B  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/med_en_RNO/A  coll_mod/med_en_RNO/Y  coll_mod/med_en/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI8OMRA\[1\]/B  rs485_mod/eatx_in_d_RNI8OMRA\[1\]/Y  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/B  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/A  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIV214B\[5\]/B  brk2/clk_divider_RNIV214B\[5\]/Y  brk2/clk_divider_RNIBT0RV1\[5\]/A  brk2/clk_divider_RNIBT0RV1\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_19/C  can_control/OPB_DO_1_t_0_25_0_iv_19/Y  can_control/state1_RNIK8ANPT/B  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNI62HJB\[10\]/B  rs485_mod/imtx_in_d_RNI62HJB\[10\]/Y  rs485_mod/sp485_1_data_RNILT8621\[10\]/C  rs485_mod/sp485_1_data_RNILT8621\[10\]/Y  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/B  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/B  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[1\]/CLK  coll_mod/txr_cnt\[1\]/Q  coll_mod/txr_cnt_RNO\[1\]/A  coll_mod/txr_cnt_RNO\[1\]/Y  coll_mod/txr_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[8\]/CLK  coll_mod/txr_cnt\[8\]/Q  coll_mod/txr_cnt_RNO\[8\]/A  coll_mod/txr_cnt_RNO\[8\]/Y  coll_mod/txr_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIJ7P1B\[4\]/B  rs485_mod/amtx_in_d_RNIJ7P1B\[4\]/Y  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/B  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/B  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[2\]/CLK  coll_mod/med_mod/u2/clkdiv\[2\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/C  coll_mod/med_mod/u2/un2_clkdiv_1_I_8/Y  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/A  coll_mod/med_mod/u2/un2_clkdiv_1_I_9/Y  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi1/CLK  coll_mod/med_mod/u1/mdi1/Q  coll_mod/med_mod/u1/mdi2_RNIJ5F9/B  coll_mod/med_mod/u1/mdi2_RNIJ5F9/Y  coll_mod/med_mod/u1/clk1x_enable_RNO/C  coll_mod/med_mod/u1/clk1x_enable_RNO/Y  coll_mod/med_mod/u1/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIM1MVL\[1\]/B  rs485_mod/tctx_in_d_RNIM1MVL\[1\]/Y  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/C  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/A  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIK847B\[31\]/B  brg5/CycleCount_RNIK847B\[31\]/Y  brg5/sample_time_set_RNI995C01\[31\]/A  brg5/sample_time_set_RNI995C01\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/C  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIQC27B\[19\]/B  brg5/CycleCount_RNIQC27B\[19\]/Y  brg5/sample_time_set_RNILH1C01\[19\]/A  brg5/sample_time_set_RNILH1C01\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_7/C  can_control/OPB_DO_1_t_0_11_0_iv_7/Y  can_control/OPB_DO_1_t_0_11_0_iv_9/C  can_control/OPB_DO_1_t_0_11_0_iv_9/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/A  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIMDG2B\[26\]/B  brg3/CycleCount_RNIMDG2B\[26\]/Y  brg3/CycleCount_RNID9JJ01\[26\]/A  brg3/CycleCount_RNID9JJ01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/B  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[0\]/CLK  coll_mod/med_mod/u2/clkdiv\[0\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_0_CO1/B  coll_mod/med_mod/u2/un2_clkdiv_1_0_CO1/Y  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u2/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[7\]/CLK  coll_mod/txr_fsm\[7\]/Q  coll_mod/txr_fsm_RNO_0\[7\]/A  coll_mod/txr_fsm_RNO_0\[7\]/Y  coll_mod/txr_fsm_RNO\[7\]/A  coll_mod/txr_fsm_RNO\[7\]/Y  coll_mod/txr_fsm\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI1QOUA\[31\]/B  brk1/sample_time_set_RNI1QOUA\[31\]/Y  brk1/CycleCount_RNI8KD7L\[31\]/B  brk1/CycleCount_RNI8KD7L\[31\]/Y  brk1/CycleCount_RNI64TSV\[31\]/A  brk1/CycleCount_RNI64TSV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/A  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI7UMUA\[19\]/B  brk1/sample_time_set_RNI7UMUA\[19\]/Y  brk1/CycleCount_RNIKS97L\[19\]/B  brk1/CycleCount_RNIKS97L\[19\]/Y  brk1/CycleCount_RNIICPSV\[19\]/A  brk1/CycleCount_RNIICPSV\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_9/A  can_control/OPB_DO_1_t_0_11_0_iv_9/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/A  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIOS0PM\[27\]/B  rs485_mod/sp485_1_data_RNIOS0PM\[27\]/Y  rs485_mod/sp485_1_data_RNIG8B452\[27\]/B  rs485_mod/sp485_1_data_RNIG8B452\[27\]/Y  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/C  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/B  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIMOUOM\[17\]/B  rs485_mod/sp485_1_data_RNIMOUOM\[17\]/Y  rs485_mod/sp485_1_data_RNIAS4452\[17\]/B  rs485_mod/sp485_1_data_RNIAS4452\[17\]/Y  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/C  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/B  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[6\]/CLK  coll_mod/txr_fsm\[6\]/Q  coll_mod/txr_fsm_RNO_0\[7\]/B  coll_mod/txr_fsm_RNO_0\[7\]/Y  coll_mod/txr_fsm_RNO\[7\]/A  coll_mod/txr_fsm_RNO\[7\]/Y  coll_mod/txr_fsm\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/sample_time_set_RNIVDIAE\[12\]/C  brg5/sample_time_set_RNIVDIAE\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_10/C  can_control/OPB_DO_1_t_0_18_0_iv_10/Y  can_control/OPB_DO_1_t_0_18_0_iv_13/C  can_control/OPB_DO_1_t_0_18_0_iv_13/Y  can_control/OPB_DO_1_t_0_18_0_iv_16/C  can_control/OPB_DO_1_t_0_18_0_iv_16/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/B  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIASP6B\[13\]/B  rs485_mod/sp485_1_data_RNIASP6B\[13\]/Y  rs485_mod/sp485_1_data_RNIJD7G21\[13\]/B  rs485_mod/sp485_1_data_RNIJD7G21\[13\]/Y  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/B  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/B  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIBTP6B\[14\]/B  rs485_mod/sp485_1_data_RNIBTP6B\[14\]/Y  rs485_mod/sp485_1_data_RNIMG7G21\[14\]/B  rs485_mod/sp485_1_data_RNIMG7G21\[14\]/Y  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/B  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/B  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNI7PP6B\[10\]/B  rs485_mod/sp485_1_data_RNI7PP6B\[10\]/Y  rs485_mod/sp485_1_data_RNILT8621\[10\]/B  rs485_mod/sp485_1_data_RNILT8621\[10\]/Y  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/B  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/B  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNICUP6B\[15\]/B  rs485_mod/sp485_1_data_RNICUP6B\[15\]/Y  rs485_mod/sp485_1_data_RNIPJ7G21\[15\]/B  rs485_mod/sp485_1_data_RNIPJ7G21\[15\]/Y  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/B  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/B  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIF1Q6B\[18\]/B  rs485_mod/sp485_1_data_RNIF1Q6B\[18\]/Y  rs485_mod/sp485_1_data_RNI2T7G21\[18\]/B  rs485_mod/sp485_1_data_RNI2T7G21\[18\]/Y  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/B  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/B  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIU255B\[8\]/B  rs485_mod/sp485_1_data_RNIU255B\[8\]/Y  rs485_mod/sp485_1_data_RNID8M421\[8\]/B  rs485_mod/sp485_1_data_RNID8M421\[8\]/Y  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/B  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/B  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNI8RQ6B\[20\]/B  rs485_mod/sp485_1_data_RNI8RQ6B\[20\]/Y  rs485_mod/sp485_1_data_RNIDAAG21\[20\]/B  rs485_mod/sp485_1_data_RNIDAAG21\[20\]/Y  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/B  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/B  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188/A  rs485_mod/m188/Y  rs485_mod/sp485_1_data_RNIG2Q6B\[19\]/B  rs485_mod/sp485_1_data_RNIG2Q6B\[19\]/Y  rs485_mod/sp485_1_data_RNI508G21\[19\]/B  rs485_mod/sp485_1_data_RNI508G21\[19\]/Y  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/B  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/B  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIA3ANB\[27\]/B  rs485_mod/coll_sp2_in_d_RNIA3ANB\[27\]/Y  rs485_mod/sp485_1_data_RNIG8B452\[27\]/A  rs485_mod/sp485_1_data_RNIG8B452\[27\]/Y  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/C  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/B  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNI3714B\[9\]/B  brk2/clk_divider_RNI3714B\[9\]/Y  brk2/clk_divider_RNIRD1RV1\[9\]/A  brk2/clk_divider_RNIRD1RV1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_16/C  can_control/OPB_DO_1_t_0_21_0_iv_16/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/A  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI919NB\[17\]/B  rs485_mod/coll_sp2_in_d_RNI919NB\[17\]/Y  rs485_mod/sp485_1_data_RNIAS4452\[17\]/A  rs485_mod/sp485_1_data_RNIAS4452\[17\]/Y  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/C  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/B  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIBKOMM\[1\]/B  rs485_mod/amtx_in_d_RNIBKOMM\[1\]/Y  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/C  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/B  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[6\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[5\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[4\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[3\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[2\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[1\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[0\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/tbr\[7\]/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIF0IHM\[16\]/B  rs485_mod/eatx_in_d_RNIF0IHM\[16\]/Y  rs485_mod/eatx_in_d_RNIG9SUC1\[16\]/C  rs485_mod/eatx_in_d_RNIG9SUC1\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/A  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNIQ25QL\[12\]/B  rs485_mod/tst_spi_miso_d_RNIQ25QL\[12\]/Y  rs485_mod/tst_spi_miso_d_RNI9F5KC1\[12\]/C  rs485_mod/tst_spi_miso_d_RNI9F5KC1\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/A  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI4F7QL\[26\]/B  rs485_mod/tst_spi_miso_d_RNI4F7QL\[26\]/Y  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/C  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/A  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNIS89QL\[31\]/B  rs485_mod/tst_spi_miso_d_RNIS89QL\[31\]/Y  rs485_mod/eatx_in_d_RNI6557C1\[31\]/C  rs485_mod/eatx_in_d_RNI6557C1\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/A  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI095QL\[15\]/B  rs485_mod/tst_spi_miso_d_RNI095QL\[15\]/Y  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/C  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/A  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIRONSA\[31\]/B  rs485_mod/eatx_in_d_RNIRONSA\[31\]/Y  rs485_mod/eatx_in_d_RNI6557C1\[31\]/B  rs485_mod/eatx_in_d_RNI6557C1\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/A  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIFVMRA\[8\]/B  rs485_mod/eatx_in_d_RNIFVMRA\[8\]/Y  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/B  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/A  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNIQNNSA\[30\]/B  rs485_mod/eatx_in_d_RNIQNNSA\[30\]/Y  rs485_mod/eatx_in_d_RNI2157C1\[30\]/B  rs485_mod/eatx_in_d_RNI2157C1\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/A  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI2VMSA\[29\]/B  rs485_mod/eatx_in_d_RNI2VMSA\[29\]/Y  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/B  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/A  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI1UMSA\[28\]/B  rs485_mod/eatx_in_d_RNI1UMSA\[28\]/Y  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/B  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/A  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187/A  rs485_mod/m187/Y  rs485_mod/eatx_in_d_RNI0TMSA\[27\]/B  rs485_mod/eatx_in_d_RNI0TMSA\[27\]/Y  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/B  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/A  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNI0SLSA\[18\]/B  rs485_mod/eatx_in_d_RNI0SLSA\[18\]/Y  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/B  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/A  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNISNLSA\[14\]/B  rs485_mod/eatx_in_d_RNISNLSA\[14\]/Y  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/B  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/A  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIRMLSA\[13\]/B  rs485_mod/eatx_in_d_RNIRMLSA\[13\]/Y  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/B  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/A  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIPKLSA\[11\]/B  rs485_mod/eatx_in_d_RNIPKLSA\[11\]/Y  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/B  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/A  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIVRMSA\[26\]/B  rs485_mod/eatx_in_d_RNIVRMSA\[26\]/Y  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/B  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/A  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIOJLSA\[10\]/B  rs485_mod/eatx_in_d_RNIOJLSA\[10\]/Y  rs485_mod/eatx_in_d_RNIOGRUC1\[10\]/B  rs485_mod/eatx_in_d_RNIOGRUC1\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/A  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIPLMSA\[20\]/B  rs485_mod/eatx_in_d_RNIPLMSA\[20\]/Y  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/B  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/A  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNI1TLSA\[19\]/B  rs485_mod/eatx_in_d_RNI1TLSA\[19\]/Y  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/B  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/A  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNIVQLSA\[17\]/B  rs485_mod/eatx_in_d_RNIVQLSA\[17\]/Y  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/B  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/A  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNITOLSA\[15\]/B  rs485_mod/eatx_in_d_RNITOLSA\[15\]/Y  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/B  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/A  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_13/A  hotlink/un3_out_ram_rd_pt_I_13/Y  hotlink/un3_out_ram_rd_pt_I_14/A  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_4/A  hotlink/un1_out_ram_rd_pt_0_I_4/Y  hotlink/un1_out_ram_rd_pt_0_I_5/A  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIIFE6A\[9\]/B  brk1/over_i_set_RNIIFE6A\[9\]/Y  brk1/over_i_set_RNIPM7FV\[9\]/B  brk1/over_i_set_RNIPM7FV\[9\]/Y  brk1/clk_divider_RNI7FF9L1\[9\]/B  brk1/clk_divider_RNI7FF9L1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/C  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIOB37B\[26\]/B  brg5/CycleCount_RNIOB37B\[26\]/Y  brg5/sample_time_set_RNIHF3C01\[26\]/A  brg5/sample_time_set_RNIHF3C01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/A  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIIAH2B\[31\]/B  brg3/CycleCount_RNIIAH2B\[31\]/Y  brg3/sample_time_set_RNI6G2DM\[31\]/C  brg3/sample_time_set_RNI6G2DM\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/B  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIOEF2B\[19\]/B  brg3/CycleCount_RNIOEF2B\[19\]/Y  brg3/sample_time_set_RNIIOUCM\[19\]/C  brg3/sample_time_set_RNIIOUCM\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_7/B  can_control/OPB_DO_1_t_0_11_0_iv_7/Y  can_control/OPB_DO_1_t_0_11_0_iv_9/C  can_control/OPB_DO_1_t_0_11_0_iv_9/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/A  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA7_0_I_116/B  brg1/cntr_dutyA7_0_I_116/Y  brg1/cntr_dutyA7_0_I_122/C  brg1/cntr_dutyA7_0_I_122/Y  brg1/cntr_dutyA7_0_I_125/B  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[11\]/CLK  brg1/cntr_dutyA\[11\]/Q  brg1/cntr_dutyA7_0_I_96/B  brg1/cntr_dutyA7_0_I_96/Y  brg1/cntr_dutyA7_0_I_102/C  brg1/cntr_dutyA7_0_I_102/Y  brg1/cntr_dutyA7_0_I_105/B  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[20\]/CLK  brg1/cntr_dutyA\[20\]/Q  brg1/cntr_dutyA7_0_I_53/B  brg1/cntr_dutyA7_0_I_53/Y  brg1/cntr_dutyA7_0_I_59/C  brg1/cntr_dutyA7_0_I_59/Y  brg1/cntr_dutyA7_0_I_62/B  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[7\]/CLK  coll_mod/txr_cnt\[7\]/Q  coll_mod/txr_cnt_RNO\[7\]/B  coll_mod/txr_cnt_RNO\[7\]/Y  coll_mod/txr_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNO\[1\]/B  coll_mod/txr_cnt_RNO\[1\]/Y  coll_mod/txr_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[3\]/CLK  coll_mod/txr_cnt\[3\]/Q  coll_mod/txr_cnt_RNO\[3\]/B  coll_mod/txr_cnt_RNO\[3\]/Y  coll_mod/txr_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[9\]/CLK  coll_mod/txr_cnt\[9\]/Q  coll_mod/txr_cnt_RNO\[9\]/B  coll_mod/txr_cnt_RNO\[9\]/Y  coll_mod/txr_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNI4D5QL\[17\]/B  rs485_mod/tctx_in_d_RNI4D5QL\[17\]/Y  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/C  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/A  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNI4GMVL\[8\]/B  rs485_mod/tctx_in_d_RNI4GMVL\[8\]/Y  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/C  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/A  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIS45QL\[13\]/B  rs485_mod/tctx_in_d_RNIS45QL\[13\]/Y  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/C  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/A  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIKU3IM\[10\]/B  rs485_mod/tctx_in_d_RNIKU3IM\[10\]/Y  rs485_mod/eatx_in_d_RNIOGRUC1\[10\]/C  rs485_mod/eatx_in_d_RNIOGRUC1\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/A  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIO05QL\[11\]/B  rs485_mod/tctx_in_d_RNIO05QL\[11\]/Y  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/C  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/A  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183_0/B  rs485_mod/m183_0/Y  rs485_mod/tctx_in_d_RNIU65QL\[14\]/B  rs485_mod/tctx_in_d_RNIU65QL\[14\]/Y  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/C  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/A  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIAL7QL\[29\]/B  rs485_mod/tctx_in_d_RNIAL7QL\[29\]/Y  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/C  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/A  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIO27QL\[20\]/B  rs485_mod/tctx_in_d_RNIO27QL\[20\]/Y  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/C  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/A  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNI8J7QL\[28\]/B  rs485_mod/tctx_in_d_RNI8J7QL\[28\]/Y  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/C  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/A  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNI6H7QL\[27\]/B  rs485_mod/tctx_in_d_RNI6H7QL\[27\]/Y  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/C  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/A  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIQ69QL\[30\]/B  rs485_mod/tctx_in_d_RNIQ69QL\[30\]/Y  rs485_mod/eatx_in_d_RNI2157C1\[30\]/C  rs485_mod/eatx_in_d_RNI2157C1\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/A  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNI8H5QL\[19\]/B  rs485_mod/tctx_in_d_RNI8H5QL\[19\]/Y  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/C  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/A  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNI6F5QL\[18\]/B  rs485_mod/tctx_in_d_RNI6F5QL\[18\]/Y  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/C  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/A  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m183/B  rs485_mod/m183/Y  rs485_mod/tctx_in_d_RNIF48TA\[16\]/B  rs485_mod/tctx_in_d_RNIF48TA\[16\]/Y  rs485_mod/eatx_in_d_RNIG9SUC1\[16\]/B  rs485_mod/eatx_in_d_RNIG9SUC1\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/A  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNISIDUA\[28\]/B  brg5/sample_time_set_RNISIDUA\[28\]/Y  brg5/sample_time_set_RNILJ3C01\[28\]/B  brg5/sample_time_set_RNILJ3C01\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_5/C  can_control/OPB_DO_1_t_0_2_0_iv_5/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/C  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNILCEUA\[30\]/B  brg5/sample_time_set_RNILCEUA\[30\]/Y  brg5/sample_time_set_RNI775C01\[30\]/B  brg5/sample_time_set_RNI775C01\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_6/C  can_control/OPB_DO_1_t_0_0_0_iv_6/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/C  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIRT5EB\[4\]/B  rs485_mod/test_pattern_RNIRT5EB\[4\]/Y  rs485_mod/test_pattern_RNIFUKH21\[4\]/A  rs485_mod/test_pattern_RNIFUKH21\[4\]/Y  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/C  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/Y  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/C  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/B  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIQU0PM\[28\]/B  rs485_mod/sp485_1_data_RNIQU0PM\[28\]/Y  rs485_mod/coll_sp2_in_d_RNI53BG21\[28\]/C  rs485_mod/coll_sp2_in_d_RNI53BG21\[28\]/Y  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/B  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/B  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNICI2PM\[30\]/B  rs485_mod/sp485_1_data_RNICI2PM\[30\]/Y  rs485_mod/coll_sp2_in_d_RNIGGDG21\[30\]/C  rs485_mod/coll_sp2_in_d_RNIGGDG21\[30\]/Y  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/B  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/B  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m187_0/A  rs485_mod/m187_0/Y  rs485_mod/eatx_in_d_RNI8MNCM\[12\]/B  rs485_mod/eatx_in_d_RNI8MNCM\[12\]/Y  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/C  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/B  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIB7HJB\[15\]/B  rs485_mod/imtx_in_d_RNIB7HJB\[15\]/Y  rs485_mod/sp485_2_data_RNI3MMH21\[15\]/C  rs485_mod/sp485_2_data_RNI3MMH21\[15\]/Y  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/A  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/B  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNI95HJB\[13\]/B  rs485_mod/imtx_in_d_RNI95HJB\[13\]/Y  rs485_mod/sp485_2_data_RNITFMH21\[13\]/C  rs485_mod/sp485_2_data_RNITFMH21\[13\]/Y  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/A  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/B  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNI74IJB\[20\]/B  rs485_mod/imtx_in_d_RNI74IJB\[20\]/Y  rs485_mod/sp485_2_data_RNIPIVJ21\[20\]/C  rs485_mod/sp485_2_data_RNIPIVJ21\[20\]/Y  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/A  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/B  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIULEAA\[14\]/B  brk1/over_i_set_RNIULEAA\[14\]/Y  brk1/CycleCount_RNITVTRV\[14\]/B  brk1/CycleCount_RNITVTRV\[14\]/Y  brk1/clk_divider_RNINFCOL1\[14\]/B  brk1/clk_divider_RNINFCOL1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/C  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIVMEAA\[15\]/B  brk1/over_i_set_RNIVMEAA\[15\]/Y  brk1/CycleCount_RNI03URV\[15\]/B  brk1/CycleCount_RNI03URV\[15\]/Y  brk1/clk_divider_RNIRJCOL1\[15\]/B  brk1/clk_divider_RNIRJCOL1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNITKEAA\[13\]/B  brk1/over_i_set_RNITKEAA\[13\]/Y  brk1/CycleCount_RNIQSTRV\[13\]/B  brk1/CycleCount_RNIQSTRV\[13\]/Y  brk1/clk_divider_RNIJBCOL1\[13\]/B  brk1/clk_divider_RNIJBCOL1\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/C  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIEBE6A\[5\]/B  brk1/over_i_set_RNIEBE6A\[5\]/Y  brk1/over_i_set_RNIDA7FV\[5\]/B  brk1/over_i_set_RNIDA7FV\[5\]/Y  brk1/clk_divider_RNINUE9L1\[5\]/B  brk1/clk_divider_RNINUE9L1\[5\]/Y  can_control/state1_RNI01ST7F/C  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[2\]/CLK  brk2/cntr_dutyA\[2\]/Q  brk2/cntr_dutyA_RNIFEGB\[2\]/B  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNIT33BA\[29\]/A  brk2/cntr_dutyA_RNIT33BA\[29\]/Y  brk2/cntr_dutyA_RNO\[31\]/A  brk2/cntr_dutyA_RNO\[31\]/Y  brk2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[2\]/CLK  brk1/cntr_dutyA\[2\]/Q  brk1/cntr_dutyA_RNIC4UE\[2\]/B  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNIVAJ84\[29\]/A  brk1/cntr_dutyA_RNIVAJ84\[29\]/Y  brk1/cntr_dutyA_RNO\[31\]/A  brk1/cntr_dutyA_RNO\[31\]/Y  brk1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[2\]/CLK  brg1/cntr_dutyA\[2\]/Q  brg1/cntr_dutyA_RNI0GC31\[2\]/B  brg1/cntr_dutyA_RNI0GC31\[2\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2_RNIFFVK/A  coll_mod/med_mod/u2/wrn2_RNIFFVK/Y  coll_mod/med_mod/u2/clk1x_enable/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clk1x_enable/CLK  coll_mod/med_mod/u2/clk1x_enable/Q  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/C  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u2/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clk1x_enable/CLK  coll_mod/med_mod/u2/clk1x_enable/Q  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/C  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u2/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIP2PMM\[8\]/B  rs485_mod/amtx_in_d_RNIP2PMM\[8\]/Y  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/C  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/B  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNITS2QM\[28\]/B  rs485_mod/amtx_in_d_RNITS2QM\[28\]/Y  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/C  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/B  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIFG4QM\[30\]/B  rs485_mod/amtx_in_d_RNIFG4QM\[30\]/Y  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/C  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/B  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIHE0QM\[13\]/B  rs485_mod/amtx_in_d_RNIHE0QM\[13\]/Y  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/C  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/B  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIPO2QM\[26\]/B  rs485_mod/amtx_in_d_RNIPO2QM\[26\]/Y  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/C  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/B  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIHI4QM\[31\]/B  rs485_mod/amtx_in_d_RNIHI4QM\[31\]/Y  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/C  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/B  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNID812M\[10\]/B  rs485_mod/amtx_in_d_RNID812M\[10\]/Y  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/C  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/B  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIDC2QM\[20\]/B  rs485_mod/amtx_in_d_RNIDC2QM\[20\]/Y  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/C  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/B  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNITQ0QM\[19\]/B  rs485_mod/amtx_in_d_RNITQ0QM\[19\]/Y  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/C  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/B  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIDA0QM\[11\]/B  rs485_mod/amtx_in_d_RNIDA0QM\[11\]/Y  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/C  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/B  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIRO0QM\[18\]/B  rs485_mod/amtx_in_d_RNIRO0QM\[18\]/Y  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/C  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/B  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNILI0QM\[15\]/B  rs485_mod/amtx_in_d_RNILI0QM\[15\]/Y  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/C  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/B  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189_0/B  rs485_mod/m189_0/Y  rs485_mod/amtx_in_d_RNIJG0QM\[14\]/B  rs485_mod/amtx_in_d_RNIJG0QM\[14\]/Y  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/C  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/B  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNI6E45B\[16\]/B  rs485_mod/amtx_in_d_RNI6E45B\[16\]/Y  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/B  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/B  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIAJ55B\[29\]/B  rs485_mod/amtx_in_d_RNIAJ55B\[29\]/Y  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/B  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/B  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNI7F45B\[17\]/B  rs485_mod/amtx_in_d_RNI7F45B\[17\]/Y  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/B  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/B  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNI8H55B\[27\]/B  rs485_mod/amtx_in_d_RNI8H55B\[27\]/Y  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/B  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/B  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIS8P9A\[9\]/B  brk1/CycleCount_RNIS8P9A\[9\]/Y  brk1/over_i_set_RNIPM7FV\[9\]/A  brk1/over_i_set_RNIPM7FV\[9\]/Y  brk1/clk_divider_RNI7FF9L1\[9\]/B  brk1/clk_divider_RNI7FF9L1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/C  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO\[29\]/A  brg5/cntr_dutyC_RNO\[29\]/Y  brg5/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO\[29\]/A  brg5/cntr_dutyB_RNO\[29\]/Y  brg5/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO\[29\]/A  brg4/cntr_dutyC_RNO\[29\]/Y  brg4/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO\[29\]/A  brg4/cntr_dutyB_RNO\[29\]/Y  brg4/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO\[29\]/A  brg3/cntr_dutyC_RNO\[29\]/Y  brg3/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO\[29\]/A  brg3/cntr_dutyB_RNO\[29\]/Y  brg3/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO\[29\]/A  brg2/cntr_dutyC_RNO\[29\]/Y  brg2/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO\[29\]/A  brg2/cntr_dutyB_RNO\[29\]/Y  brg2/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO\[29\]/A  brg1/cntr_dutyC_RNO\[29\]/Y  brg1/cntr_dutyC\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIO31EB\[1\]/B  rs485_mod/sp485_2_data_RNIO31EB\[1\]/Y  rs485_mod/sp485_1_data_RNI5MJ821\[1\]/A  rs485_mod/sp485_1_data_RNI5MJ821\[1\]/Y  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/B  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/B  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIPB27B\[18\]/B  brg5/CycleCount_RNIPB27B\[18\]/Y  brg5/sample_time_set_RNIJF1C01\[18\]/A  brg5/sample_time_set_RNIJF1C01\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_7/C  can_control/OPB_DO_1_t_0_12_0_iv_7/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_cnt\[0\]/CLK  coll_mod/txr_cnt\[0\]/Q  coll_mod/txr_cnt_RNO\[0\]/A  coll_mod/txr_cnt_RNO\[0\]/Y  coll_mod/txr_cnt\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNO\[29\]/B  brk2/cntr_dutyA_RNO\[29\]/Y  brk2/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNO\[29\]/B  brk1/cntr_dutyA_RNO\[29\]/Y  brk1/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIAKQ7B\[14\]/B  brk2/sample_time_set_RNIAKQ7B\[14\]/Y  brk2/sample_time_set_RNIGERI01\[14\]/C  brk2/sample_time_set_RNIGERI01\[14\]/Y  brk2/clk_divider_RNIBIS502\[14\]/B  brk2/clk_divider_RNIBIS502\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/A  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNI9JQ7B\[13\]/B  brk2/sample_time_set_RNI9JQ7B\[13\]/Y  brk2/sample_time_set_RNIDBRI01\[13\]/C  brk2/sample_time_set_RNIDBRI01\[13\]/Y  brk2/clk_divider_RNI7ES502\[13\]/B  brk2/clk_divider_RNI7ES502\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIU81QM\[9\]/B  rs485_mod/test_pattern_RNIU81QM\[9\]/Y  rs485_mod/imtx_in_d_RNIS7FF21\[9\]/C  rs485_mod/imtx_in_d_RNIS7FF21\[9\]/Y  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/A  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/B  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNIKADUA\[20\]/B  brg5/sample_time_set_RNIKADUA\[20\]/Y  brg5/sample_time_set_RNI533C01\[20\]/B  brg5/sample_time_set_RNI533C01\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_7/C  can_control/OPB_DO_1_t_0_10_0_iv_7/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/C  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNIRHDUA\[27\]/B  brg5/sample_time_set_RNIRHDUA\[27\]/Y  brg5/sample_time_set_RNIJH3C01\[27\]/B  brg5/sample_time_set_RNIJH3C01\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_7/C  can_control/OPB_DO_1_t_0_3_0_iv_7/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/C  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNIFOOMM\[3\]/B  rs485_mod/amtx_in_d_RNIFOOMM\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/B  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNISV04B\[2\]/B  brk2/clk_divider_RNISV04B\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_36/C  can_control/OPB_DO_1_t_0_28_iv_36/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/B  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[13\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[12\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[11\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[10\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[9\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[8\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[7\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[6\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[5\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[4\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[3\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[2\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[1\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m11_0/B  Clocks/m11_0/Y  Clocks/SysToResClkdiv\[0\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[13\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[12\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[11\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[10\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[9\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[8\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[7\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[6\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[5\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[4\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[3\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[2\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[1\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m10_0/B  Clocks/m10_0/Y  Clocks/OpbTo16KHzDiv\[0\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[10\]/CLK  coll_mod/rxbuf_rst_cnt\[10\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[10\]/B  coll_mod/rxbuf_rst_cnt_RNO\[10\]/Y  coll_mod/rxbuf_rst_cnt\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clk1x_enable/CLK  coll_mod/med_mod/u2/clk1x_enable/Q  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/B  coll_mod/med_mod/u2/clkdiv_RNO\[3\]/Y  coll_mod/med_mod/u2/clkdiv\[3\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clk1x_enable/CLK  coll_mod/med_mod/u2/clk1x_enable/Q  coll_mod/med_mod/u2/clkdiv_RNO\[0\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[0\]/Y  coll_mod/med_mod/u2/clkdiv\[0\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNI9QI8A\[15\]/B  brk1/CycleCount_RNI9QI8A\[15\]/Y  brk1/CycleCount_RNI03URV\[15\]/A  brk1/CycleCount_RNI03URV\[15\]/Y  brk1/clk_divider_RNIRJCOL1\[15\]/B  brk1/clk_divider_RNIRJCOL1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNI8PI8A\[14\]/B  brk1/CycleCount_RNI8PI8A\[14\]/Y  brk1/CycleCount_RNITVTRV\[14\]/A  brk1/CycleCount_RNITVTRV\[14\]/Y  brk1/clk_divider_RNINFCOL1\[14\]/B  brk1/clk_divider_RNINFCOL1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/C  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNI7OI8A\[13\]/B  brk1/CycleCount_RNI7OI8A\[13\]/Y  brk1/CycleCount_RNIQSTRV\[13\]/A  brk1/CycleCount_RNIQSTRV\[13\]/Y  brk1/clk_divider_RNIJBCOL1\[13\]/B  brk1/clk_divider_RNIJBCOL1\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/C  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIO4P9A\[5\]/B  brk1/CycleCount_RNIO4P9A\[5\]/Y  brk1/over_i_set_RNIDA7FV\[5\]/A  brk1/over_i_set_RNIDA7FV\[5\]/Y  brk1/clk_divider_RNINUE9L1\[5\]/B  brk1/clk_divider_RNINUE9L1\[5\]/Y  can_control/state1_RNI01ST7F/C  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[4\]/CLK  coll_mod/txr_fsm\[4\]/Q  coll_mod/txr_fsm_RNIG8AP\[4\]/B  coll_mod/txr_fsm_RNIG8AP\[4\]/Y  coll_mod/med_we_RNO/A  coll_mod/med_we_RNO/Y  coll_mod/med_we/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA7_0_I_127/B  brg1/cntr_dutyA7_0_I_127/Y  brg1/cntr_dutyA7_0_I_133/C  brg1/cntr_dutyA7_0_I_133/Y  brg1/cntr_dutyA7_0_I_136/B  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[1\]/CLK  coll_mod/rxbuf_rst_cnt\[1\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[1\]/A  coll_mod/rxbuf_rst_cnt_RNO\[1\]/Y  coll_mod/rxbuf_rst_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIA4CNM\[3\]/B  rs485_mod/sp485_1_data_RNIA4CNM\[3\]/Y  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/B  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/A  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIH8G2B\[21\]/B  brg3/CycleCount_RNIH8G2B\[21\]/Y  brg3/CycleCount_RNI3VIJ01\[21\]/A  brg3/CycleCount_RNI3VIJ01\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/B  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNO\[29\]/A  brg5/cntr_dutyA_RNO\[29\]/Y  brg5/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNO\[29\]/A  brg2/cntr_dutyA_RNO\[29\]/Y  brg2/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169/A  rs485_mod/m169/Y  rs485_mod/coll_sp2_in_d_RNIKK9DB\[3\]/B  rs485_mod/coll_sp2_in_d_RNIKK9DB\[3\]/Y  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/A  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/A  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNIIFVDO\[2\]/C  brg3/CycleCount_RNIIFVDO\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_26/C  can_control/OPB_DO_1_t_0_28_iv_26/Y  can_control/OPB_DO_1_t_0_28_iv_30/C  can_control/OPB_DO_1_t_0_28_iv_30/Y  can_control/control_RNI2NVQ6C\[2\]/A  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m189/B  rs485_mod/m189/Y  rs485_mod/amtx_in_d_RNI2A45B\[12\]/B  rs485_mod/amtx_in_d_RNI2A45B\[12\]/Y  rs485_mod/tst_spi_miso_d_RNI9F5KC1\[12\]/A  rs485_mod/tst_spi_miso_d_RNI9F5KC1\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/A  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNI200EO\[6\]/C  brg3/CycleCount_RNI200EO\[6\]/Y  can_control/state1_RNICR4A08/B  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIPGG2B\[29\]/B  brg3/CycleCount_RNIPGG2B\[29\]/Y  brg3/CycleCount_RNIKS0DM\[29\]/B  brg3/CycleCount_RNIKS0DM\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_6/B  can_control/OPB_DO_1_t_0_1_0_iv_6/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/A  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[5\]/CLK  coll_mod/rxbuf_rst_cnt\[5\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[5\]/B  coll_mod/rxbuf_rst_cnt_RNO\[5\]/Y  coll_mod/rxbuf_rst_cnt\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/sample_time_set_RNI4RMUA\[16\]/B  brk1/sample_time_set_RNI4RMUA\[16\]/Y  brk1/CycleCount_RNIEM97L\[16\]/B  brk1/CycleCount_RNIEM97L\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_16/B  can_control/OPB_DO_1_t_0_14_0_iv_16/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/C  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNIQFCUA\[17\]/B  brg5/sample_time_set_RNIQFCUA\[17\]/Y  brg5/sample_time_set_RNIHD1C01\[17\]/B  brg5/sample_time_set_RNIHD1C01\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_7/C  can_control/OPB_DO_1_t_0_13_0_iv_7/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNINDF2B\[18\]/B  brg3/CycleCount_RNINDF2B\[18\]/Y  brg3/sample_time_set_RNIGMUCM\[18\]/C  brg3/sample_time_set_RNIGMUCM\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_7/B  can_control/OPB_DO_1_t_0_12_0_iv_7/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m188_0/A  rs485_mod/m188_0/Y  rs485_mod/sp485_1_data_RNIHV0PM\[12\]/B  rs485_mod/sp485_1_data_RNIHV0PM\[12\]/Y  rs485_mod/coll_sp2_in_d_RNILR9G21\[12\]/C  rs485_mod/coll_sp2_in_d_RNILR9G21\[12\]/Y  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/A  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/B  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNI82UBB\[10\]/B  rs485_mod/sp485_2_data_RNI82UBB\[10\]/Y  rs485_mod/sp485_1_data_RNILT8621\[10\]/A  rs485_mod/sp485_1_data_RNILT8621\[10\]/Y  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/B  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/B  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNID7UBB\[15\]/B  rs485_mod/sp485_2_data_RNID7UBB\[15\]/Y  rs485_mod/sp485_2_data_RNI3MMH21\[15\]/B  rs485_mod/sp485_2_data_RNI3MMH21\[15\]/Y  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/A  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/B  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNIB5UBB\[13\]/B  rs485_mod/sp485_2_data_RNIB5UBB\[13\]/Y  rs485_mod/sp485_2_data_RNITFMH21\[13\]/B  rs485_mod/sp485_2_data_RNITFMH21\[13\]/Y  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/A  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/B  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178/A  rs485_mod/m178/Y  rs485_mod/sp485_2_data_RNI94VBB\[20\]/B  rs485_mod/sp485_2_data_RNI94VBB\[20\]/Y  rs485_mod/sp485_2_data_RNIPIVJ21\[20\]/B  rs485_mod/sp485_2_data_RNIPIVJ21\[20\]/Y  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/A  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/B  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNI9QAAA\[6\]/B  brk2/CycleCount_RNI9QAAA\[6\]/Y  brk2/CycleCount_RNI3PL301\[6\]/A  brk2/CycleCount_RNI3PL301\[6\]/Y  brk2/clk_divider_RNIF11RV1\[6\]/B  brk2/clk_divider_RNIF11RV1\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/C  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181/A  rs485_mod/m181/Y  rs485_mod/tst_spi_miso_d_RNIJ6TSA\[16\]/B  rs485_mod/tst_spi_miso_d_RNIJ6TSA\[16\]/Y  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/A  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/B  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[5\]/CLK  brg1/cntr_dutyA\[5\]/Q  brg1/cntr_dutyA7_0_I_118/B  brg1/cntr_dutyA7_0_I_118/Y  brg1/cntr_dutyA7_0_I_120/C  brg1/cntr_dutyA7_0_I_120/Y  brg1/cntr_dutyA7_0_I_125/A  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[10\]/CLK  brg1/cntr_dutyA\[10\]/Q  brg1/cntr_dutyA7_0_I_98/B  brg1/cntr_dutyA7_0_I_98/Y  brg1/cntr_dutyA7_0_I_100/C  brg1/cntr_dutyA7_0_I_100/Y  brg1/cntr_dutyA7_0_I_105/A  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[19\]/CLK  brg1/cntr_dutyA\[19\]/Q  brg1/cntr_dutyA7_0_I_55/B  brg1/cntr_dutyA7_0_I_55/Y  brg1/cntr_dutyA7_0_I_57/C  brg1/cntr_dutyA7_0_I_57/Y  brg1/cntr_dutyA7_0_I_62/A  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[1\]/CLK  coll_mod/med_mod/u1/clkdiv\[1\]/Q  coll_mod/med_mod/u1/clkdiv_RNO\[1\]/B  coll_mod/med_mod/u1/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u1/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIFFDKB\[17\]/B  rs485_mod/test_pattern_RNIFFDKB\[17\]/Y  rs485_mod/sp485_2_data_RNIB2TJ21\[17\]/A  rs485_mod/sp485_2_data_RNIB2TJ21\[17\]/Y  rs485_mod/sp485_1_data_RNIAS4452\[17\]/C  rs485_mod/sp485_1_data_RNIAS4452\[17\]/Y  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/C  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/B  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIGHEKB\[27\]/B  rs485_mod/test_pattern_RNIGHEKB\[27\]/Y  rs485_mod/sp485_2_data_RNIE80K21\[27\]/A  rs485_mod/sp485_2_data_RNIE80K21\[27\]/Y  rs485_mod/sp485_1_data_RNIG8B452\[27\]/C  rs485_mod/sp485_1_data_RNIG8B452\[27\]/Y  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/C  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/B  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  can_control/OPB_DO_1_t_0_28_iv_26/B  can_control/OPB_DO_1_t_0_28_iv_26/Y  can_control/OPB_DO_1_t_0_28_iv_30/C  can_control/OPB_DO_1_t_0_28_iv_30/Y  can_control/control_RNI2NVQ6C\[2\]/A  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO\[29\]/A  hotlink/glitch_count_RNO\[29\]/Y  hotlink/glitch_count\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[3\]/CLK  coll_mod/rxbuf_rst_cnt\[3\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[3\]/A  coll_mod/rxbuf_rst_cnt_RNO\[3\]/Y  coll_mod/rxbuf_rst_cnt\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNII77IB\[4\]/B  rs485_mod/coll_sp1_in_d_RNII77IB\[4\]/Y  rs485_mod/sp485_1_data_RNIC6CNM\[4\]/C  rs485_mod/sp485_1_data_RNIC6CNM\[4\]/Y  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/B  rs485_mod/sp485_1_data_RNIGQAM42\[4\]/Y  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/C  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/B  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNID2SKB\[12\]/B  rs485_mod/sync_d_RNID2SKB\[12\]/Y  rs485_mod/tst_spi_miso_d_RNI9F5KC1\[12\]/B  rs485_mod/tst_spi_miso_d_RNI9F5KC1\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/A  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIPRA2B\[4\]/B  brk2/sample_time_set_RNIPRA2B\[4\]/Y  brk2/CycleCount_RNITIL301\[4\]/C  brk2/CycleCount_RNITIL301\[4\]/Y  brk2/clk_divider_RNI7P0RV1\[4\]/B  brk2/clk_divider_RNI7P0RV1\[4\]/Y  pci_target/OPB_m8_s/A  pci_target/OPB_m8_s/Y  pci_target/sp_dr_RNI7C2NST\[4\]/C  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNINROSA\[17\]/B  brg4/CycleCount_RNINROSA\[17\]/Y  brg4/CycleCount_RNIFAP701\[17\]/A  brg4/CycleCount_RNIFAP701\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_6/C  can_control/OPB_DO_1_t_0_13_0_iv_6/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/B  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNINSPSA\[26\]/B  brg4/CycleCount_RNINSPSA\[26\]/Y  brg4/sample_time_set_RNIGP81M\[26\]/C  brg4/sample_time_set_RNIGP81M\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/B  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/C  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[10\]/CLK  pci_target/OPB_ADDR\[10\]/Q  ad1_mod/un18_OPB_DO_6/A  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIJ637B\[21\]/B  brg5/CycleCount_RNIJ637B\[21\]/Y  brg5/sample_time_set_RNI753C01\[21\]/A  brg5/sample_time_set_RNI753C01\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/A  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[7\]/CLK  coll_mod/rxbuf_rst_cnt\[7\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[7\]/B  coll_mod/rxbuf_rst_cnt_RNO\[7\]/Y  coll_mod/rxbuf_rst_cnt\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[1\]/B  coll_mod/rxbuf_rst_cnt_RNO\[1\]/Y  coll_mod/rxbuf_rst_cnt\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[8\]/CLK  coll_mod/rxbuf_rst_cnt\[8\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[8\]/B  coll_mod/rxbuf_rst_cnt_RNO\[8\]/Y  coll_mod/rxbuf_rst_cnt\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[9\]/CLK  coll_mod/rxbuf_rst_cnt\[9\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[9\]/B  coll_mod/rxbuf_rst_cnt_RNO\[9\]/Y  coll_mod/rxbuf_rst_cnt\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNIUIVKB\[4\]/B  rs485_mod/sync_d_RNIUIVKB\[4\]/Y  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/A  rs485_mod/amtx_in_d_RNI1L3DR2\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/B  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNINDDUA\[23\]/B  brg5/sample_time_set_RNINDDUA\[23\]/Y  brg5/sample_time_set_RNIB93C01\[23\]/B  brg5/sample_time_set_RNIB93C01\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_7/C  can_control/OPB_DO_1_t_0_7_0_iv_7/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/C  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  can_control/OPB_DO_1_t_0_18_0_iv_12/B  can_control/OPB_DO_1_t_0_18_0_iv_12/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/C  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/A  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[1\]/CLK  coll_mod/med_mod/u2/clkdiv\[1\]/Q  coll_mod/med_mod/u2/un2_clkdiv_1_0_CO1/A  coll_mod/med_mod/u2/un2_clkdiv_1_0_CO1/Y  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u2/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA7_0_I_129/B  brg1/cntr_dutyA7_0_I_129/Y  brg1/cntr_dutyA7_0_I_131/C  brg1/cntr_dutyA7_0_I_131/Y  brg1/cntr_dutyA7_0_I_136/A  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIUQD0N\[26\]/B  rs485_mod/sp485_2_data_RNIUQD0N\[26\]/Y  rs485_mod/imtx_in_d_RNIB50K21\[26\]/C  rs485_mod/imtx_in_d_RNIB50K21\[26\]/Y  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/A  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/B  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/m177/B  rs485_mod/m177/Y  rs485_mod/m178_0/A  rs485_mod/m178_0/Y  rs485_mod/sp485_2_data_RNIG65UM\[11\]/B  rs485_mod/sp485_2_data_RNIG65UM\[11\]/Y  rs485_mod/imtx_in_d_RNIN9MH21\[11\]/C  rs485_mod/imtx_in_d_RNIN9MH21\[11\]/Y  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/A  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/B  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIIDTTA\[24\]/B  brg1/CycleCount_RNIIDTTA\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_7/C  can_control/OPB_DO_1_t_0_6_0_iv_7/Y  can_control/OPB_DO_1_t_0_6_0_iv_9/C  can_control/OPB_DO_1_t_0_6_0_iv_9/Y  can_control/OPB_DO_1_t_0_6_0_iv_12/C  can_control/OPB_DO_1_t_0_6_0_iv_12/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/B  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNI6E0DM\[22\]/B  brg3/sample_time_set_RNI6E0DM\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_7/B  can_control/OPB_DO_1_t_0_8_0_iv_7/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/C  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNINC7IB\[9\]/B  rs485_mod/coll_sp1_in_d_RNINC7IB\[9\]/Y  rs485_mod/sp485_1_data_RNIGBM421\[9\]/A  rs485_mod/sp485_1_data_RNIGBM421\[9\]/Y  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/B  rs485_mod/amtx_in_d_RNI7OUAR2\[9\]/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/B  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_18/A  hotlink/un3_out_ram_rd_pt_I_18/Y  hotlink/un3_out_ram_rd_pt_I_19/B  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_16/A  hotlink/un1_out_ram_rd_pt_0_I_16/Y  hotlink/un1_out_ram_rd_pt_0_I_18/A  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[4\]/CLK  hotlink/out_ram_rd_pt\[4\]/Q  hotlink/un3_out_ram_rd_pt_I_18/B  hotlink/un3_out_ram_rd_pt_I_18/Y  hotlink/un3_out_ram_rd_pt_I_19/B  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_16/A  hotlink/un1_out_ram_rd_pt_0_I_16/Y  hotlink/un1_out_ram_rd_pt_0_I_18/A  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIIJEKB\[29\]/B  rs485_mod/test_pattern_RNIIJEKB\[29\]/Y  rs485_mod/sp485_2_data_RNIKE0K21\[29\]/A  rs485_mod/sp485_2_data_RNIKE0K21\[29\]/Y  rs485_mod/sp485_1_data_RNISKB452\[29\]/B  rs485_mod/sp485_1_data_RNISKB452\[29\]/Y  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/C  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/B  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIJOPSA\[22\]/B  brg4/CycleCount_RNIJOPSA\[22\]/Y  brg4/CycleCount_RNI74R701\[22\]/A  brg4/CycleCount_RNI74R701\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/B  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIVF8NB\[4\]/B  rs485_mod/bmpls_d_RNIVF8NB\[4\]/Y  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/A  rs485_mod/eatx_in_d_RNI6JLIC1\[4\]/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/A  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[4\]/CLK  hotlink/out_ram_rd_pt\[4\]/Q  hotlink/un3_out_ram_rd_pt_I_18/B  hotlink/un3_out_ram_rd_pt_I_18/Y  hotlink/un3_out_ram_rd_pt_I_19/B  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_2/A  hotlink/un1_out_ram_rd_pt_0_I_2/Y  hotlink/un1_out_ram_rd_pt_0_I_5/C  hotlink/un1_out_ram_rd_pt_0_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_6/A  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/txr_fsm_RNO\[10\]/A  coll_mod/txr_fsm_RNO\[10\]/Y  coll_mod/txr_fsm\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNILCG2B\[25\]/B  brg3/CycleCount_RNILCG2B\[25\]/Y  brg3/CycleCount_RNIB7JJ01\[25\]/A  brg3/CycleCount_RNIB7JJ01\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/C  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/A  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[2\]/CLK  hotlink/glitch_count\[2\]/Q  hotlink/glitch_count_RNIPH901\[2\]/B  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO_0\[30\]/B  hotlink/glitch_count_RNO_0\[30\]/Y  hotlink/glitch_count_RNO\[30\]/A  hotlink/glitch_count_RNO\[30\]/Y  hotlink/glitch_count\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIQVPSA\[29\]/B  brg4/CycleCount_RNIQVPSA\[29\]/Y  brg4/CycleCount_RNIMV81M\[29\]/B  brg4/CycleCount_RNIMV81M\[29\]/Y  brg4/CycleCount_RNILIR701\[29\]/A  brg4/CycleCount_RNILIR701\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/C  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/B  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/CycleCount_RNIVS4KD\[3\]/C  brg5/CycleCount_RNIVS4KD\[3\]/Y  pci_target/OPB_m7_19/B  pci_target/OPB_m7_19/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/B  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[5\]/CLK  hotlink/out_ram_rd_pt\[5\]/Q  hotlink/un3_out_ram_rd_pt_I_18/C  hotlink/un3_out_ram_rd_pt_I_18/Y  hotlink/un3_out_ram_rd_pt_I_19/B  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_16/A  hotlink/un1_out_ram_rd_pt_0_I_16/Y  hotlink/un1_out_ram_rd_pt_0_I_18/A  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNINV58B\[19\]/B  brg2/CycleCount_RNINV58B\[19\]/Y  brg2/sample_time_set_RNIF89F01\[19\]/A  brg2/sample_time_set_RNIF89F01\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_4/C  can_control/OPB_DO_1_t_0_11_0_iv_4/Y  can_control/OPB_DO_1_t_0_11_0_iv_5/C  can_control/OPB_DO_1_t_0_11_0_iv_5/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/C  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/B  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[3\]/CLK  brg5/cntr_dutyA\[3\]/Q  brg5/cntr_dutyA_RNII2TS\[3\]/B  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO_0\[31\]/B  brg5/cntr_dutyA_RNO_0\[31\]/Y  brg5/cntr_dutyA_RNO\[31\]/C  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[3\]/CLK  brg2/cntr_dutyA\[3\]/Q  brg2/cntr_dutyA_RNI6QJA1\[3\]/B  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[3\]/CLK  brg1/cntr_dutyB\[3\]/Q  brg1/cntr_dutyB_RNI6EIJ1\[3\]/B  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNI5U9U9\[29\]/A  brg1/cntr_dutyB_RNI5U9U9\[29\]/Y  brg1/cntr_dutyB_RNO_0\[31\]/B  brg1/cntr_dutyB_RNO_0\[31\]/Y  brg1/cntr_dutyB_RNO\[31\]/C  brg1/cntr_dutyB_RNO\[31\]/Y  brg1/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT coll_mod/rxbuf_rst_cnt\[0\]/CLK  coll_mod/rxbuf_rst_cnt\[0\]/Q  coll_mod/rxbuf_rst_cnt_RNO\[0\]/A  coll_mod/rxbuf_rst_cnt_RNO\[0\]/Y  coll_mod/rxbuf_rst_cnt\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIBLQ7B\[15\]/A  brk2/sample_time_set_RNIBLQ7B\[15\]/Y  brk2/sample_time_set_RNIJHRI01\[15\]/A  brk2/sample_time_set_RNIJHRI01\[15\]/Y  brk2/clk_divider_RNIFMS502\[15\]/B  brk2/clk_divider_RNIFMS502\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/A  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/clk_divider_RNIAEK7O\[9\]/C  brg2/clk_divider_RNIAEK7O\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_7/C  can_control/OPB_DO_1_t_0_21_0_iv_7/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/C  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNISC8NB\[1\]/B  rs485_mod/bmpls_d_RNISC8NB\[1\]/Y  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/A  rs485_mod/eatx_in_d_RNIQ6LIC1\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/A  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIGGDKB\[18\]/B  rs485_mod/test_pattern_RNIGGDKB\[18\]/Y  rs485_mod/sp485_2_data_RNI0RB0N\[18\]/B  rs485_mod/sp485_2_data_RNI0RB0N\[18\]/Y  rs485_mod/imtx_in_d_RNIE5TJ21\[18\]/C  rs485_mod/imtx_in_d_RNIE5TJ21\[18\]/Y  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/A  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/B  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIHIEKB\[28\]/B  rs485_mod/test_pattern_RNIHIEKB\[28\]/Y  rs485_mod/sp485_2_data_RNI2VD0N\[28\]/B  rs485_mod/sp485_2_data_RNI2VD0N\[28\]/Y  rs485_mod/imtx_in_d_RNIHB0K21\[28\]/C  rs485_mod/imtx_in_d_RNIHB0K21\[28\]/Y  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/A  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/B  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNO\[29\]/A  brg1/cntr_dutyB_RNO\[29\]/Y  brg1/cntr_dutyB\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI0GC31\[2\]/A  brg1/cntr_dutyA_RNI0GC31\[2\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNO\[29\]/A  brg1/cntr_dutyA_RNO\[29\]/Y  brg1/cntr_dutyA\[29\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIFGEKB\[26\]/B  rs485_mod/test_pattern_RNIFGEKB\[26\]/Y  rs485_mod/sp485_2_data_RNIUQD0N\[26\]/C  rs485_mod/sp485_2_data_RNIUQD0N\[26\]/Y  rs485_mod/imtx_in_d_RNIB50K21\[26\]/C  rs485_mod/imtx_in_d_RNIB50K21\[26\]/Y  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/A  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/B  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNI737IB\[11\]/B  rs485_mod/test_pattern_RNI737IB\[11\]/Y  rs485_mod/sp485_2_data_RNIG65UM\[11\]/C  rs485_mod/sp485_2_data_RNIG65UM\[11\]/Y  rs485_mod/imtx_in_d_RNIN9MH21\[11\]/C  rs485_mod/imtx_in_d_RNIN9MH21\[11\]/Y  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/A  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/B  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNI847IB\[12\]/B  rs485_mod/test_pattern_RNI847IB\[12\]/Y  rs485_mod/sp485_1_data_RNIHV0PM\[12\]/C  rs485_mod/sp485_1_data_RNIHV0PM\[12\]/Y  rs485_mod/coll_sp2_in_d_RNILR9G21\[12\]/C  rs485_mod/coll_sp2_in_d_RNILR9G21\[12\]/Y  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/A  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/B  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/B  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/m10/A  brk1/m10/Y  brk1/m11/A  brk1/m11/Y  can_control/control_RNIPII2EF\[2\]/B  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNIQS5EB\[3\]/B  rs485_mod/test_pattern_RNIQS5EB\[3\]/Y  rs485_mod/test_pattern_RNICRKH21\[3\]/A  rs485_mod/test_pattern_RNICRKH21\[3\]/Y  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/C  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/A  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[9\]/CLK  coll_mod/txr_fsm\[9\]/Q  coll_mod/med_en_RNO_0/B  coll_mod/med_en_RNO_0/Y  coll_mod/med_en/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[3\]/CLK  brg5/cntr_dutyC\[3\]/Q  brg5/cntr_dutyC_RNIQQL51\[3\]/B  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO_0\[30\]/B  brg5/cntr_dutyC_RNO_0\[30\]/Y  brg5/cntr_dutyC_RNO\[30\]/B  brg5/cntr_dutyC_RNO\[30\]/Y  brg5/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[3\]/CLK  brg5/cntr_dutyB\[3\]/Q  brg5/cntr_dutyB_RNIME911\[3\]/B  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[3\]/CLK  brg4/cntr_dutyA\[3\]/Q  brg4/cntr_dutyA_RNIEAF11\[3\]/B  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[3\]/CLK  brg4/cntr_dutyC\[3\]/Q  brg4/cntr_dutyC_RNIM28A1\[3\]/B  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO_0\[30\]/B  brg4/cntr_dutyC_RNO_0\[30\]/Y  brg4/cntr_dutyC_RNO\[30\]/B  brg4/cntr_dutyC_RNO\[30\]/Y  brg4/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[3\]/CLK  brg4/cntr_dutyB\[3\]/Q  brg4/cntr_dutyB_RNIIMR51\[3\]/B  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO_0\[30\]/B  brg4/cntr_dutyB_RNO_0\[30\]/Y  brg4/cntr_dutyB_RNO\[30\]/B  brg4/cntr_dutyB_RNO\[30\]/Y  brg4/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[3\]/CLK  brg3/cntr_dutyA\[3\]/Q  brg3/cntr_dutyA_RNIAI161\[3\]/B  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO_0\[30\]/B  brg3/cntr_dutyA_RNO_0\[30\]/Y  brg3/cntr_dutyA_RNO\[30\]/A  brg3/cntr_dutyA_RNO\[30\]/Y  brg3/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[3\]/CLK  brg3/cntr_dutyC\[3\]/Q  brg3/cntr_dutyC_RNIIAQE1\[3\]/B  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO_0\[30\]/B  brg3/cntr_dutyC_RNO_0\[30\]/Y  brg3/cntr_dutyC_RNO\[30\]/B  brg3/cntr_dutyC_RNO\[30\]/Y  brg3/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[3\]/CLK  brg3/cntr_dutyB\[3\]/Q  brg3/cntr_dutyB_RNIEUDA1\[3\]/B  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO_0\[30\]/B  brg3/cntr_dutyB_RNO_0\[30\]/Y  brg3/cntr_dutyB_RNO\[30\]/B  brg3/cntr_dutyB_RNO\[30\]/Y  brg3/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[3\]/CLK  brg2/cntr_dutyC\[3\]/Q  brg2/cntr_dutyC_RNIEICJ1\[3\]/B  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[3\]/CLK  brg2/cntr_dutyB\[3\]/Q  brg2/cntr_dutyB_RNIA60F1\[3\]/B  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO_0\[30\]/B  brg2/cntr_dutyB_RNO_0\[30\]/Y  brg2/cntr_dutyB_RNO\[30\]/B  brg2/cntr_dutyB_RNO\[30\]/Y  brg2/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[3\]/CLK  brg1/cntr_dutyC\[3\]/Q  brg1/cntr_dutyC_RNIAQUN1\[3\]/B  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[8\]/CLK  pci_target/OPB_ADDR\[8\]/Q  ad1_mod/un18_OPB_DO_5/B  ad1_mod/un18_OPB_DO_5/Y  add_dec/MEL_RE_0_a2_6_a2_2/B  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI8O4IB\[17\]/B  rs485_mod/coll_sp1_in_d_RNI8O4IB\[17\]/Y  rs485_mod/sp485_1_data_RNIMOUOM\[17\]/C  rs485_mod/sp485_1_data_RNIMOUOM\[17\]/Y  rs485_mod/sp485_1_data_RNIAS4452\[17\]/B  rs485_mod/sp485_1_data_RNIAS4452\[17\]/Y  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/C  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/B  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIGQ78B\[30\]/B  brg2/CycleCount_RNIGQ78B\[30\]/Y  brg2/sample_time_set_RNI1UCF01\[30\]/A  brg2/sample_time_set_RNI1UCF01\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_3/C  can_control/OPB_DO_1_t_0_0_0_iv_3/Y  can_control/OPB_DO_1_t_0_0_0_iv_4/C  can_control/OPB_DO_1_t_0_0_0_iv_4/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/B  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNILGTTA\[27\]/B  brg1/CycleCount_RNILGTTA\[27\]/Y  brg1/CycleCount_RNIB53B01\[27\]/A  brg1/CycleCount_RNIB53B01\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_4/C  can_control/OPB_DO_1_t_0_3_0_iv_4/Y  can_control/OPB_DO_1_t_0_3_0_iv_8/A  can_control/OPB_DO_1_t_0_3_0_iv_8/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/B  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[13\]/CLK  coll_mod/txr_fsm\[13\]/Q  coll_mod/txr_fsm_RNO\[14\]/A  coll_mod/txr_fsm_RNO\[14\]/Y  coll_mod/txr_fsm\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi2/CLK  coll_mod/med_mod/u1/mdi2/Q  coll_mod/med_mod/u1/mdi2_RNIJ5F9/A  coll_mod/med_mod/u1/mdi2_RNIJ5F9/Y  coll_mod/med_mod/u1/clk1x_enable_RNO/C  coll_mod/med_mod/u1/clk1x_enable_RNO/Y  coll_mod/med_mod/u1/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIINPSA\[21\]/B  brg4/CycleCount_RNIINPSA\[21\]/Y  brg4/CycleCount_RNI52R701\[21\]/A  brg4/CycleCount_RNI52R701\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_6/C  can_control/OPB_DO_1_t_0_9_0_iv_6/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/C  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172/A  rs485_mod/m172/Y  rs485_mod/sync_d_RNILBTKB\[29\]/B  rs485_mod/sync_d_RNILBTKB\[29\]/Y  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/A  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/B  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNII7SKB\[17\]/B  rs485_mod/sync_d_RNII7SKB\[17\]/Y  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/A  rs485_mod/amtx_in_d_RNI3J5UR2\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/B  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m172_0/A  rs485_mod/m172_0/Y  rs485_mod/sync_d_RNIJ9TKB\[27\]/B  rs485_mod/sync_d_RNIJ9TKB\[27\]/Y  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/A  rs485_mod/amtx_in_d_RNIB3EUR2\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/B  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[5\]/CLK  hotlink/out_ram_rd_pt\[5\]/Q  hotlink/un3_out_ram_rd_pt_I_16/C  hotlink/un3_out_ram_rd_pt_I_16/Y  hotlink/un3_out_ram_rd_pt_I_17/A  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/C  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/C  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_11/B  hotlink/un3_out_ram_rd_pt_I_11/Y  hotlink/un3_out_ram_rd_pt_I_12/A  hotlink/un3_out_ram_rd_pt_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_27/A  hotlink/un1_out_ram_rd_pt_0_I_27/Y  hotlink/un1_out_ram_rd_pt_0_I_30/C  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNITJDUA\[29\]/B  brg5/sample_time_set_RNITJDUA\[29\]/Y  brg5/sample_time_set_RNIO2H5M\[29\]/A  brg5/sample_time_set_RNIO2H5M\[29\]/Y  brg5/sample_time_set_RNINL3C01\[29\]/A  brg5/sample_time_set_RNINL3C01\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_6/C  can_control/OPB_DO_1_t_0_1_0_iv_6/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/A  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[3\]/CLK  coll_mod/txr_fsm\[3\]/Q  coll_mod/txr_fsm_RNIF7AP\[3\]/B  coll_mod/txr_fsm_RNIF7AP\[3\]/Y  coll_mod/txr_fsm\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[20\]/CLK  brg1/cntr_dutyA\[20\]/Q  brg1/cntr_dutyA7_0_I_53/B  brg1/cntr_dutyA7_0_I_53/Y  brg1/cntr_dutyA7_0_I_59/C  brg1/cntr_dutyA7_0_I_59/Y  brg1/cntr_dutyA7_0_I_62/B  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140_0/C  brg1/cntr_dutyA7_0_I_140_0/Y  brg1/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[20\]/CLK  brg1/cntr_dutyA\[20\]/Q  brg1/cntr_dutyA7_0_I_53/B  brg1/cntr_dutyA7_0_I_53/Y  brg1/cntr_dutyA7_0_I_59/C  brg1/cntr_dutyA7_0_I_59/Y  brg1/cntr_dutyA7_0_I_62/B  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140_0/C  brg1/cntr_dutyA7_0_I_140_0/Y  brg1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNII42GB\[16\]/B  rs485_mod/bmpls_d_RNII42GB\[16\]/Y  rs485_mod/eatx_in_d_RNIG9SUC1\[16\]/A  rs485_mod/eatx_in_d_RNIG9SUC1\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/A  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNI3K8NB\[8\]/B  rs485_mod/bmpls_d_RNI3K8NB\[8\]/Y  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/A  rs485_mod/eatx_in_d_RNIM3MIC1\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/A  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIF12GB\[13\]/B  rs485_mod/bmpls_d_RNIF12GB\[13\]/Y  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/A  rs485_mod/eatx_in_d_RNI6TS6C1\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/A  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNIDV1GB\[11\]/B  rs485_mod/bmpls_d_RNIDV1GB\[11\]/Y  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/A  rs485_mod/eatx_in_d_RNIUKS6C1\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/A  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184_0/A  rs485_mod/m184_0/Y  rs485_mod/bmpls_d_RNICU1GB\[10\]/B  rs485_mod/bmpls_d_RNICU1GB\[10\]/Y  rs485_mod/eatx_in_d_RNIOGRUC1\[10\]/A  rs485_mod/eatx_in_d_RNIOGRUC1\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/A  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIH32GB\[15\]/B  rs485_mod/bmpls_d_RNIH32GB\[15\]/Y  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/A  rs485_mod/eatx_in_d_RNIE5T6C1\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/A  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIK62GB\[18\]/B  rs485_mod/bmpls_d_RNIK62GB\[18\]/Y  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/A  rs485_mod/eatx_in_d_RNIQHT6C1\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/A  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIF34GB\[31\]/B  rs485_mod/bmpls_d_RNIF34GB\[31\]/Y  rs485_mod/eatx_in_d_RNI6557C1\[31\]/A  rs485_mod/eatx_in_d_RNI6557C1\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/A  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIG22GB\[14\]/B  rs485_mod/bmpls_d_RNIG22GB\[14\]/Y  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/A  rs485_mod/eatx_in_d_RNIA1T6C1\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/A  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIE24GB\[30\]/B  rs485_mod/bmpls_d_RNIE24GB\[30\]/Y  rs485_mod/eatx_in_d_RNI2157C1\[30\]/A  rs485_mod/eatx_in_d_RNI2157C1\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/A  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIM93GB\[29\]/B  rs485_mod/bmpls_d_RNIM93GB\[29\]/Y  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/A  rs485_mod/eatx_in_d_RNI2U17C1\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/A  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIL83GB\[28\]/B  rs485_mod/bmpls_d_RNIL83GB\[28\]/Y  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/A  rs485_mod/eatx_in_d_RNIUP17C1\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/A  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIJ63GB\[26\]/B  rs485_mod/bmpls_d_RNIJ63GB\[26\]/Y  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/A  rs485_mod/eatx_in_d_RNIMH17C1\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/A  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNID03GB\[20\]/B  rs485_mod/bmpls_d_RNID03GB\[20\]/Y  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/A  rs485_mod/eatx_in_d_RNIUO07C1\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/A  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIL72GB\[19\]/B  rs485_mod/bmpls_d_RNIL72GB\[19\]/Y  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/A  rs485_mod/eatx_in_d_RNIULT6C1\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/A  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIJ52GB\[17\]/B  rs485_mod/bmpls_d_RNIJ52GB\[17\]/Y  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/A  rs485_mod/eatx_in_d_RNIMDT6C1\[17\]/Y  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/A  rs485_mod/eatx_in_d_RNIR7QTT4\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv/A  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m171/A  rs485_mod/m171/Y  rs485_mod/m184/A  rs485_mod/m184/Y  rs485_mod/bmpls_d_RNIK73GB\[27\]/B  rs485_mod/bmpls_d_RNIK73GB\[27\]/Y  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/A  rs485_mod/eatx_in_d_RNIQL17C1\[27\]/Y  rs485_mod/eatx_in_d_RNI707UT4\[27\]/A  rs485_mod/eatx_in_d_RNI707UT4\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv/A  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[28\]/CLK  brg1/cntr_dutyA\[28\]/Q  brg1/cntr_dutyA7_0_I_31/B  brg1/cntr_dutyA7_0_I_31/Y  brg1/cntr_dutyA7_0_I_37/C  brg1/cntr_dutyA7_0_I_37/Y  brg1/cntr_dutyA7_0_I_40/B  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[1\]/CLK  coll_mod/med_mod/u2/clkdiv\[1\]/Q  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/B  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u2/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_6/B  hotlink/un3_out_ram_rd_pt_I_6/Y  hotlink/un3_out_ram_rd_pt_I_7/A  hotlink/un3_out_ram_rd_pt_I_7/Y  hotlink/un1_out_ram_rd_pt_0_I_21/A  hotlink/un1_out_ram_rd_pt_0_I_21/Y  hotlink/un1_out_ram_rd_pt_0_I_25/C  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/B  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(31.0:31.0:31.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA7_0_I_116/B  brg1/cntr_dutyA7_0_I_116/Y  brg1/cntr_dutyA7_0_I_122/C  brg1/cntr_dutyA7_0_I_122/Y  brg1/cntr_dutyA7_0_I_125/B  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140_0/B  brg1/cntr_dutyA7_0_I_140_0/Y  brg1/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI7N4IB\[16\]/B  rs485_mod/coll_sp1_in_d_RNI7N4IB\[16\]/Y  rs485_mod/sp485_2_data_RNI18KH21\[16\]/A  rs485_mod/sp485_2_data_RNI18KH21\[16\]/Y  rs485_mod/test_pattern_RNI2GU152\[16\]/C  rs485_mod/test_pattern_RNI2GU152\[16\]/Y  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/C  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/B  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi1/CLK  coll_mod/med_mod/u1/mdi1/Q  coll_mod/med_mod/u1/mdi2_RNIJ5F9/B  coll_mod/med_mod/u1/mdi2_RNIJ5F9/Y  coll_mod/med_mod/u1/clk1x_enable/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIHCTTA\[23\]/B  brg1/CycleCount_RNIHCTTA\[23\]/Y  brg1/CycleCount_RNI3T2B01\[23\]/A  brg1/CycleCount_RNI3T2B01\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/C  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_8/C  can_control/OPB_DO_1_t_0_7_0_iv_8/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/B  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI3L6IB\[30\]/B  rs485_mod/coll_sp1_in_d_RNI3L6IB\[30\]/Y  rs485_mod/sp485_1_data_RNICI2PM\[30\]/C  rs485_mod/sp485_1_data_RNICI2PM\[30\]/Y  rs485_mod/coll_sp2_in_d_RNIGGDG21\[30\]/C  rs485_mod/coll_sp2_in_d_RNIGGDG21\[30\]/Y  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/B  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/B  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNIAR5IB\[28\]/B  rs485_mod/coll_sp1_in_d_RNIAR5IB\[28\]/Y  rs485_mod/sp485_1_data_RNIQU0PM\[28\]/C  rs485_mod/sp485_1_data_RNIQU0PM\[28\]/Y  rs485_mod/coll_sp2_in_d_RNI53BG21\[28\]/C  rs485_mod/coll_sp2_in_d_RNI53BG21\[28\]/Y  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/B  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/B  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_5/A  hotlink/un3_out_ram_rd_pt_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_20/B  hotlink/un1_out_ram_rd_pt_0_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_26/C  hotlink/un1_out_ram_rd_pt_0_I_26/Y  hotlink/un1_out_ram_rd_pt_0_I_29/B  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[9\]/CLK  pci_target/OPB_ADDR\[9\]/Q  ad1_mod/un18_OPB_DO_5/A  ad1_mod/un18_OPB_DO_5/Y  add_dec/MEL_RE_0_a2_6_a2_2/B  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIDTMVA\[12\]/B  brk2/clk_divider_RNIDTMVA\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_23/C  can_control/OPB_DO_1_t_0_18_0_iv_23/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/C  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/B  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/state017/A  can_control/state017/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_5/B  hotlink/un3_out_ram_rd_pt_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_20/B  hotlink/un1_out_ram_rd_pt_0_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_26/C  hotlink/un1_out_ram_rd_pt_0_I_26/Y  hotlink/un1_out_ram_rd_pt_0_I_29/B  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/clkdiv_RNO\[1\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u1/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/clk_divider_RNIM8OQN\[9\]/C  brg5/clk_divider_RNIM8OQN\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_9/C  can_control/OPB_DO_1_t_0_21_0_iv_9/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/B  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNILFSTA\[18\]/B  brg1/CycleCount_RNILFSTA\[18\]/Y  brg1/sample_time_set_RNICGE4M\[18\]/C  brg1/sample_time_set_RNICGE4M\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/B  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_8/C  can_control/OPB_DO_1_t_0_12_0_iv_8/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/C  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNI6G8HO\[9\]/C  brg1/CycleCount_RNI6G8HO\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_7/A  can_control/OPB_DO_1_t_0_21_0_iv_7/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/C  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIO178B\[29\]/B  brg2/CycleCount_RNIO178B\[29\]/Y  brg2/sample_time_set_RNIHCBF01\[29\]/B  brg2/sample_time_set_RNIHCBF01\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_4/A  can_control/OPB_DO_1_t_0_1_0_iv_4/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/C  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/C  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIF47IB\[1\]/B  rs485_mod/coll_sp1_in_d_RNIF47IB\[1\]/Y  rs485_mod/test_pattern_RNI5P6UM\[1\]/C  rs485_mod/test_pattern_RNI5P6UM\[1\]/Y  rs485_mod/coll_sp2_in_d_RNINBGB21\[1\]/C  rs485_mod/coll_sp2_in_d_RNINBGB21\[1\]/Y  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/A  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/B  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[16\]/CLK  brg1/cntr_dutyA\[16\]/Q  brg1/cntr_dutyA7_0_I_86/B  brg1/cntr_dutyA7_0_I_86/Y  brg1/cntr_dutyA7_0_I_88/B  brg1/cntr_dutyA7_0_I_88/Y  brg1/cntr_dutyA7_0_I_95/A  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[25\]/CLK  brg1/cntr_dutyA\[25\]/Q  brg1/cntr_dutyA7_0_I_47/B  brg1/cntr_dutyA7_0_I_47/Y  brg1/cntr_dutyA7_0_I_49/B  brg1/cntr_dutyA7_0_I_49/Y  brg1/cntr_dutyA7_0_I_52/A  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[6\]/CLK  brk2/cntr_dutyA\[6\]/Q  brk2/cntr_dutyA7_0_I_116/B  brk2/cntr_dutyA7_0_I_116/Y  brk2/cntr_dutyA7_0_I_122/C  brk2/cntr_dutyA7_0_I_122/Y  brk2/cntr_dutyA7_0_I_125/B  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[11\]/CLK  brk2/cntr_dutyA\[11\]/Q  brk2/cntr_dutyA7_0_I_96/B  brk2/cntr_dutyA7_0_I_96/Y  brk2/cntr_dutyA7_0_I_102/C  brk2/cntr_dutyA7_0_I_102/Y  brk2/cntr_dutyA7_0_I_105/B  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[20\]/CLK  brk2/cntr_dutyA\[20\]/Q  brk2/cntr_dutyA7_0_I_53/B  brk2/cntr_dutyA7_0_I_53/Y  brk2/cntr_dutyA7_0_I_59/C  brk2/cntr_dutyA7_0_I_59/Y  brk2/cntr_dutyA7_0_I_62/B  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[6\]/CLK  brk1/cntr_dutyA\[6\]/Q  brk1/cntr_dutyA7_0_I_116/B  brk1/cntr_dutyA7_0_I_116/Y  brk1/cntr_dutyA7_0_I_122/C  brk1/cntr_dutyA7_0_I_122/Y  brk1/cntr_dutyA7_0_I_125/B  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[11\]/CLK  brk1/cntr_dutyA\[11\]/Q  brk1/cntr_dutyA7_0_I_96/B  brk1/cntr_dutyA7_0_I_96/Y  brk1/cntr_dutyA7_0_I_102/C  brk1/cntr_dutyA7_0_I_102/Y  brk1/cntr_dutyA7_0_I_105/B  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[20\]/CLK  brk1/cntr_dutyA\[20\]/Q  brk1/cntr_dutyA7_0_I_53/B  brk1/cntr_dutyA7_0_I_53/Y  brk1/cntr_dutyA7_0_I_59/C  brk1/cntr_dutyA7_0_I_59/Y  brk1/cntr_dutyA7_0_I_62/B  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[6\]/CLK  brg1/cntr_dutyC\[6\]/Q  brg1/cntr_dutyC6_0_I_116/B  brg1/cntr_dutyC6_0_I_116/Y  brg1/cntr_dutyC6_0_I_122/C  brg1/cntr_dutyC6_0_I_122/Y  brg1/cntr_dutyC6_0_I_125/B  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[11\]/CLK  brg1/cntr_dutyC\[11\]/Q  brg1/cntr_dutyC6_0_I_96/B  brg1/cntr_dutyC6_0_I_96/Y  brg1/cntr_dutyC6_0_I_102/C  brg1/cntr_dutyC6_0_I_102/Y  brg1/cntr_dutyC6_0_I_105/B  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[20\]/CLK  brg1/cntr_dutyC\[20\]/Q  brg1/cntr_dutyC6_0_I_53/B  brg1/cntr_dutyC6_0_I_53/Y  brg1/cntr_dutyC6_0_I_59/C  brg1/cntr_dutyC6_0_I_59/Y  brg1/cntr_dutyC6_0_I_62/B  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[6\]/CLK  brg1/cntr_dutyB\[6\]/Q  brg1/cntr_dutyB6_0_I_116/B  brg1/cntr_dutyB6_0_I_116/Y  brg1/cntr_dutyB6_0_I_122/C  brg1/cntr_dutyB6_0_I_122/Y  brg1/cntr_dutyB6_0_I_125/B  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[11\]/CLK  brg1/cntr_dutyB\[11\]/Q  brg1/cntr_dutyB6_0_I_96/B  brg1/cntr_dutyB6_0_I_96/Y  brg1/cntr_dutyB6_0_I_102/C  brg1/cntr_dutyB6_0_I_102/Y  brg1/cntr_dutyB6_0_I_105/B  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[20\]/CLK  brg1/cntr_dutyB\[20\]/Q  brg1/cntr_dutyB6_0_I_53/B  brg1/cntr_dutyB6_0_I_53/Y  brg1/cntr_dutyB6_0_I_59/C  brg1/cntr_dutyB6_0_I_59/Y  brg1/cntr_dutyB6_0_I_62/B  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI07O8M\[20\]/B  brg2/CycleCount_RNI07O8M\[20\]/Y  brg2/CycleCount_RNIVPAF01\[20\]/A  brg2/CycleCount_RNIVPAF01\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_5/A  can_control/OPB_DO_1_t_0_10_0_iv_5/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/C  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/B  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIP1MTA\[27\]/B  brk2/sample_time_set_RNIP1MTA\[27\]/Y  brk2/sample_time_set_RNIOUILL\[27\]/B  brk2/sample_time_set_RNIOUILL\[27\]/Y  brk2/sample_time_set_RNI43T8A1\[27\]/A  brk2/sample_time_set_RNI43T8A1\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_8/C  can_control/OPB_DO_1_t_0_3_0_iv_8/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/B  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/pci_cmd\[0\]/CLK  pci_target/pci_cmd\[0\]/Q  pci_target/pci_cmd_RNIGMK\[2\]/B  pci_target/pci_cmd_RNIGMK\[2\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/B  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/C  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/CycleCount_RNIRO4KD\[2\]/C  brg5/CycleCount_RNIRO4KD\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_27/C  can_control/OPB_DO_1_t_0_28_iv_27/Y  can_control/control_RNI2NVQ6C\[2\]/B  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/pci_cmd\[2\]/CLK  pci_target/pci_cmd\[2\]/Q  pci_target/pci_cmd_RNIGMK\[2\]/A  pci_target/pci_cmd_RNIGMK\[2\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/B  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/C  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/sample_time_set_RNIAD5HO\[15\]/C  brg5/sample_time_set_RNIAD5HO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/B  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[10\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[9\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[8\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[7\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[6\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[5\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[4\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[3\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[2\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[1\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m14/A  Clocks/m14/Y  Clocks/aq_div\[0\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[0\]/CLK  coll_mod/med_mod/u1/clkdiv\[0\]/Q  coll_mod/med_mod/u1/clkdiv_RNO\[0\]/B  coll_mod/med_mod/u1/clkdiv_RNO\[0\]/Y  coll_mod/med_mod/u1/clkdiv\[0\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[6\]/CLK  coll_mod/txr_fsm\[6\]/Q  coll_mod/med_we_RNO_0/C  coll_mod/med_we_RNO_0/Y  coll_mod/med_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/sample_time_set_RNI695HO\[14\]/C  brg5/sample_time_set_RNI695HO\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_8/C  can_control/OPB_DO_1_t_0_16_0_iv_8/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/B  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI53BG21\[28\]/B  rs485_mod/coll_sp2_in_d_RNI53BG21\[28\]/Y  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/B  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/B  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNIGGDG21\[30\]/B  rs485_mod/coll_sp2_in_d_RNIGGDG21\[30\]/Y  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/B  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/B  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNITM4E21\[26\]/B  rs485_mod/coll_sp2_in_d_RNITM4E21\[26\]/Y  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/B  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/B  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNIJJDG21\[31\]/B  rs485_mod/coll_sp2_in_d_RNIJJDG21\[31\]/Y  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/B  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/B  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNIB11E21\[11\]/B  rs485_mod/coll_sp2_in_d_RNIB11E21\[11\]/Y  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/B  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/B  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  osc_count/counter/count_RNIT0DL9\[9\]/B  osc_count/counter/count_RNIT0DL9\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_2/B  can_control/OPB_DO_1_t_0_21_0_iv_2/Y  can_control/OPB_DO_1_t_0_21_0_iv_4/C  can_control/OPB_DO_1_t_0_21_0_iv_4/Y  can_control/OPB_DO_1_t_0_21_0_iv_5/C  can_control/OPB_DO_1_t_0_21_0_iv_5/Y  can_control/OPB_DO_1_t_0_21_0_iv_7/B  can_control/OPB_DO_1_t_0_21_0_iv_7/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/C  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/clkdiv\[2\]/CLK  coll_mod/med_mod/u1/clkdiv\[2\]/Q  coll_mod/med_mod/u1/clkdiv_RNO\[2\]/A  coll_mod/med_mod/u1/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u1/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[0\]/CLK  coll_mod/med_mod/u2/clkdiv\[0\]/Q  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/A  coll_mod/med_mod/u2/clkdiv_RNO\[1\]/Y  coll_mod/med_mod/u2/clkdiv\[1\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[15\]/CLK  coll_mod/txr_fsm\[15\]/Q  coll_mod/txr_fsm_RNO\[15\]/A  coll_mod/txr_fsm_RNO\[15\]/Y  coll_mod/txr_fsm\[15\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_116/B  brg5/cntr_dutyA7_0_I_116/Y  brg5/cntr_dutyA7_0_I_122/C  brg5/cntr_dutyA7_0_I_122/Y  brg5/cntr_dutyA7_0_I_125/B  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[11\]/CLK  brg5/cntr_dutyA\[11\]/Q  brg5/cntr_dutyA7_0_I_96/B  brg5/cntr_dutyA7_0_I_96/Y  brg5/cntr_dutyA7_0_I_102/C  brg5/cntr_dutyA7_0_I_102/Y  brg5/cntr_dutyA7_0_I_105/B  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[20\]/CLK  brg5/cntr_dutyA\[20\]/Q  brg5/cntr_dutyA7_0_I_53/B  brg5/cntr_dutyA7_0_I_53/Y  brg5/cntr_dutyA7_0_I_59/C  brg5/cntr_dutyA7_0_I_59/Y  brg5/cntr_dutyA7_0_I_62/B  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_116/B  brg4/cntr_dutyA7_0_I_116/Y  brg4/cntr_dutyA7_0_I_122/C  brg4/cntr_dutyA7_0_I_122/Y  brg4/cntr_dutyA7_0_I_125/B  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[11\]/CLK  brg4/cntr_dutyA\[11\]/Q  brg4/cntr_dutyA7_0_I_96/B  brg4/cntr_dutyA7_0_I_96/Y  brg4/cntr_dutyA7_0_I_102/C  brg4/cntr_dutyA7_0_I_102/Y  brg4/cntr_dutyA7_0_I_105/B  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[20\]/CLK  brg4/cntr_dutyA\[20\]/Q  brg4/cntr_dutyA7_0_I_53/B  brg4/cntr_dutyA7_0_I_53/Y  brg4/cntr_dutyA7_0_I_59/C  brg4/cntr_dutyA7_0_I_59/Y  brg4/cntr_dutyA7_0_I_62/B  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_116/B  brg3/cntr_dutyA7_0_I_116/Y  brg3/cntr_dutyA7_0_I_122/C  brg3/cntr_dutyA7_0_I_122/Y  brg3/cntr_dutyA7_0_I_125/B  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[11\]/CLK  brg3/cntr_dutyA\[11\]/Q  brg3/cntr_dutyA7_0_I_96/B  brg3/cntr_dutyA7_0_I_96/Y  brg3/cntr_dutyA7_0_I_102/C  brg3/cntr_dutyA7_0_I_102/Y  brg3/cntr_dutyA7_0_I_105/B  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[20\]/CLK  brg3/cntr_dutyA\[20\]/Q  brg3/cntr_dutyA7_0_I_53/B  brg3/cntr_dutyA7_0_I_53/Y  brg3/cntr_dutyA7_0_I_59/C  brg3/cntr_dutyA7_0_I_59/Y  brg3/cntr_dutyA7_0_I_62/B  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_116/B  brg2/cntr_dutyA7_0_I_116/Y  brg2/cntr_dutyA7_0_I_122/C  brg2/cntr_dutyA7_0_I_122/Y  brg2/cntr_dutyA7_0_I_125/B  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[11\]/CLK  brg2/cntr_dutyA\[11\]/Q  brg2/cntr_dutyA7_0_I_96/B  brg2/cntr_dutyA7_0_I_96/Y  brg2/cntr_dutyA7_0_I_102/C  brg2/cntr_dutyA7_0_I_102/Y  brg2/cntr_dutyA7_0_I_105/B  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[20\]/CLK  brg2/cntr_dutyA\[20\]/Q  brg2/cntr_dutyA7_0_I_53/B  brg2/cntr_dutyA7_0_I_53/Y  brg2/cntr_dutyA7_0_I_59/C  brg2/cntr_dutyA7_0_I_59/Y  brg2/cntr_dutyA7_0_I_62/B  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIH67IB\[3\]/B  rs485_mod/coll_sp1_in_d_RNIH67IB\[3\]/Y  rs485_mod/sp485_1_data_RNIA4CNM\[3\]/C  rs485_mod/sp485_1_data_RNIA4CNM\[3\]/Y  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/B  rs485_mod/sp485_1_data_RNIAKAM42\[3\]/Y  rs485_mod/amtx_in_d_RNIRROV74\[3\]/A  rs485_mod/amtx_in_d_RNIRROV74\[3\]/Y  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/A  rs485_mod/amtx_in_d_RNIT2GOT4\[3\]/Y  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/A  rs485_mod/amtx_in_d_RNIT68LOD\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/B  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIOKG0B\[18\]/B  brg2/sample_time_set_RNIOKG0B\[18\]/Y  brg2/sample_time_set_RNID69F01\[18\]/B  brg2/sample_time_set_RNID69F01\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_4/C  can_control/OPB_DO_1_t_0_12_0_iv_4/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/C  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_8/C  can_control/OPB_DO_1_t_0_12_0_iv_8/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/C  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIGBTTA\[22\]/B  brg1/CycleCount_RNIGBTTA\[22\]/Y  brg1/sample_time_set_RNI28G4M\[22\]/C  brg1/sample_time_set_RNI28G4M\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_5/B  can_control/OPB_DO_1_t_0_8_0_iv_5/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/B  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIUHL2B\[0\]/B  brg3/CycleCount_RNIUHL2B\[0\]/Y  brg3/CycleCount_RNI48K1T1\[0\]/A  brg3/CycleCount_RNI48K1T1\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/clk_divider_RNIILJ7O\[3\]/C  brg2/clk_divider_RNIILJ7O\[3\]/Y  pci_target/OPB_m7_12/C  pci_target/OPB_m7_12/Y  pci_target/OPB_m7_14/C  pci_target/OPB_m7_14/Y  pci_target/OPB_m7_19/A  pci_target/OPB_m7_19/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/B  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNINBGB21\[1\]/B  rs485_mod/coll_sp2_in_d_RNINBGB21\[1\]/Y  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/A  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/B  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_7/B  can_control/OPB_DO_1_t_0_6_0_iv_7/Y  can_control/OPB_DO_1_t_0_6_0_iv_9/C  can_control/OPB_DO_1_t_0_6_0_iv_9/Y  can_control/OPB_DO_1_t_0_6_0_iv_12/C  can_control/OPB_DO_1_t_0_6_0_iv_12/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/B  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[7\]/CLK  brg1/cntr_dutyA\[7\]/Q  brg1/cntr_dutyA7_0_I_117/A  brg1/cntr_dutyA7_0_I_117/Y  brg1/cntr_dutyA7_0_I_121/C  brg1/cntr_dutyA7_0_I_121/Y  brg1/cntr_dutyA7_0_I_125/C  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[12\]/CLK  brg1/cntr_dutyA\[12\]/Q  brg1/cntr_dutyA7_0_I_97/A  brg1/cntr_dutyA7_0_I_97/Y  brg1/cntr_dutyA7_0_I_101/C  brg1/cntr_dutyA7_0_I_101/Y  brg1/cntr_dutyA7_0_I_105/C  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[21\]/CLK  brg1/cntr_dutyA\[21\]/Q  brg1/cntr_dutyA7_0_I_54/A  brg1/cntr_dutyA7_0_I_54/Y  brg1/cntr_dutyA7_0_I_58/C  brg1/cntr_dutyA7_0_I_58/Y  brg1/cntr_dutyA7_0_I_62/C  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_6/B  hotlink/un3_out_ram_rd_pt_I_6/Y  hotlink/un3_out_ram_rd_pt_I_7/A  hotlink/un3_out_ram_rd_pt_I_7/Y  hotlink/un1_out_ram_rd_pt_0_I_26/A  hotlink/un1_out_ram_rd_pt_0_I_26/Y  hotlink/un1_out_ram_rd_pt_0_I_29/B  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[2\]/CLK  brg1/cntr_dutyA\[2\]/Q  brg1/cntr_dutyA7_0_I_128/A  brg1/cntr_dutyA7_0_I_128/Y  brg1/cntr_dutyA7_0_I_132/C  brg1/cntr_dutyA7_0_I_132/Y  brg1/cntr_dutyA7_0_I_136/C  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_3/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_5/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[14\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[13\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[12\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[11\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[10\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[9\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[8\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[7\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[6\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[5\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[4\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[3\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[2\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[1\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m13_0/B  Clocks/m13_0/Y  Clocks/m18_0/A  Clocks/m18_0/Y  Clocks/sd_div\[0\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[0\]/CLK  coll_mod/med_mod/u2/clkdiv\[0\]/Q  coll_mod/med_mod/u2/clkdiv_RNO\[0\]/B  coll_mod/med_mod/u2/clkdiv_RNO\[0\]/Y  coll_mod/med_mod/u2/clkdiv\[0\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNINRPFA/B  can_control/state1_RNINRPFA/Y  can_control/control_RNIQ3H051\[2\]/C  can_control/control_RNIQ3H051\[2\]/Y  can_control/control_RNI1M5PR1\[2\]/B  can_control/control_RNI1M5PR1\[2\]/Y  can_control/control_RNI39Q972\[2\]/C  can_control/control_RNI39Q972\[2\]/Y  can_control/control_RNI3V3H55\[2\]/B  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state017/B  can_control/state017/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIOVKTA\[17\]/B  brk2/sample_time_set_RNIOVKTA\[17\]/Y  brk2/sample_time_set_RNIMQGLL\[17\]/B  brk2/sample_time_set_RNIMQGLL\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/A  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/C  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNILQPSA\[24\]/B  brg4/CycleCount_RNILQPSA\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_10/C  can_control/OPB_DO_1_t_0_6_0_iv_10/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/B  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIVAUFB\[10\]/B  rs485_mod/coll_sp1_in_d_RNIVAUFB\[10\]/Y  rs485_mod/test_pattern_RNI5D52N\[10\]/C  rs485_mod/test_pattern_RNI5D52N\[10\]/Y  rs485_mod/coll_sp2_in_d_RNI77EP21\[10\]/C  rs485_mod/coll_sp2_in_d_RNI77EP21\[10\]/Y  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/A  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/B  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNILBF2B\[16\]/B  brg3/CycleCount_RNILBF2B\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_11/C  can_control/OPB_DO_1_t_0_14_0_iv_11/Y  can_control/OPB_DO_1_t_0_14_0_iv_16/A  can_control/OPB_DO_1_t_0_14_0_iv_16/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/C  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNIBS5IB\[29\]/B  rs485_mod/coll_sp1_in_d_RNIBS5IB\[29\]/Y  rs485_mod/sp485_1_data_RNI86BG21\[29\]/A  rs485_mod/sp485_1_data_RNI86BG21\[29\]/Y  rs485_mod/sp485_1_data_RNISKB452\[29\]/A  rs485_mod/sp485_1_data_RNISKB452\[29\]/Y  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/C  rs485_mod/amtx_in_d_RNIRJEUR2\[29\]/Y  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/B  rs485_mod/eatx_in_d_RNIVO7UT4\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv/A  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI4M6IB\[31\]/A  rs485_mod/coll_sp1_in_d_RNI4M6IB\[31\]/Y  rs485_mod/sp485_1_data_RNIEK2PM\[31\]/A  rs485_mod/sp485_1_data_RNIEK2PM\[31\]/Y  rs485_mod/coll_sp2_in_d_RNIJJDG21\[31\]/C  rs485_mod/coll_sp2_in_d_RNIJJDG21\[31\]/Y  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/B  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/B  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIJLDF21\[12\]/B  rs485_mod/imtx_in_d_RNIJLDF21\[12\]/Y  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/B  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/B  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIKT68B\[25\]/B  brg2/CycleCount_RNIKT68B\[25\]/Y  brg2/sample_time_set_RNI94BF01\[25\]/A  brg2/sample_time_set_RNI94BF01\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_4/C  can_control/OPB_DO_1_t_0_5_0_iv_4/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/A  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/C  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[5\]/CLK  coll_mod/txr_fsm\[5\]/Q  coll_mod/txr_fsm_RNO\[6\]/B  coll_mod/txr_fsm_RNO\[6\]/Y  coll_mod/txr_fsm\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIIR68B\[23\]/B  brg2/CycleCount_RNIIR68B\[23\]/Y  brg2/sample_time_set_RNI50BF01\[23\]/A  brg2/sample_time_set_RNI50BF01\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/A  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_8/C  can_control/OPB_DO_1_t_0_7_0_iv_8/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/B  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[3\]/CLK  brk2/cntr_dutyA\[3\]/Q  brk2/cntr_dutyA_RNIMABF\[3\]/B  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNIT33BA\[29\]/A  brk2/cntr_dutyA_RNIT33BA\[29\]/Y  brk2/cntr_dutyA_RNO\[31\]/A  brk2/cntr_dutyA_RNO\[31\]/Y  brk2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[3\]/CLK  brk1/cntr_dutyA\[3\]/Q  brk1/cntr_dutyA_RNIIITJ\[3\]/B  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNIVAJ84\[29\]/A  brk1/cntr_dutyA_RNIVAJ84\[29\]/Y  brk1/cntr_dutyA_RNO\[31\]/A  brk1/cntr_dutyA_RNO\[31\]/Y  brk1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[3\]/CLK  brg1/cntr_dutyA\[3\]/Q  brg1/cntr_dutyA_RNI226F1\[3\]/B  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[1\]/CLK  brg1/cntr_dutyB\[1\]/Q  brg1/cntr_dutyB6_0_I_127/B  brg1/cntr_dutyB6_0_I_127/Y  brg1/cntr_dutyB6_0_I_133/C  brg1/cntr_dutyB6_0_I_133/Y  brg1/cntr_dutyB6_0_I_136/B  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[1\]/CLK  brg1/cntr_dutyC\[1\]/Q  brg1/cntr_dutyC6_0_I_127/B  brg1/cntr_dutyC6_0_I_127/Y  brg1/cntr_dutyC6_0_I_133/C  brg1/cntr_dutyC6_0_I_133/Y  brg1/cntr_dutyC6_0_I_136/B  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[1\]/CLK  brk2/cntr_dutyA\[1\]/Q  brk2/cntr_dutyA7_0_I_127/B  brk2/cntr_dutyA7_0_I_127/Y  brk2/cntr_dutyA7_0_I_133/C  brk2/cntr_dutyA7_0_I_133/Y  brk2/cntr_dutyA7_0_I_136/B  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[1\]/CLK  brk1/cntr_dutyA\[1\]/Q  brk1/cntr_dutyA7_0_I_127/B  brk1/cntr_dutyA7_0_I_127/Y  brk1/cntr_dutyA7_0_I_133/C  brk1/cntr_dutyA7_0_I_133/Y  brk1/cntr_dutyA7_0_I_136/B  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIP3J6B\[29\]/B  brg1/sample_time_set_RNIP3J6B\[29\]/Y  brg1/CycleCount_RNIGMG4M\[29\]/B  brg1/CycleCount_RNIGMG4M\[29\]/Y  brg1/CycleCount_RNIF93B01\[29\]/A  brg1/CycleCount_RNIF93B01\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_4/C  can_control/OPB_DO_1_t_0_1_0_iv_4/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/C  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/C  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA7_0_I_120/B  brg1/cntr_dutyA7_0_I_120/Y  brg1/cntr_dutyA7_0_I_125/A  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[11\]/CLK  brg1/cntr_dutyA\[11\]/Q  brg1/cntr_dutyA7_0_I_100/B  brg1/cntr_dutyA7_0_I_100/Y  brg1/cntr_dutyA7_0_I_105/A  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[20\]/CLK  brg1/cntr_dutyA\[20\]/Q  brg1/cntr_dutyA7_0_I_57/B  brg1/cntr_dutyA7_0_I_57/Y  brg1/cntr_dutyA7_0_I_62/A  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIJGH0B\[22\]/B  brg2/sample_time_set_RNIJGH0B\[22\]/Y  brg2/sample_time_set_RNI3UAF01\[22\]/B  brg2/sample_time_set_RNI3UAF01\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_4/C  can_control/OPB_DO_1_t_0_8_0_iv_4/Y  can_control/OPB_DO_1_t_0_8_0_iv_5/C  can_control/OPB_DO_1_t_0_8_0_iv_5/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/B  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[27\]/CLK  brg1/cntr_dutyA\[27\]/Q  brg1/cntr_dutyA7_0_I_33/B  brg1/cntr_dutyA7_0_I_33/Y  brg1/cntr_dutyA7_0_I_35/C  brg1/cntr_dutyA7_0_I_35/Y  brg1/cntr_dutyA7_0_I_40/A  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIMQOSA\[16\]/B  brg4/CycleCount_RNIMQOSA\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/C  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_13/C  can_control/OPB_DO_1_t_0_14_0_iv_13/Y  can_control/OPB_DO_1_t_0_14_0_iv_16/C  can_control/OPB_DO_1_t_0_14_0_iv_16/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/C  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIFVMVA\[14\]/B  brk2/clk_divider_RNIFVMVA\[14\]/Y  brk2/clk_divider_RNIBIS502\[14\]/A  brk2/clk_divider_RNIBIS502\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/A  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIG0NVA\[15\]/B  brk2/clk_divider_RNIG0NVA\[15\]/Y  brk2/clk_divider_RNIFMS502\[15\]/A  brk2/clk_divider_RNIFMS502\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/A  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIEUMVA\[13\]/B  brk2/clk_divider_RNIEUMVA\[13\]/Y  brk2/clk_divider_RNI7ES502\[13\]/A  brk2/clk_divider_RNI7ES502\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIJRLTA\[21\]/B  brk2/sample_time_set_RNIJRLTA\[21\]/Y  brk2/sample_time_set_RNICIILL\[21\]/B  brk2/sample_time_set_RNICIILL\[21\]/Y  brk2/sample_time_set_RNIOMS8A1\[21\]/A  brk2/sample_time_set_RNIOMS8A1\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/C  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/B  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[4\]/CLK  coll_mod/txr_fsm\[4\]/Q  coll_mod/txr_fsm_RNIG8AP\[4\]/B  coll_mod/txr_fsm_RNIG8AP\[4\]/Y  coll_mod/txr_fsm\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNO\[28\]/B  brk2/cntr_dutyA_RNO\[28\]/Y  brk2/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNO\[28\]/B  brk1/cntr_dutyA_RNO\[28\]/Y  brk1/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  can_control/OPB_DO_1_t_0_28_iv_27/B  can_control/OPB_DO_1_t_0_28_iv_27/Y  can_control/control_RNI2NVQ6C\[2\]/B  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/clk_divider_RNIQ0HCO\[13\]/C  brg3/clk_divider_RNIQ0HCO\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/B  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/clk_divider_RNI29HCO\[15\]/C  brg3/clk_divider_RNI29HCO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[1\]/CLK  brg5/cntr_dutyA\[1\]/Q  brg5/cntr_dutyA7_0_I_127/B  brg5/cntr_dutyA7_0_I_127/Y  brg5/cntr_dutyA7_0_I_133/C  brg5/cntr_dutyA7_0_I_133/Y  brg5/cntr_dutyA7_0_I_136/B  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[1\]/CLK  brg2/cntr_dutyA\[1\]/Q  brg2/cntr_dutyA7_0_I_127/B  brg2/cntr_dutyA7_0_I_127/Y  brg2/cntr_dutyA7_0_I_133/C  brg2/cntr_dutyA7_0_I_133/Y  brg2/cntr_dutyA7_0_I_136/B  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA7_0_I_127/B  brg4/cntr_dutyA7_0_I_127/Y  brg4/cntr_dutyA7_0_I_133/C  brg4/cntr_dutyA7_0_I_133/Y  brg4/cntr_dutyA7_0_I_136/B  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA7_0_I_127/B  brg3/cntr_dutyA7_0_I_127/Y  brg3/cntr_dutyA7_0_I_133/C  brg3/cntr_dutyA7_0_I_133/Y  brg3/cntr_dutyA7_0_I_136/B  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNI0BS3B\[0\]/B  brg3/sample_time_set_RNI0BS3B\[0\]/Y  brg3/over_i_set_RNI73CO71\[0\]/C  brg3/over_i_set_RNI73CO71\[0\]/Y  brg3/CycleCount_RNI48K1T1\[0\]/B  brg3/CycleCount_RNI48K1T1\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_6/A  hotlink/un3_out_ram_rd_pt_I_6/Y  hotlink/un3_out_ram_rd_pt_I_7/A  hotlink/un3_out_ram_rd_pt_I_7/Y  hotlink/un1_out_ram_rd_pt_0_I_21/A  hotlink/un1_out_ram_rd_pt_0_I_21/Y  hotlink/un1_out_ram_rd_pt_0_I_25/C  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIJ1IIB1\[11\]/B  brk2/clk_divider_RNIJ1IIB1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/A  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/C  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNILR9G21\[12\]/B  rs485_mod/coll_sp2_in_d_RNILR9G21\[12\]/Y  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/A  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/B  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m169_0/A  rs485_mod/m169_0/Y  rs485_mod/coll_sp2_in_d_RNI77EP21\[10\]/B  rs485_mod/coll_sp2_in_d_RNI77EP21\[10\]/Y  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/A  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/B  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[17\]/CLK  brg1/cntr_dutyA\[17\]/Q  brg1/cntr_dutyA7_0_I_89/B  brg1/cntr_dutyA7_0_I_89/Y  brg1/cntr_dutyA7_0_I_91/A  brg1/cntr_dutyA7_0_I_91/Y  brg1/cntr_dutyA7_0_I_95/B  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[5\]/CLK  brk2/cntr_dutyA\[5\]/Q  brk2/cntr_dutyA7_0_I_118/B  brk2/cntr_dutyA7_0_I_118/Y  brk2/cntr_dutyA7_0_I_120/C  brk2/cntr_dutyA7_0_I_120/Y  brk2/cntr_dutyA7_0_I_125/A  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[10\]/CLK  brk2/cntr_dutyA\[10\]/Q  brk2/cntr_dutyA7_0_I_98/B  brk2/cntr_dutyA7_0_I_98/Y  brk2/cntr_dutyA7_0_I_100/C  brk2/cntr_dutyA7_0_I_100/Y  brk2/cntr_dutyA7_0_I_105/A  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[19\]/CLK  brk2/cntr_dutyA\[19\]/Q  brk2/cntr_dutyA7_0_I_55/B  brk2/cntr_dutyA7_0_I_55/Y  brk2/cntr_dutyA7_0_I_57/C  brk2/cntr_dutyA7_0_I_57/Y  brk2/cntr_dutyA7_0_I_62/A  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[5\]/CLK  brk1/cntr_dutyA\[5\]/Q  brk1/cntr_dutyA7_0_I_118/B  brk1/cntr_dutyA7_0_I_118/Y  brk1/cntr_dutyA7_0_I_120/C  brk1/cntr_dutyA7_0_I_120/Y  brk1/cntr_dutyA7_0_I_125/A  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[10\]/CLK  brk1/cntr_dutyA\[10\]/Q  brk1/cntr_dutyA7_0_I_98/B  brk1/cntr_dutyA7_0_I_98/Y  brk1/cntr_dutyA7_0_I_100/C  brk1/cntr_dutyA7_0_I_100/Y  brk1/cntr_dutyA7_0_I_105/A  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[19\]/CLK  brk1/cntr_dutyA\[19\]/Q  brk1/cntr_dutyA7_0_I_55/B  brk1/cntr_dutyA7_0_I_55/Y  brk1/cntr_dutyA7_0_I_57/C  brk1/cntr_dutyA7_0_I_57/Y  brk1/cntr_dutyA7_0_I_62/A  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[5\]/CLK  brg1/cntr_dutyC\[5\]/Q  brg1/cntr_dutyC6_0_I_118/B  brg1/cntr_dutyC6_0_I_118/Y  brg1/cntr_dutyC6_0_I_120/C  brg1/cntr_dutyC6_0_I_120/Y  brg1/cntr_dutyC6_0_I_125/A  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[10\]/CLK  brg1/cntr_dutyC\[10\]/Q  brg1/cntr_dutyC6_0_I_98/B  brg1/cntr_dutyC6_0_I_98/Y  brg1/cntr_dutyC6_0_I_100/C  brg1/cntr_dutyC6_0_I_100/Y  brg1/cntr_dutyC6_0_I_105/A  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[19\]/CLK  brg1/cntr_dutyC\[19\]/Q  brg1/cntr_dutyC6_0_I_55/B  brg1/cntr_dutyC6_0_I_55/Y  brg1/cntr_dutyC6_0_I_57/C  brg1/cntr_dutyC6_0_I_57/Y  brg1/cntr_dutyC6_0_I_62/A  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[5\]/CLK  brg1/cntr_dutyB\[5\]/Q  brg1/cntr_dutyB6_0_I_118/B  brg1/cntr_dutyB6_0_I_118/Y  brg1/cntr_dutyB6_0_I_120/C  brg1/cntr_dutyB6_0_I_120/Y  brg1/cntr_dutyB6_0_I_125/A  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[10\]/CLK  brg1/cntr_dutyB\[10\]/Q  brg1/cntr_dutyB6_0_I_98/B  brg1/cntr_dutyB6_0_I_98/Y  brg1/cntr_dutyB6_0_I_100/C  brg1/cntr_dutyB6_0_I_100/Y  brg1/cntr_dutyB6_0_I_105/A  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[19\]/CLK  brg1/cntr_dutyB\[19\]/Q  brg1/cntr_dutyB6_0_I_55/B  brg1/cntr_dutyB6_0_I_55/Y  brg1/cntr_dutyB6_0_I_57/C  brg1/cntr_dutyB6_0_I_57/Y  brg1/cntr_dutyB6_0_I_62/A  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_13/B  hotlink/un3_out_ram_rd_pt_I_13/Y  hotlink/un3_out_ram_rd_pt_I_14/A  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_9/B  hotlink/un1_out_ram_rd_pt_0_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_12/A  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT pci_target/pci_cmd\[1\]/CLK  pci_target/pci_cmd\[1\]/Q  pci_target/pci_cmd_RNIGUB1\[1\]/B  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/C  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[10\]/CLK  coll_mod/txr_fsm\[10\]/Q  coll_mod/txr_fsm_RNO\[11\]/B  coll_mod/txr_fsm_RNO\[11\]/Y  coll_mod/txr_fsm\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[17\]/CLK  brg1/cntr_dutyA\[17\]/Q  brg1/cntr_dutyA7_0_I_92/A  brg1/cntr_dutyA7_0_I_92/Y  brg1/cntr_dutyA7_0_I_94/A  brg1/cntr_dutyA7_0_I_94/Y  brg1/cntr_dutyA7_0_I_95/C  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/clkdiv\[2\]/CLK  coll_mod/med_mod/u2/clkdiv\[2\]/Q  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/B  coll_mod/med_mod/u2/clkdiv_RNO\[2\]/Y  coll_mod/med_mod/u2/clkdiv\[2\]/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_8/A  hotlink/un3_out_ram_rd_pt_I_8/Y  hotlink/un3_out_ram_rd_pt_I_9/A  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_25/A  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNIN9U5E\[12\]/C  brg3/CycleCount_RNIN9U5E\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_13/A  can_control/OPB_DO_1_t_0_18_0_iv_13/Y  can_control/OPB_DO_1_t_0_18_0_iv_16/C  can_control/OPB_DO_1_t_0_18_0_iv_16/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/B  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNIMDEUA\[31\]/B  brg5/sample_time_set_RNIMDEUA\[31\]/Y  brg5/sample_time_set_RNI995C01\[31\]/B  brg5/sample_time_set_RNI995C01\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/C  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNISHCUA\[19\]/B  brg5/sample_time_set_RNISHCUA\[19\]/Y  brg5/sample_time_set_RNILH1C01\[19\]/B  brg5/sample_time_set_RNILH1C01\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_7/C  can_control/OPB_DO_1_t_0_11_0_iv_7/Y  can_control/OPB_DO_1_t_0_11_0_iv_9/C  can_control/OPB_DO_1_t_0_11_0_iv_9/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/A  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_length_RNIN0QJO1\[6\]/C  ad2_mod/data_length_RNIN0QJO1\[6\]/Y  can_control/state1_RNILJMGF5/C  can_control/state1_RNILJMGF5/Y  can_control/state1_RNICR4A08/A  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIO8GAB\[26\]/B  brg3/sample_time_set_RNIO8GAB\[26\]/Y  brg3/CycleCount_RNID9JJ01\[26\]/B  brg3/CycleCount_RNID9JJ01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/B  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNO\[28\]/A  brg5/cntr_dutyA_RNO\[28\]/Y  brg5/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNO\[28\]/A  brg2/cntr_dutyA_RNO\[28\]/Y  brg2/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNO\[28\]/A  brg4/cntr_dutyA_RNO\[28\]/Y  brg4/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIAI161\[3\]/A  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNO\[28\]/A  brg3/cntr_dutyA_RNO\[28\]/Y  brg3/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIHEH0B\[20\]/B  brg2/sample_time_set_RNIHEH0B\[20\]/Y  brg2/CycleCount_RNI07O8M\[20\]/C  brg2/CycleCount_RNI07O8M\[20\]/Y  brg2/CycleCount_RNIVPAF01\[20\]/A  brg2/CycleCount_RNIVPAF01\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_5/A  can_control/OPB_DO_1_t_0_10_0_iv_5/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/C  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/B  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNINVLTA\[25\]/B  brk2/sample_time_set_RNINVLTA\[25\]/Y  brk2/sample_time_set_RNIKQILL\[25\]/B  brk2/sample_time_set_RNIKQILL\[25\]/Y  brk2/sample_time_set_RNI0VS8A1\[25\]/A  brk2/sample_time_set_RNI0VS8A1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/C  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/C  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[5\]/CLK  brg5/cntr_dutyA\[5\]/Q  brg5/cntr_dutyA7_0_I_118/B  brg5/cntr_dutyA7_0_I_118/Y  brg5/cntr_dutyA7_0_I_120/C  brg5/cntr_dutyA7_0_I_120/Y  brg5/cntr_dutyA7_0_I_125/A  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[10\]/CLK  brg5/cntr_dutyA\[10\]/Q  brg5/cntr_dutyA7_0_I_98/B  brg5/cntr_dutyA7_0_I_98/Y  brg5/cntr_dutyA7_0_I_100/C  brg5/cntr_dutyA7_0_I_100/Y  brg5/cntr_dutyA7_0_I_105/A  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[19\]/CLK  brg5/cntr_dutyA\[19\]/Q  brg5/cntr_dutyA7_0_I_55/B  brg5/cntr_dutyA7_0_I_55/Y  brg5/cntr_dutyA7_0_I_57/C  brg5/cntr_dutyA7_0_I_57/Y  brg5/cntr_dutyA7_0_I_62/A  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[5\]/CLK  brg4/cntr_dutyA\[5\]/Q  brg4/cntr_dutyA7_0_I_118/B  brg4/cntr_dutyA7_0_I_118/Y  brg4/cntr_dutyA7_0_I_120/C  brg4/cntr_dutyA7_0_I_120/Y  brg4/cntr_dutyA7_0_I_125/A  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[10\]/CLK  brg4/cntr_dutyA\[10\]/Q  brg4/cntr_dutyA7_0_I_98/B  brg4/cntr_dutyA7_0_I_98/Y  brg4/cntr_dutyA7_0_I_100/C  brg4/cntr_dutyA7_0_I_100/Y  brg4/cntr_dutyA7_0_I_105/A  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[19\]/CLK  brg4/cntr_dutyA\[19\]/Q  brg4/cntr_dutyA7_0_I_55/B  brg4/cntr_dutyA7_0_I_55/Y  brg4/cntr_dutyA7_0_I_57/C  brg4/cntr_dutyA7_0_I_57/Y  brg4/cntr_dutyA7_0_I_62/A  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[5\]/CLK  brg3/cntr_dutyA\[5\]/Q  brg3/cntr_dutyA7_0_I_118/B  brg3/cntr_dutyA7_0_I_118/Y  brg3/cntr_dutyA7_0_I_120/C  brg3/cntr_dutyA7_0_I_120/Y  brg3/cntr_dutyA7_0_I_125/A  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[10\]/CLK  brg3/cntr_dutyA\[10\]/Q  brg3/cntr_dutyA7_0_I_98/B  brg3/cntr_dutyA7_0_I_98/Y  brg3/cntr_dutyA7_0_I_100/C  brg3/cntr_dutyA7_0_I_100/Y  brg3/cntr_dutyA7_0_I_105/A  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[19\]/CLK  brg3/cntr_dutyA\[19\]/Q  brg3/cntr_dutyA7_0_I_55/B  brg3/cntr_dutyA7_0_I_55/Y  brg3/cntr_dutyA7_0_I_57/C  brg3/cntr_dutyA7_0_I_57/Y  brg3/cntr_dutyA7_0_I_62/A  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[5\]/CLK  brg2/cntr_dutyA\[5\]/Q  brg2/cntr_dutyA7_0_I_118/B  brg2/cntr_dutyA7_0_I_118/Y  brg2/cntr_dutyA7_0_I_120/C  brg2/cntr_dutyA7_0_I_120/Y  brg2/cntr_dutyA7_0_I_125/A  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[10\]/CLK  brg2/cntr_dutyA\[10\]/Q  brg2/cntr_dutyA7_0_I_98/B  brg2/cntr_dutyA7_0_I_98/Y  brg2/cntr_dutyA7_0_I_100/C  brg2/cntr_dutyA7_0_I_100/Y  brg2/cntr_dutyA7_0_I_105/A  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[19\]/CLK  brg2/cntr_dutyA\[19\]/Q  brg2/cntr_dutyA7_0_I_55/B  brg2/cntr_dutyA7_0_I_55/Y  brg2/cntr_dutyA7_0_I_57/C  brg2/cntr_dutyA7_0_I_57/Y  brg2/cntr_dutyA7_0_I_62/A  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIU114B\[4\]/B  brk2/clk_divider_RNIU114B\[4\]/Y  brk2/clk_divider_RNI7P0RV1\[4\]/A  brk2/clk_divider_RNI7P0RV1\[4\]/Y  pci_target/OPB_m8_s/A  pci_target/OPB_m8_s/Y  pci_target/sp_dr_RNI7C2NST\[4\]/C  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB6_0_I_129/B  brg1/cntr_dutyB6_0_I_129/Y  brg1/cntr_dutyB6_0_I_131/C  brg1/cntr_dutyB6_0_I_131/Y  brg1/cntr_dutyB6_0_I_136/A  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC6_0_I_129/B  brg1/cntr_dutyC6_0_I_129/Y  brg1/cntr_dutyC6_0_I_131/C  brg1/cntr_dutyC6_0_I_131/Y  brg1/cntr_dutyC6_0_I_136/A  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA7_0_I_129/B  brk2/cntr_dutyA7_0_I_129/Y  brk2/cntr_dutyA7_0_I_131/C  brk2/cntr_dutyA7_0_I_131/Y  brk2/cntr_dutyA7_0_I_136/A  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA7_0_I_129/B  brk1/cntr_dutyA7_0_I_129/Y  brk1/cntr_dutyA7_0_I_131/C  brk1/cntr_dutyA7_0_I_131/Y  brk1/cntr_dutyA7_0_I_136/A  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_93/A  brg1/cntr_dutyA7_0_I_93/Y  brg1/cntr_dutyA7_0_I_94/B  brg1/cntr_dutyA7_0_I_94/Y  brg1/cntr_dutyA7_0_I_95/C  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1/BLKB  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/G_521/B  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/C  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/C  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/G_521/B  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNIA5E7D1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNIA5E7D1/Y  can_control/OPB_DO_1_t_0_15_0_iv_7/C  can_control/OPB_DO_1_t_0_15_0_iv_7/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/C  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[1\]/CLK  brg1/cntr_dutyA\[1\]/Q  brg1/cntr_dutyA7_0_I_131/B  brg1/cntr_dutyA7_0_I_131/Y  brg1/cntr_dutyA7_0_I_136/A  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIHB0K21\[28\]/B  rs485_mod/imtx_in_d_RNIHB0K21\[28\]/Y  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/A  rs485_mod/amtx_in_d_RNIJBEUR2\[28\]/Y  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/B  rs485_mod/eatx_in_d_RNIJC7UT4\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv/A  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIQISH21\[30\]/B  rs485_mod/imtx_in_d_RNIQISH21\[30\]/Y  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/A  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/B  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIP4FF21\[8\]/B  rs485_mod/imtx_in_d_RNIP4FF21\[8\]/Y  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/A  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/B  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIB50K21\[26\]/B  rs485_mod/imtx_in_d_RNIB50K21\[26\]/Y  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/A  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/B  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNITLSH21\[31\]/B  rs485_mod/imtx_in_d_RNITLSH21\[31\]/Y  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/A  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/B  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIF2NH21\[19\]/B  rs485_mod/imtx_in_d_RNIF2NH21\[19\]/Y  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/A  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/B  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIN9MH21\[11\]/B  rs485_mod/imtx_in_d_RNIN9MH21\[11\]/Y  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/A  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/B  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNIE5TJ21\[18\]/B  rs485_mod/imtx_in_d_RNIE5TJ21\[18\]/Y  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/A  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/B  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173_0/A  rs485_mod/m173_0/Y  rs485_mod/imtx_in_d_RNI0JMH21\[14\]/B  rs485_mod/imtx_in_d_RNI0JMH21\[14\]/Y  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/A  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/B  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/sample_time_set_RNI255HO\[13\]/C  brg5/sample_time_set_RNI255HO\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIM5EU9\[26\]/B  brk1/CycleCount_RNIM5EU9\[26\]/Y  brk1/CycleCount_RNIGQB7L\[26\]/A  brk1/CycleCount_RNIGQB7L\[26\]/Y  brk1/CycleCount_RNIEARSV\[26\]/A  brk1/CycleCount_RNIEARSV\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/C  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/C  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[8\]/CLK  brg1/cntr_dutyA\[8\]/Q  brg1/cntr_dutyA7_0_I_121/A  brg1/cntr_dutyA7_0_I_121/Y  brg1/cntr_dutyA7_0_I_125/C  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[13\]/CLK  brg1/cntr_dutyA\[13\]/Q  brg1/cntr_dutyA7_0_I_101/A  brg1/cntr_dutyA7_0_I_101/Y  brg1/cntr_dutyA7_0_I_105/C  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[22\]/CLK  brg1/cntr_dutyA\[22\]/Q  brg1/cntr_dutyA7_0_I_58/A  brg1/cntr_dutyA7_0_I_58/Y  brg1/cntr_dutyA7_0_I_62/C  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[4\]/CLK  hotlink/out_ram_rd_pt\[4\]/Q  hotlink/un3_out_ram_rd_pt_I_13/C  hotlink/un3_out_ram_rd_pt_I_13/Y  hotlink/un3_out_ram_rd_pt_I_14/A  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_9/B  hotlink/un1_out_ram_rd_pt_0_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_12/A  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[15\]/CLK  brg1/cntr_dutyA\[15\]/Q  brg1/cntr_dutyA7_0_I_85/B  brg1/cntr_dutyA7_0_I_85/Y  brg1/cntr_dutyA7_0_I_88/A  brg1/cntr_dutyA7_0_I_88/Y  brg1/cntr_dutyA7_0_I_95/A  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[24\]/CLK  brg1/cntr_dutyA\[24\]/Q  brg1/cntr_dutyA7_0_I_46/B  brg1/cntr_dutyA7_0_I_46/Y  brg1/cntr_dutyA7_0_I_49/A  brg1/cntr_dutyA7_0_I_49/Y  brg1/cntr_dutyA7_0_I_52/A  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_8/B  hotlink/un3_out_ram_rd_pt_I_8/Y  hotlink/un3_out_ram_rd_pt_I_9/A  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_25/A  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_2/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_5/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[16\]/CLK  brg1/cntr_dutyA\[16\]/Q  brg1/cntr_dutyA7_0_I_87/B  brg1/cntr_dutyA7_0_I_87/Y  brg1/cntr_dutyA7_0_I_88/C  brg1/cntr_dutyA7_0_I_88/Y  brg1/cntr_dutyA7_0_I_95/A  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[25\]/CLK  brg1/cntr_dutyA\[25\]/Q  brg1/cntr_dutyA7_0_I_48/B  brg1/cntr_dutyA7_0_I_48/Y  brg1/cntr_dutyA7_0_I_49/C  brg1/cntr_dutyA7_0_I_49/Y  brg1/cntr_dutyA7_0_I_52/A  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIM6GAB\[24\]/B  brg3/sample_time_set_RNIM6GAB\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_9/A  can_control/OPB_DO_1_t_0_6_0_iv_9/Y  can_control/OPB_DO_1_t_0_6_0_iv_12/C  can_control/OPB_DO_1_t_0_6_0_iv_12/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/B  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA7_0_I_129/B  brg5/cntr_dutyA7_0_I_129/Y  brg5/cntr_dutyA7_0_I_131/C  brg5/cntr_dutyA7_0_I_131/Y  brg5/cntr_dutyA7_0_I_136/A  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA7_0_I_129/B  brg2/cntr_dutyA7_0_I_129/Y  brg2/cntr_dutyA7_0_I_131/C  brg2/cntr_dutyA7_0_I_131/Y  brg2/cntr_dutyA7_0_I_136/A  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA7_0_I_129/B  brg4/cntr_dutyA7_0_I_129/Y  brg4/cntr_dutyA7_0_I_131/C  brg4/cntr_dutyA7_0_I_131/Y  brg4/cntr_dutyA7_0_I_136/A  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA7_0_I_129/B  brg3/cntr_dutyA7_0_I_129/Y  brg3/cntr_dutyA7_0_I_131/C  brg3/cntr_dutyA7_0_I_131/Y  brg3/cntr_dutyA7_0_I_136/A  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/clk_divider_RNIASNQN\[6\]/C  brg5/clk_divider_RNIASNQN\[6\]/Y  can_control/state1_RNIKR421B/B  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNI4E2DM\[30\]/B  brg3/sample_time_set_RNI4E2DM\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_6/B  can_control/OPB_DO_1_t_0_0_0_iv_6/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/C  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIIQ0DM\[28\]/B  brg3/sample_time_set_RNIIQ0DM\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_5/B  can_control/OPB_DO_1_t_0_2_0_iv_5/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/C  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNIQGDUA\[26\]/B  brg5/sample_time_set_RNIQGDUA\[26\]/Y  brg5/sample_time_set_RNIHF3C01\[26\]/B  brg5/sample_time_set_RNIHF3C01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/A  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNIURVDO\[5\]/C  brg3/CycleCount_RNIURVDO\[5\]/Y  can_control/state1_RNI74MU76/C  can_control/state1_RNI74MU76/Y  can_control/state1_RNIIQ321B/A  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIDAE6A\[4\]/B  brk1/over_i_set_RNIDAE6A\[4\]/Y  brk1/over_i_set_RNIA77FV\[4\]/B  brk1/over_i_set_RNIA77FV\[4\]/Y  brk1/clk_divider_RNIJQE9L1\[4\]/B  brk1/clk_divider_RNIJQE9L1\[4\]/Y  pci_target/OPB_m8_s/C  pci_target/OPB_m8_s/Y  pci_target/sp_dr_RNI7C2NST\[4\]/C  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIJS68B\[24\]/B  brg2/CycleCount_RNIJS68B\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_10/B  can_control/OPB_DO_1_t_0_6_0_iv_10/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/B  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[2\]/CLK  hotlink/out_ram_rd_pt\[2\]/Q  hotlink/un3_out_ram_rd_pt_I_8/C  hotlink/un3_out_ram_rd_pt_I_8/Y  hotlink/un3_out_ram_rd_pt_I_9/A  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_25/A  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIIOQSA\[30\]/B  brg4/CycleCount_RNIIOQSA\[30\]/Y  brg4/CycleCount_RNI54T701\[30\]/A  brg4/CycleCount_RNI54T701\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/B  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIPUPSA\[28\]/B  brg4/CycleCount_RNIPUPSA\[28\]/Y  brg4/CycleCount_RNIJGR701\[28\]/A  brg4/CycleCount_RNIJGR701\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/B  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_11/A  hotlink/un3_out_ram_rd_pt_I_11/Y  hotlink/un3_out_ram_rd_pt_I_12/A  hotlink/un3_out_ram_rd_pt_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_23/B  hotlink/un1_out_ram_rd_pt_0_I_23/Y  hotlink/un1_out_ram_rd_pt_0_I_28/C  hotlink/un1_out_ram_rd_pt_0_I_28/Y  hotlink/un1_out_ram_rd_pt_0_I_30/B  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI03S0M\[3\]/C  ilim_dac_mod/data_RNI03S0M\[3\]/Y  pci_target/sp_dr_RNI0G0M23\[3\]/C  pci_target/sp_dr_RNI0G0M23\[3\]/Y  pci_target/sp_dr_RNI5U09F5\[3\]/C  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIIAC4O\[9\]/C  brg4/CycleCount_RNIIAC4O\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[9\]/CLK  brg1/cntr_dutyA\[9\]/Q  brg1/cntr_dutyA7_0_I_119/B  brg1/cntr_dutyA7_0_I_119/Y  brg1/cntr_dutyA7_0_I_124/C  brg1/cntr_dutyA7_0_I_124/Y  brg1/cntr_dutyA7_0_I_126/B  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[14\]/CLK  brg1/cntr_dutyA\[14\]/Q  brg1/cntr_dutyA7_0_I_99/B  brg1/cntr_dutyA7_0_I_99/Y  brg1/cntr_dutyA7_0_I_104/C  brg1/cntr_dutyA7_0_I_104/Y  brg1/cntr_dutyA7_0_I_106/B  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[23\]/CLK  brg1/cntr_dutyA\[23\]/Q  brg1/cntr_dutyA7_0_I_56/B  brg1/cntr_dutyA7_0_I_56/Y  brg1/cntr_dutyA7_0_I_61/C  brg1/cntr_dutyA7_0_I_61/Y  brg1/cntr_dutyA7_0_I_63/B  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/over_i_set_RNIMK1TA\[0\]/C  brg5/over_i_set_RNIMK1TA\[0\]/Y  brg5/over_i_set_RNIEKLP61\[0\]/A  brg5/over_i_set_RNIEKLP61\[0\]/Y  brg5/CycleCount_RNIDLK0S1\[0\]/B  brg5/CycleCount_RNIDLK0S1\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[12\]/CLK  coll_mod/txr_fsm\[12\]/Q  coll_mod/txr_fsm_RNO\[13\]/B  coll_mod/txr_fsm_RNO\[13\]/Y  coll_mod/txr_fsm\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIJDSTA\[16\]/B  brg1/CycleCount_RNIJDSTA\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/B  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_13/C  can_control/OPB_DO_1_t_0_14_0_iv_13/Y  can_control/OPB_DO_1_t_0_14_0_iv_16/C  can_control/OPB_DO_1_t_0_14_0_iv_16/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/C  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[3\]/CLK  hotlink/glitch_count\[3\]/Q  hotlink/glitch_count_RNIE42B1\[3\]/B  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO_0\[30\]/B  hotlink/glitch_count_RNO_0\[30\]/Y  hotlink/glitch_count_RNO\[30\]/A  hotlink/glitch_count_RNO\[30\]/Y  hotlink/glitch_count\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[7\]/CLK  brg1/cntr_dutyA\[7\]/Q  brg1/cntr_dutyA7_0_I_122/A  brg1/cntr_dutyA7_0_I_122/Y  brg1/cntr_dutyA7_0_I_125/B  brg1/cntr_dutyA7_0_I_125/Y  brg1/cntr_dutyA7_0_I_126/A  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[12\]/CLK  brg1/cntr_dutyA\[12\]/Q  brg1/cntr_dutyA7_0_I_102/A  brg1/cntr_dutyA7_0_I_102/Y  brg1/cntr_dutyA7_0_I_105/B  brg1/cntr_dutyA7_0_I_105/Y  brg1/cntr_dutyA7_0_I_106/A  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[21\]/CLK  brg1/cntr_dutyA\[21\]/Q  brg1/cntr_dutyA7_0_I_59/A  brg1/cntr_dutyA7_0_I_59/Y  brg1/cntr_dutyA7_0_I_62/B  brg1/cntr_dutyA7_0_I_62/Y  brg1/cntr_dutyA7_0_I_63/A  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi1/CLK  coll_mod/med_mod/u1/mdi1/Q  coll_mod/med_mod/u1/clk1x_enable_RNO/A  coll_mod/med_mod/u1/clk1x_enable_RNO/Y  coll_mod/med_mod/u1/clk1x_enable/E  	(6.0:6.0:6.0) )

    (PATHCONSTRAINT pci_target/pci_cmd\[3\]/CLK  pci_target/pci_cmd\[3\]/Q  pci_target/pci_cmd_RNIMOIK_0\[3\]/B  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/A  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/C  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNI5P6UM\[1\]/B  rs485_mod/test_pattern_RNI5P6UM\[1\]/Y  rs485_mod/coll_sp2_in_d_RNINBGB21\[1\]/C  rs485_mod/coll_sp2_in_d_RNINBGB21\[1\]/Y  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/A  rs485_mod/coll_sp2_in_d_RNI7MSAR2\[1\]/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/B  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIGO0DM\[27\]/B  brg3/sample_time_set_RNIGO0DM\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_7/B  can_control/OPB_DO_1_t_0_3_0_iv_7/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/C  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNI2A0DM\[20\]/B  brg3/sample_time_set_RNI2A0DM\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_7/B  can_control/OPB_DO_1_t_0_10_0_iv_7/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/C  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNIRGCUA\[18\]/B  brg5/sample_time_set_RNIRGCUA\[18\]/Y  brg5/sample_time_set_RNIJF1C01\[18\]/B  brg5/sample_time_set_RNIJF1C01\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_7/C  can_control/OPB_DO_1_t_0_12_0_iv_7/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIKSLTA\[22\]/B  brk2/sample_time_set_RNIKSLTA\[22\]/Y  brk2/sample_time_set_RNIEKILL\[22\]/B  brk2/sample_time_set_RNIEKILL\[22\]/Y  brk2/sample_time_set_RNIQOS8A1\[22\]/A  brk2/sample_time_set_RNIQOS8A1\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/A  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[3\]/CLK  brg1/cntr_dutyA\[3\]/Q  brg1/cntr_dutyA7_0_I_132/A  brg1/cntr_dutyA7_0_I_132/Y  brg1/cntr_dutyA7_0_I_136/C  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIN3P9A\[4\]/B  brk1/CycleCount_RNIN3P9A\[4\]/Y  brk1/over_i_set_RNIA77FV\[4\]/A  brk1/over_i_set_RNIA77FV\[4\]/Y  brk1/clk_divider_RNIJQE9L1\[4\]/B  brk1/clk_divider_RNIJQE9L1\[4\]/Y  pci_target/OPB_m8_s/C  pci_target/OPB_m8_s/Y  pci_target/sp_dr_RNI7C2NST\[4\]/C  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[4\]/CLK  coll_mod/txr_fsm\[4\]/Q  coll_mod/med_we_RNO_0/A  coll_mod/med_we_RNO_0/Y  coll_mod/med_we/E  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[4\]/CLK  brg5/cntr_dutyA\[4\]/Q  brg5/cntr_dutyA_RNIPD441\[4\]/B  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO_0\[31\]/B  brg5/cntr_dutyA_RNO_0\[31\]/Y  brg5/cntr_dutyA_RNO\[31\]/C  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[4\]/CLK  brg2/cntr_dutyA\[4\]/Q  brg2/cntr_dutyA_RNIAR8L1\[4\]/B  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[4\]/CLK  brg1/cntr_dutyB\[4\]/Q  brg1/cntr_dutyB_RNIA4F02\[4\]/B  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNI5U9U9\[29\]/A  brg1/cntr_dutyB_RNI5U9U9\[29\]/Y  brg1/cntr_dutyB_RNO_0\[31\]/B  brg1/cntr_dutyB_RNO_0\[31\]/Y  brg1/cntr_dutyB_RNO\[31\]/C  brg1/cntr_dutyB_RNO\[31\]/Y  brg1/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[6\]/CLK  hotlink/out_ram_rd_pt\[6\]/Q  hotlink/un3_out_ram_rd_pt_I_17/B  hotlink/un3_out_ram_rd_pt_I_17/Y  hotlink/un1_out_ram_rd_pt_0_I_10/B  hotlink/un1_out_ram_rd_pt_0_I_10/Y  hotlink/un1_out_ram_rd_pt_0_I_12/B  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNIGQG5M\[25\]/B  brg5/CycleCount_RNIGQG5M\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/B  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/A  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIOTPSA\[27\]/B  brg4/CycleCount_RNIOTPSA\[27\]/Y  brg4/CycleCount_RNIHER701\[27\]/A  brg4/CycleCount_RNIHER701\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/B  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIOSOSA\[18\]/B  brg4/CycleCount_RNIOSOSA\[18\]/Y  brg4/CycleCount_RNIHCP701\[18\]/A  brg4/CycleCount_RNIHCP701\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_6/C  can_control/OPB_DO_1_t_0_12_0_iv_6/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/B  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIHMPSA\[20\]/B  brg4/CycleCount_RNIHMPSA\[20\]/Y  brg4/CycleCount_RNI30R701\[20\]/A  brg4/CycleCount_RNI30R701\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/B  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIP71PM\[16\]/B  rs485_mod/test_pattern_RNIP71PM\[16\]/Y  rs485_mod/test_pattern_RNI2GU152\[16\]/A  rs485_mod/test_pattern_RNI2GU152\[16\]/Y  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/C  rs485_mod/tst_spi_miso_d_RNIR404R2\[16\]/Y  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/B  rs485_mod/eatx_in_d_RNIDLJRT4\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv/A  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIQHEAA\[10\]/B  brk1/over_i_set_RNIQHEAA\[10\]/Y  brk1/CycleCount_RNIHJTRV\[10\]/B  brk1/CycleCount_RNIHJTRV\[10\]/Y  brk1/clk_divider_RNI7VBOL1\[10\]/B  brk1/clk_divider_RNI7VBOL1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/A  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIRIEAA\[11\]/B  brk1/over_i_set_RNIRIEAA\[11\]/Y  brk1/CycleCount_RNIKMTRV\[11\]/B  brk1/CycleCount_RNIKMTRV\[11\]/Y  brk1/clk_divider_RNIB3COL1\[11\]/B  brk1/clk_divider_RNIB3COL1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/A  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIHEE6A\[8\]/B  brk1/over_i_set_RNIHEE6A\[8\]/Y  brk1/over_i_set_RNIMJ7FV\[8\]/B  brk1/over_i_set_RNIMJ7FV\[8\]/Y  brk1/clk_divider_RNI3BF9L1\[8\]/B  brk1/clk_divider_RNI3BF9L1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/A  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[1\]/CLK  hotlink/out_ram_rd_pt\[1\]/Q  hotlink/un3_out_ram_rd_pt_I_5/B  hotlink/un3_out_ram_rd_pt_I_5/Y  hotlink/un1_out_ram_rd_pt_0_I_24/B  hotlink/un1_out_ram_rd_pt_0_I_24/Y  hotlink/un1_out_ram_rd_pt_0_I_29/A  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[2\]/CLK  brg1/cntr_dutyA\[2\]/Q  brg1/cntr_dutyA7_0_I_133/A  brg1/cntr_dutyA7_0_I_133/Y  brg1/cntr_dutyA7_0_I_136/B  brg1/cntr_dutyA7_0_I_136/Y  brg1/cntr_dutyA7_0_I_137/A  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIGCUTA\[31\]/B  brg1/CycleCount_RNIGCUTA\[31\]/Y  brg1/CycleCount_RNI1T4B01\[31\]/A  brg1/CycleCount_RNI1T4B01\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_4/C  can_control/OPB_DO_1_t_0_27_iv_0_4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/C  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNO\[28\]/A  brg1/cntr_dutyB_RNO\[28\]/Y  brg1/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNO\[28\]/A  brg5/cntr_dutyC_RNO\[28\]/Y  brg5/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNO\[28\]/A  brg5/cntr_dutyB_RNO\[28\]/Y  brg5/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNO\[28\]/A  brg4/cntr_dutyC_RNO\[28\]/Y  brg4/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNO\[28\]/A  brg4/cntr_dutyB_RNO\[28\]/Y  brg4/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNO\[28\]/A  brg3/cntr_dutyC_RNO\[28\]/Y  brg3/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNO\[28\]/A  brg3/cntr_dutyB_RNO\[28\]/Y  brg3/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNO\[28\]/A  brg2/cntr_dutyC_RNO\[28\]/Y  brg2/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNO\[28\]/A  brg2/cntr_dutyB_RNO\[28\]/Y  brg2/cntr_dutyB\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNO\[28\]/A  brg1/cntr_dutyC_RNO\[28\]/Y  brg1/cntr_dutyC\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI0GC31\[2\]/A  brg1/cntr_dutyA_RNI0GC31\[2\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNO\[28\]/A  brg1/cntr_dutyA_RNO\[28\]/Y  brg1/cntr_dutyA\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNI2QB4O\[5\]/C  brg4/CycleCount_RNI2QB4O\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_11/C  can_control/OPB_DO_1_t_0_25_0_iv_11/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/C  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/state1_RNIIQ321B/C  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[28\]/CLK  brk2/cntr_dutyA\[28\]/Q  brk2/cntr_dutyA7_0_I_31/B  brk2/cntr_dutyA7_0_I_31/Y  brk2/cntr_dutyA7_0_I_37/C  brk2/cntr_dutyA7_0_I_37/Y  brk2/cntr_dutyA7_0_I_40/B  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[28\]/CLK  brk1/cntr_dutyA\[28\]/Q  brk1/cntr_dutyA7_0_I_31/B  brk1/cntr_dutyA7_0_I_31/Y  brk1/cntr_dutyA7_0_I_37/C  brk1/cntr_dutyA7_0_I_37/Y  brk1/cntr_dutyA7_0_I_40/B  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[28\]/CLK  brg1/cntr_dutyC\[28\]/Q  brg1/cntr_dutyC6_0_I_31/B  brg1/cntr_dutyC6_0_I_31/Y  brg1/cntr_dutyC6_0_I_37/C  brg1/cntr_dutyC6_0_I_37/Y  brg1/cntr_dutyC6_0_I_40/B  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[28\]/CLK  brg1/cntr_dutyB\[28\]/Q  brg1/cntr_dutyB6_0_I_31/B  brg1/cntr_dutyB6_0_I_31/Y  brg1/cntr_dutyB6_0_I_37/C  brg1/cntr_dutyB6_0_I_37/Y  brg1/cntr_dutyB6_0_I_40/B  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[6\]/CLK  hotlink/out_ram_rd_pt\[6\]/Q  hotlink/un3_out_ram_rd_pt_I_19/C  hotlink/un3_out_ram_rd_pt_I_19/Y  hotlink/un3_out_ram_rd_pt_I_20/A  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_16/A  hotlink/un1_out_ram_rd_pt_0_I_16/Y  hotlink/un1_out_ram_rd_pt_0_I_18/A  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIJ3GAB\[21\]/B  brg3/sample_time_set_RNIJ3GAB\[21\]/Y  brg3/CycleCount_RNI3VIJ01\[21\]/B  brg3/CycleCount_RNI3VIJ01\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/B  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/test_pattern_RNI32OBA_0\[0\]/B  rs485_mod/test_pattern_RNI32OBA_0\[0\]/Y  rs485_mod/coll_sp1_in_d_RNINRD3L\[0\]/A  rs485_mod/coll_sp1_in_d_RNINRD3L\[0\]/Y  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/A  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/A  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIMV68B\[27\]/B  brg2/CycleCount_RNIMV68B\[27\]/Y  brg2/sample_time_set_RNID8BF01\[27\]/A  brg2/sample_time_set_RNID8BF01\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_8/B  can_control/OPB_DO_1_t_0_3_0_iv_8/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/B  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIEKUCM\[17\]/B  brg3/sample_time_set_RNIEKUCM\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_7/B  can_control/OPB_DO_1_t_0_13_0_iv_7/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[17\]/CLK  brg1/cntr_dutyA\[17\]/Q  brg1/cntr_dutyA7_0_I_80/A  brg1/cntr_dutyA7_0_I_80/Y  brg1/cntr_dutyA7_0_I_83/C  brg1/cntr_dutyA7_0_I_83/Y  brg1/cntr_dutyA7_0_I_84/B  brg1/cntr_dutyA7_0_I_84/Y  brg1/cntr_dutyA7_0_I_107/A  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[4\]/CLK  brg5/cntr_dutyC\[4\]/Q  brg5/cntr_dutyC_RNI3C3F1\[4\]/B  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO_0\[30\]/B  brg5/cntr_dutyC_RNO_0\[30\]/Y  brg5/cntr_dutyC_RNO\[30\]/B  brg5/cntr_dutyC_RNO\[30\]/Y  brg5/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[4\]/CLK  brg5/cntr_dutyB\[4\]/Q  brg5/cntr_dutyB_RNIUSJ91\[4\]/B  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[4\]/CLK  brg4/cntr_dutyA\[4\]/Q  brg4/cntr_dutyA_RNIK7R91\[4\]/B  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[4\]/CLK  brg4/cntr_dutyC\[4\]/Q  brg4/cntr_dutyC_RNIU5QK1\[4\]/B  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO_0\[30\]/B  brg4/cntr_dutyC_RNO_0\[30\]/Y  brg4/cntr_dutyC_RNO\[30\]/B  brg4/cntr_dutyC_RNO\[30\]/Y  brg4/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[4\]/CLK  brg4/cntr_dutyB\[4\]/Q  brg4/cntr_dutyB_RNIPMAF1\[4\]/B  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO_0\[30\]/B  brg4/cntr_dutyB_RNO_0\[30\]/Y  brg4/cntr_dutyB_RNO\[30\]/B  brg4/cntr_dutyB_RNO\[30\]/Y  brg4/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[4\]/CLK  brg3/cntr_dutyA\[4\]/Q  brg3/cntr_dutyA_RNIF1IF1\[4\]/B  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO_0\[30\]/B  brg3/cntr_dutyA_RNO_0\[30\]/Y  brg3/cntr_dutyA_RNO\[30\]/A  brg3/cntr_dutyA_RNO\[30\]/Y  brg3/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[4\]/CLK  brg3/cntr_dutyC\[4\]/Q  brg3/cntr_dutyC_RNIPVGQ1\[4\]/B  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO_0\[30\]/B  brg3/cntr_dutyC_RNO_0\[30\]/Y  brg3/cntr_dutyC_RNO\[30\]/B  brg3/cntr_dutyC_RNO\[30\]/Y  brg3/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[4\]/CLK  brg3/cntr_dutyB\[4\]/Q  brg3/cntr_dutyB_RNIKG1L1\[4\]/B  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO_0\[30\]/B  brg3/cntr_dutyB_RNO_0\[30\]/Y  brg3/cntr_dutyB_RNO\[30\]/B  brg3/cntr_dutyB_RNO\[30\]/Y  brg3/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[4\]/CLK  brg2/cntr_dutyC\[4\]/Q  brg2/cntr_dutyC_RNIKP702\[4\]/B  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[4\]/CLK  brg2/cntr_dutyB\[4\]/Q  brg2/cntr_dutyB_RNIFAOQ1\[4\]/B  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO_0\[30\]/B  brg2/cntr_dutyB_RNO_0\[30\]/Y  brg2/cntr_dutyB_RNO\[30\]/B  brg2/cntr_dutyB_RNO\[30\]/Y  brg2/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[4\]/CLK  brg1/cntr_dutyC\[4\]/Q  brg1/cntr_dutyC_RNIFJU52\[4\]/B  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/A  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/C  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_7/A  can_control/OPB_DO_1_t_0_15_0_iv_7/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/C  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[4\]/CLK  brg1/cntr_dutyA\[4\]/Q  brg1/cntr_dutyA7_0_I_130/B  brg1/cntr_dutyA7_0_I_130/Y  brg1/cntr_dutyA7_0_I_135/C  brg1/cntr_dutyA7_0_I_135/Y  brg1/cntr_dutyA7_0_I_137/B  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[2\]/CLK  coll_mod/rx_dhr\[2\]/Q  coll_mod/rxbuf_in_RNO\[2\]/A  coll_mod/rxbuf_in_RNO\[2\]/Y  coll_mod/rxbuf_in\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[3\]/CLK  coll_mod/rx_dhr\[3\]/Q  coll_mod/rxbuf_in_RNO\[3\]/A  coll_mod/rxbuf_in_RNO\[3\]/Y  coll_mod/rxbuf_in\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[1\]/CLK  coll_mod/rx_dhr\[1\]/Q  coll_mod/rxbuf_in_RNO\[1\]/A  coll_mod/rxbuf_in_RNO\[1\]/Y  coll_mod/rxbuf_in\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[7\]/CLK  coll_mod/rx_dhr\[7\]/Q  coll_mod/rxbuf_in_RNO\[7\]/A  coll_mod/rxbuf_in_RNO\[7\]/Y  coll_mod/rxbuf_in\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[5\]/CLK  coll_mod/rx_dhr\[5\]/Q  coll_mod/rxbuf_in_RNO\[5\]/A  coll_mod/rxbuf_in_RNO\[5\]/Y  coll_mod/rxbuf_in\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[0\]/CLK  coll_mod/rx_dhr\[0\]/Q  coll_mod/rxbuf_in_RNO\[0\]/A  coll_mod/rxbuf_in_RNO\[0\]/Y  coll_mod/rxbuf_in\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[6\]/CLK  coll_mod/rx_dhr\[6\]/Q  coll_mod/rxbuf_in_RNO\[6\]/A  coll_mod/rxbuf_in_RNO\[6\]/Y  coll_mod/rxbuf_in\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT coll_mod/rx_dhr\[4\]/CLK  coll_mod/rx_dhr\[4\]/Q  coll_mod/rxbuf_in_RNO\[4\]/A  coll_mod/rxbuf_in_RNO\[4\]/Y  coll_mod/rxbuf_in\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_116/B  brg5/cntr_dutyA7_0_I_116/Y  brg5/cntr_dutyA7_0_I_122/C  brg5/cntr_dutyA7_0_I_122/Y  brg5/cntr_dutyA7_0_I_125/B  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_116/B  brg5/cntr_dutyA7_0_I_116/Y  brg5/cntr_dutyA7_0_I_122/C  brg5/cntr_dutyA7_0_I_122/Y  brg5/cntr_dutyA7_0_I_125/B  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_116/B  brg4/cntr_dutyA7_0_I_116/Y  brg4/cntr_dutyA7_0_I_122/C  brg4/cntr_dutyA7_0_I_122/Y  brg4/cntr_dutyA7_0_I_125/B  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_116/B  brg4/cntr_dutyA7_0_I_116/Y  brg4/cntr_dutyA7_0_I_122/C  brg4/cntr_dutyA7_0_I_122/Y  brg4/cntr_dutyA7_0_I_125/B  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_116/B  brg3/cntr_dutyA7_0_I_116/Y  brg3/cntr_dutyA7_0_I_122/C  brg3/cntr_dutyA7_0_I_122/Y  brg3/cntr_dutyA7_0_I_125/B  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_116/B  brg3/cntr_dutyA7_0_I_116/Y  brg3/cntr_dutyA7_0_I_122/C  brg3/cntr_dutyA7_0_I_122/Y  brg3/cntr_dutyA7_0_I_125/B  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_116/B  brg2/cntr_dutyA7_0_I_116/Y  brg2/cntr_dutyA7_0_I_122/C  brg2/cntr_dutyA7_0_I_122/Y  brg2/cntr_dutyA7_0_I_125/B  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_116/B  brg2/cntr_dutyA7_0_I_116/Y  brg2/cntr_dutyA7_0_I_122/C  brg2/cntr_dutyA7_0_I_122/Y  brg2/cntr_dutyA7_0_I_125/B  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[28\]/CLK  brg5/cntr_dutyA\[28\]/Q  brg5/cntr_dutyA7_0_I_31/B  brg5/cntr_dutyA7_0_I_31/Y  brg5/cntr_dutyA7_0_I_37/C  brg5/cntr_dutyA7_0_I_37/Y  brg5/cntr_dutyA7_0_I_40/B  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[28\]/CLK  brg4/cntr_dutyA\[28\]/Q  brg4/cntr_dutyA7_0_I_31/B  brg4/cntr_dutyA7_0_I_31/Y  brg4/cntr_dutyA7_0_I_37/C  brg4/cntr_dutyA7_0_I_37/Y  brg4/cntr_dutyA7_0_I_40/B  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[28\]/CLK  brg3/cntr_dutyA\[28\]/Q  brg3/cntr_dutyA7_0_I_31/B  brg3/cntr_dutyA7_0_I_31/Y  brg3/cntr_dutyA7_0_I_37/C  brg3/cntr_dutyA7_0_I_37/Y  brg3/cntr_dutyA7_0_I_40/B  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[28\]/CLK  brg2/cntr_dutyA\[28\]/Q  brg2/cntr_dutyA7_0_I_31/B  brg2/cntr_dutyA7_0_I_31/Y  brg2/cntr_dutyA7_0_I_37/C  brg2/cntr_dutyA7_0_I_37/Y  brg2/cntr_dutyA7_0_I_40/B  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNI4LI8A\[10\]/B  brk1/CycleCount_RNI4LI8A\[10\]/Y  brk1/CycleCount_RNIHJTRV\[10\]/A  brk1/CycleCount_RNIHJTRV\[10\]/Y  brk1/clk_divider_RNI7VBOL1\[10\]/B  brk1/clk_divider_RNI7VBOL1\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/A  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNI5MI8A\[11\]/B  brk1/CycleCount_RNI5MI8A\[11\]/Y  brk1/CycleCount_RNIKMTRV\[11\]/A  brk1/CycleCount_RNIKMTRV\[11\]/Y  brk1/clk_divider_RNIB3COL1\[11\]/B  brk1/clk_divider_RNIB3COL1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/A  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  brk1/CycleCount_RNIR7P9A\[8\]/B  brk1/CycleCount_RNIR7P9A\[8\]/Y  brk1/over_i_set_RNIMJ7FV\[8\]/A  brk1/over_i_set_RNIMJ7FV\[8\]/Y  brk1/clk_divider_RNI3BF9L1\[8\]/B  brk1/clk_divider_RNI3BF9L1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/A  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNII1EU9\[22\]/B  brk1/CycleCount_RNII1EU9\[22\]/Y  brk1/CycleCount_RNI8IB7L\[22\]/A  brk1/CycleCount_RNI8IB7L\[22\]/Y  brk1/CycleCount_RNI62RSV\[22\]/A  brk1/CycleCount_RNI62RSV\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/A  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIIC9UM\[30\]/B  rs485_mod/test_pattern_RNIIC9UM\[30\]/Y  rs485_mod/imtx_in_d_RNIQISH21\[30\]/C  rs485_mod/imtx_in_d_RNIQISH21\[30\]/Y  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/A  rs485_mod/amtx_in_d_RNIPJESR2\[30\]/Y  rs485_mod/eatx_in_d_RNITRAST4\[30\]/B  rs485_mod/eatx_in_d_RNITRAST4\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv/A  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIS61QM\[8\]/B  rs485_mod/test_pattern_RNIS61QM\[8\]/Y  rs485_mod/imtx_in_d_RNIP4FF21\[8\]/C  rs485_mod/imtx_in_d_RNIP4FF21\[8\]/Y  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/A  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/B  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIKE9UM\[31\]/B  rs485_mod/test_pattern_RNIKE9UM\[31\]/Y  rs485_mod/imtx_in_d_RNITLSH21\[31\]/C  rs485_mod/imtx_in_d_RNITLSH21\[31\]/Y  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/A  rs485_mod/amtx_in_d_RNI1SESR2\[31\]/Y  rs485_mod/eatx_in_d_RNI98BST4\[31\]/B  rs485_mod/eatx_in_d_RNI98BST4\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0/A  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNI5D52N\[10\]/B  rs485_mod/test_pattern_RNI5D52N\[10\]/Y  rs485_mod/coll_sp2_in_d_RNI77EP21\[10\]/C  rs485_mod/coll_sp2_in_d_RNI77EP21\[10\]/Y  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/A  rs485_mod/amtx_in_d_RNI9DO1R2\[10\]/Y  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/B  rs485_mod/eatx_in_d_RNI35BPT4\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv/A  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNI0N5UM\[19\]/B  rs485_mod/test_pattern_RNI0N5UM\[19\]/Y  rs485_mod/imtx_in_d_RNIF2NH21\[19\]/C  rs485_mod/imtx_in_d_RNIF2NH21\[19\]/Y  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/A  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/B  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIMC5UM\[14\]/B  rs485_mod/test_pattern_RNIMC5UM\[14\]/Y  rs485_mod/imtx_in_d_RNI0JMH21\[14\]/C  rs485_mod/imtx_in_d_RNI0JMH21\[14\]/Y  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/A  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/B  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[16\]/CLK  brg1/cntr_dutyA\[16\]/Q  brg1/cntr_dutyA7_0_I_81/A  brg1/cntr_dutyA7_0_I_81/Y  brg1/cntr_dutyA7_0_I_83/B  brg1/cntr_dutyA7_0_I_83/Y  brg1/cntr_dutyA7_0_I_84/B  brg1/cntr_dutyA7_0_I_84/Y  brg1/cntr_dutyA7_0_I_107/A  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIU67QO\[15\]/C  brg2/sample_time_set_RNIU67QO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/B  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/B  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/A  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIPRD4B\[17\]/B  brg4/sample_time_set_RNIPRD4B\[17\]/Y  brg4/CycleCount_RNIFAP701\[17\]/B  brg4/CycleCount_RNIFAP701\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_6/C  can_control/OPB_DO_1_t_0_13_0_iv_6/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/B  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[16\]/CLK  brk2/cntr_dutyA\[16\]/Q  brk2/cntr_dutyA7_0_I_86/B  brk2/cntr_dutyA7_0_I_86/Y  brk2/cntr_dutyA7_0_I_88/B  brk2/cntr_dutyA7_0_I_88/Y  brk2/cntr_dutyA7_0_I_95/A  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[25\]/CLK  brk2/cntr_dutyA\[25\]/Q  brk2/cntr_dutyA7_0_I_47/B  brk2/cntr_dutyA7_0_I_47/Y  brk2/cntr_dutyA7_0_I_49/B  brk2/cntr_dutyA7_0_I_49/Y  brk2/cntr_dutyA7_0_I_52/A  brk2/cntr_dutyA7_0_I_52/Y  brk2/cntr_dutyA7_0_I_64/C  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[16\]/CLK  brk1/cntr_dutyA\[16\]/Q  brk1/cntr_dutyA7_0_I_86/B  brk1/cntr_dutyA7_0_I_86/Y  brk1/cntr_dutyA7_0_I_88/B  brk1/cntr_dutyA7_0_I_88/Y  brk1/cntr_dutyA7_0_I_95/A  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[25\]/CLK  brk1/cntr_dutyA\[25\]/Q  brk1/cntr_dutyA7_0_I_47/B  brk1/cntr_dutyA7_0_I_47/Y  brk1/cntr_dutyA7_0_I_49/B  brk1/cntr_dutyA7_0_I_49/Y  brk1/cntr_dutyA7_0_I_52/A  brk1/cntr_dutyA7_0_I_52/Y  brk1/cntr_dutyA7_0_I_64/C  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[16\]/CLK  brg1/cntr_dutyC\[16\]/Q  brg1/cntr_dutyC6_0_I_86/B  brg1/cntr_dutyC6_0_I_86/Y  brg1/cntr_dutyC6_0_I_88/B  brg1/cntr_dutyC6_0_I_88/Y  brg1/cntr_dutyC6_0_I_95/A  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[25\]/CLK  brg1/cntr_dutyC\[25\]/Q  brg1/cntr_dutyC6_0_I_47/B  brg1/cntr_dutyC6_0_I_47/Y  brg1/cntr_dutyC6_0_I_49/B  brg1/cntr_dutyC6_0_I_49/Y  brg1/cntr_dutyC6_0_I_52/A  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[16\]/CLK  brg1/cntr_dutyB\[16\]/Q  brg1/cntr_dutyB6_0_I_86/B  brg1/cntr_dutyB6_0_I_86/Y  brg1/cntr_dutyB6_0_I_88/B  brg1/cntr_dutyB6_0_I_88/Y  brg1/cntr_dutyB6_0_I_95/A  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[25\]/CLK  brg1/cntr_dutyB\[25\]/Q  brg1/cntr_dutyB6_0_I_47/B  brg1/cntr_dutyB6_0_I_47/Y  brg1/cntr_dutyB6_0_I_49/B  brg1/cntr_dutyB6_0_I_49/Y  brg1/cntr_dutyB6_0_I_52/A  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIMHTTA\[28\]/B  brg1/CycleCount_RNIMHTTA\[28\]/Y  brg1/CycleCount_RNID73B01\[28\]/A  brg1/CycleCount_RNID73B01\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_3/C  can_control/OPB_DO_1_t_0_2_0_iv_3/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/B  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIKFTTA\[26\]/B  brg1/CycleCount_RNIKFTTA\[26\]/Y  brg1/CycleCount_RNI933B01\[26\]/A  brg1/CycleCount_RNI933B01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_5/C  can_control/OPB_DO_1_t_0_4_0_iv_5/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/B  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[29\]/CLK  brg1/cntr_dutyA\[29\]/Q  brg1/cntr_dutyA7_0_I_32/A  brg1/cntr_dutyA7_0_I_32/Y  brg1/cntr_dutyA7_0_I_36/C  brg1/cntr_dutyA7_0_I_36/Y  brg1/cntr_dutyA7_0_I_40/C  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNI8G0DM\[23\]/B  brg3/sample_time_set_RNI8G0DM\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_7/B  can_control/OPB_DO_1_t_0_7_0_iv_7/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/C  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/clk_divider_RNIEHJ7O\[2\]/C  brg2/clk_divider_RNIEHJ7O\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_21/C  can_control/OPB_DO_1_t_0_28_iv_21/Y  can_control/control_RNIFV24K9\[2\]/B  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNILBDUA\[21\]/B  brg5/sample_time_set_RNILBDUA\[21\]/Y  brg5/sample_time_set_RNI753C01\[21\]/B  brg5/sample_time_set_RNI753C01\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/A  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[21\]/CLK  pci_target/OPB_ADDR\[21\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/B  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/A  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIMGSTA\[19\]/B  brg1/CycleCount_RNIMGSTA\[19\]/Y  brg1/sample_time_set_RNIEIE4M\[19\]/C  brg1/sample_time_set_RNIEIE4M\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_5/B  can_control/OPB_DO_1_t_0_11_0_iv_5/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/C  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/B  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_90/B  brg1/cntr_dutyA7_0_I_90/Y  brg1/cntr_dutyA7_0_I_91/B  brg1/cntr_dutyA7_0_I_91/Y  brg1/cntr_dutyA7_0_I_95/B  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/B  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/B  coll_mod/txbuf_opb_we/Y  coll_mod/tx_buf_ram/WEBUBBLEA/A  coll_mod/tx_buf_ram/WEBUBBLEA/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/BLKA  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[1\]/CLK  coll_mod/txr_fsm\[1\]/Q  coll_mod/txr_fsm_RNO\[2\]/B  coll_mod/txr_fsm_RNO\[2\]/Y  coll_mod/txr_fsm\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIKPPSA\[23\]/B  brg4/CycleCount_RNIKPPSA\[23\]/Y  brg4/CycleCount_RNI96R701\[23\]/A  brg4/CycleCount_RNI96R701\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/B  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi2/CLK  coll_mod/med_mod/u1/mdi2/Q  coll_mod/med_mod/u1/nrz_RNO/A  coll_mod/med_mod/u1/nrz_RNO/Y  coll_mod/med_mod/u1/nrz/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[16\]/CLK  brg5/cntr_dutyA\[16\]/Q  brg5/cntr_dutyA7_0_I_86/B  brg5/cntr_dutyA7_0_I_86/Y  brg5/cntr_dutyA7_0_I_88/B  brg5/cntr_dutyA7_0_I_88/Y  brg5/cntr_dutyA7_0_I_95/A  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[25\]/CLK  brg5/cntr_dutyA\[25\]/Q  brg5/cntr_dutyA7_0_I_47/B  brg5/cntr_dutyA7_0_I_47/Y  brg5/cntr_dutyA7_0_I_49/B  brg5/cntr_dutyA7_0_I_49/Y  brg5/cntr_dutyA7_0_I_52/A  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[16\]/CLK  brg4/cntr_dutyA\[16\]/Q  brg4/cntr_dutyA7_0_I_86/B  brg4/cntr_dutyA7_0_I_86/Y  brg4/cntr_dutyA7_0_I_88/B  brg4/cntr_dutyA7_0_I_88/Y  brg4/cntr_dutyA7_0_I_95/A  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[25\]/CLK  brg4/cntr_dutyA\[25\]/Q  brg4/cntr_dutyA7_0_I_47/B  brg4/cntr_dutyA7_0_I_47/Y  brg4/cntr_dutyA7_0_I_49/B  brg4/cntr_dutyA7_0_I_49/Y  brg4/cntr_dutyA7_0_I_52/A  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[16\]/CLK  brg3/cntr_dutyA\[16\]/Q  brg3/cntr_dutyA7_0_I_86/B  brg3/cntr_dutyA7_0_I_86/Y  brg3/cntr_dutyA7_0_I_88/B  brg3/cntr_dutyA7_0_I_88/Y  brg3/cntr_dutyA7_0_I_95/A  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[25\]/CLK  brg3/cntr_dutyA\[25\]/Q  brg3/cntr_dutyA7_0_I_47/B  brg3/cntr_dutyA7_0_I_47/Y  brg3/cntr_dutyA7_0_I_49/B  brg3/cntr_dutyA7_0_I_49/Y  brg3/cntr_dutyA7_0_I_52/A  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[16\]/CLK  brg2/cntr_dutyA\[16\]/Q  brg2/cntr_dutyA7_0_I_86/B  brg2/cntr_dutyA7_0_I_86/Y  brg2/cntr_dutyA7_0_I_88/B  brg2/cntr_dutyA7_0_I_88/Y  brg2/cntr_dutyA7_0_I_95/A  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[25\]/CLK  brg2/cntr_dutyA\[25\]/Q  brg2/cntr_dutyA7_0_I_47/B  brg2/cntr_dutyA7_0_I_47/Y  brg2/cntr_dutyA7_0_I_49/B  brg2/cntr_dutyA7_0_I_49/Y  brg2/cntr_dutyA7_0_I_52/A  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175/A  rs485_mod/m175/Y  rs485_mod/test_pattern_RNI9AEKB\[20\]/B  rs485_mod/test_pattern_RNI9AEKB\[20\]/Y  rs485_mod/sp485_2_data_RNIPIVJ21\[20\]/A  rs485_mod/sp485_2_data_RNIPIVJ21\[20\]/Y  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/A  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/B  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNIB77IB\[15\]/B  rs485_mod/test_pattern_RNIB77IB\[15\]/Y  rs485_mod/sp485_2_data_RNI3MMH21\[15\]/A  rs485_mod/sp485_2_data_RNI3MMH21\[15\]/Y  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/A  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/B  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m175_0/A  rs485_mod/m175_0/Y  rs485_mod/test_pattern_RNI957IB\[13\]/B  rs485_mod/test_pattern_RNI957IB\[13\]/Y  rs485_mod/sp485_2_data_RNITFMH21\[13\]/A  rs485_mod/sp485_2_data_RNITFMH21\[13\]/Y  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/A  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/B  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_90/B  brg1/cntr_dutyA7_0_I_90/Y  brg1/cntr_dutyA7_0_I_94/C  brg1/cntr_dutyA7_0_I_94/Y  brg1/cntr_dutyA7_0_I_95/C  brg1/cntr_dutyA7_0_I_95/Y  brg1/cntr_dutyA7_0_I_107/C  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[28\]/CLK  brg1/cntr_dutyA\[28\]/Q  brg1/cntr_dutyA7_0_I_35/B  brg1/cntr_dutyA7_0_I_35/Y  brg1/cntr_dutyA7_0_I_40/A  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI36S0M\[6\]/C  ilim_dac_mod/data_RNI36S0M\[6\]/Y  can_control/state1_RNIU8Q822/C  can_control/state1_RNIU8Q822/Y  can_control/state1_RNILJMGF5/A  can_control/state1_RNILJMGF5/Y  can_control/state1_RNICR4A08/A  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNILOE4B\[22\]/B  brg4/sample_time_set_RNILOE4B\[22\]/Y  brg4/CycleCount_RNI74R701\[22\]/B  brg4/CycleCount_RNI74R701\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/B  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNO\[28\]/A  hotlink/glitch_count_RNO\[28\]/Y  hotlink/glitch_count\[28\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/OPB_WE_0_a2_0/B  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/C  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/Y  pci_target/OPB_ADDR_RNIU4TDE\[3\]/B  pci_target/OPB_ADDR_RNIU4TDE\[3\]/Y  pci_target/pci_cmd_RNILDJFE_2\[0\]/A  pci_target/pci_cmd_RNILDJFE_2\[0\]/Y  pci_target/sp_dr_RNI69MQE\[1\]/B  pci_target/sp_dr_RNI69MQE\[1\]/Y  pci_target/sp_dr_RNIO6RLC1\[1\]/C  pci_target/sp_dr_RNIO6RLC1\[1\]/Y  pci_target/sp_dr_RNIEKECD1\[1\]/B  pci_target/sp_dr_RNIEKECD1\[1\]/Y  pci_target/sp_dr_RNI8R88N1\[1\]/C  pci_target/sp_dr_RNI8R88N1\[1\]/Y  pci_target/sp_dr_RNIJ4BNH2\[1\]/A  pci_target/sp_dr_RNIJ4BNH2\[1\]/Y  pci_target/sp_dr_RNIK8GGR2\[1\]/C  pci_target/sp_dr_RNIK8GGR2\[1\]/Y  pci_target/sp_dr_RNIFK84K5\[1\]/B  pci_target/sp_dr_RNIFK84K5\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/C  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIMRPSA\[25\]/B  brg4/CycleCount_RNIMRPSA\[25\]/Y  brg4/sample_time_set_RNIEN81M\[25\]/C  brg4/sample_time_set_RNIEN81M\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_6/B  can_control/OPB_DO_1_t_0_5_0_iv_6/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/B  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIN7GAB\[25\]/B  brg3/sample_time_set_RNIN7GAB\[25\]/Y  brg3/CycleCount_RNIB7JJ01\[25\]/B  brg3/CycleCount_RNIB7JJ01\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/C  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/A  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIBHSRM\[12\]/B  rs485_mod/coll_sp1_in_d_RNIBHSRM\[12\]/Y  rs485_mod/imtx_in_d_RNIJLDF21\[12\]/C  rs485_mod/imtx_in_d_RNIJLDF21\[12\]/Y  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/B  rs485_mod/eatx_in_d_RNIG7FCR2\[12\]/Y  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/B  rs485_mod/eatx_in_d_RNIRTBPT4\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv/A  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIKKQMM\[26\]/B  rs485_mod/coll_sp1_in_d_RNIKKQMM\[26\]/Y  rs485_mod/coll_sp2_in_d_RNITM4E21\[26\]/C  rs485_mod/coll_sp2_in_d_RNITM4E21\[26\]/Y  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/B  rs485_mod/amtx_in_d_RNI1L7SR2\[26\]/Y  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/B  rs485_mod/eatx_in_d_RNIPD0ST4\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv/A  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNI86OMM\[11\]/B  rs485_mod/coll_sp1_in_d_RNI86OMM\[11\]/Y  rs485_mod/coll_sp2_in_d_RNIB11E21\[11\]/C  rs485_mod/coll_sp2_in_d_RNIB11E21\[11\]/Y  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/B  rs485_mod/amtx_in_d_RNIFLNPR2\[11\]/Y  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/B  rs485_mod/eatx_in_d_RNIFHBPT4\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv/A  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIHR78B\[31\]/B  brg2/CycleCount_RNIHR78B\[31\]/Y  brg2/sample_time_set_RNI30DF01\[31\]/A  brg2/sample_time_set_RNI30DF01\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_4/A  can_control/OPB_DO_1_t_0_27_iv_0_4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/C  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIFATTA\[21\]/B  brg1/CycleCount_RNIFATTA\[21\]/Y  brg1/CycleCount_RNIVO2B01\[21\]/A  brg1/CycleCount_RNIVO2B01\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/B  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/B  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/B  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/B  coll_mod/txbuf_opb_we/Y  coll_mod/txbuf_opb_we_i/A  coll_mod/txbuf_opb_we_i/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C3/WENA  	(24.9:24.9:24.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/B  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/B  coll_mod/txbuf_opb_we/Y  coll_mod/txbuf_opb_we_i/A  coll_mod/txbuf_opb_we_i/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C1/WENA  	(24.9:24.9:24.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/B  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/B  coll_mod/txbuf_opb_we/Y  coll_mod/txbuf_opb_we_i/A  coll_mod/txbuf_opb_we_i/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C2/WENA  	(24.9:24.9:24.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/B  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/ENET_WE_0_a2_0_a2/B  add_dec/ENET_WE_0_a2_0_a2/Y  coll_mod/txbuf_opb_we/B  coll_mod/txbuf_opb_we/Y  coll_mod/txbuf_opb_we_i/A  coll_mod/txbuf_opb_we_i/Y  coll_mod/tx_buf_ram/Ram2048x8_DPort_R0C0/WENA  	(24.9:24.9:24.9) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_length_RNIT3QJO1\[9\]/C  ad2_mod/data_length_RNIT3QJO1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/A  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA7_0_I_109/A  brg1/cntr_dutyA7_0_I_109/Y  brg1/cntr_dutyA7_0_I_113/B  brg1/cntr_dutyA7_0_I_113/Y  brg1/cntr_dutyA7_0_I_115/B  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  hotlink/rtclkdiv/clkout_RNIL9QN1/A  hotlink/rtclkdiv/clkout_RNIL9QN1/Y  RTCLK_pad/D  RTCLK_pad/PAD  RTCLK  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  hotlink/rtclkdiv/clkout_RNIL9QN1/A  hotlink/rtclkdiv/clkout_RNIL9QN1/Y  TP146_pad/D  TP146_pad/PAD  TP146  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[7\]/CLK  brk2/cntr_dutyA\[7\]/Q  brk2/cntr_dutyA7_0_I_117/A  brk2/cntr_dutyA7_0_I_117/Y  brk2/cntr_dutyA7_0_I_121/C  brk2/cntr_dutyA7_0_I_121/Y  brk2/cntr_dutyA7_0_I_125/C  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[12\]/CLK  brk2/cntr_dutyA\[12\]/Q  brk2/cntr_dutyA7_0_I_97/A  brk2/cntr_dutyA7_0_I_97/Y  brk2/cntr_dutyA7_0_I_101/C  brk2/cntr_dutyA7_0_I_101/Y  brk2/cntr_dutyA7_0_I_105/C  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[21\]/CLK  brk2/cntr_dutyA\[21\]/Q  brk2/cntr_dutyA7_0_I_54/A  brk2/cntr_dutyA7_0_I_54/Y  brk2/cntr_dutyA7_0_I_58/C  brk2/cntr_dutyA7_0_I_58/Y  brk2/cntr_dutyA7_0_I_62/C  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[7\]/CLK  brk1/cntr_dutyA\[7\]/Q  brk1/cntr_dutyA7_0_I_117/A  brk1/cntr_dutyA7_0_I_117/Y  brk1/cntr_dutyA7_0_I_121/C  brk1/cntr_dutyA7_0_I_121/Y  brk1/cntr_dutyA7_0_I_125/C  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[12\]/CLK  brk1/cntr_dutyA\[12\]/Q  brk1/cntr_dutyA7_0_I_97/A  brk1/cntr_dutyA7_0_I_97/Y  brk1/cntr_dutyA7_0_I_101/C  brk1/cntr_dutyA7_0_I_101/Y  brk1/cntr_dutyA7_0_I_105/C  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[21\]/CLK  brk1/cntr_dutyA\[21\]/Q  brk1/cntr_dutyA7_0_I_54/A  brk1/cntr_dutyA7_0_I_54/Y  brk1/cntr_dutyA7_0_I_58/C  brk1/cntr_dutyA7_0_I_58/Y  brk1/cntr_dutyA7_0_I_62/C  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[7\]/CLK  brg1/cntr_dutyC\[7\]/Q  brg1/cntr_dutyC6_0_I_117/A  brg1/cntr_dutyC6_0_I_117/Y  brg1/cntr_dutyC6_0_I_121/C  brg1/cntr_dutyC6_0_I_121/Y  brg1/cntr_dutyC6_0_I_125/C  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[12\]/CLK  brg1/cntr_dutyC\[12\]/Q  brg1/cntr_dutyC6_0_I_97/A  brg1/cntr_dutyC6_0_I_97/Y  brg1/cntr_dutyC6_0_I_101/C  brg1/cntr_dutyC6_0_I_101/Y  brg1/cntr_dutyC6_0_I_105/C  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[21\]/CLK  brg1/cntr_dutyC\[21\]/Q  brg1/cntr_dutyC6_0_I_54/A  brg1/cntr_dutyC6_0_I_54/Y  brg1/cntr_dutyC6_0_I_58/C  brg1/cntr_dutyC6_0_I_58/Y  brg1/cntr_dutyC6_0_I_62/C  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[7\]/CLK  brg1/cntr_dutyB\[7\]/Q  brg1/cntr_dutyB6_0_I_117/A  brg1/cntr_dutyB6_0_I_117/Y  brg1/cntr_dutyB6_0_I_121/C  brg1/cntr_dutyB6_0_I_121/Y  brg1/cntr_dutyB6_0_I_125/C  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[12\]/CLK  brg1/cntr_dutyB\[12\]/Q  brg1/cntr_dutyB6_0_I_97/A  brg1/cntr_dutyB6_0_I_97/Y  brg1/cntr_dutyB6_0_I_101/C  brg1/cntr_dutyB6_0_I_101/Y  brg1/cntr_dutyB6_0_I_105/C  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[21\]/CLK  brg1/cntr_dutyB\[21\]/Q  brg1/cntr_dutyB6_0_I_54/A  brg1/cntr_dutyB6_0_I_54/Y  brg1/cntr_dutyB6_0_I_58/C  brg1/cntr_dutyB6_0_I_58/Y  brg1/cntr_dutyB6_0_I_62/C  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  osc_count/counter/count_RNISVCL9\[8\]/B  osc_count/counter/count_RNISVCL9\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_0/C  can_control/OPB_DO_1_t_0_22_0_iv_0/Y  can_control/OPB_DO_1_t_0_22_0_iv_2/C  can_control/OPB_DO_1_t_0_22_0_iv_2/Y  can_control/OPB_DO_1_t_0_22_0_iv_4/C  can_control/OPB_DO_1_t_0_22_0_iv_4/Y  can_control/OPB_DO_1_t_0_22_0_iv_5/C  can_control/OPB_DO_1_t_0_22_0_iv_5/Y  can_control/OPB_DO_1_t_0_22_0_iv_6/C  can_control/OPB_DO_1_t_0_22_0_iv_6/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/A  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIPLG0B\[19\]/B  brg2/sample_time_set_RNIPLG0B\[19\]/Y  brg2/sample_time_set_RNIF89F01\[19\]/B  brg2/sample_time_set_RNIF89F01\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_4/C  can_control/OPB_DO_1_t_0_11_0_iv_4/Y  can_control/OPB_DO_1_t_0_11_0_iv_5/C  can_control/OPB_DO_1_t_0_11_0_iv_5/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/C  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/B  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIRBGAB\[29\]/B  brg3/sample_time_set_RNIRBGAB\[29\]/Y  brg3/CycleCount_RNIKS0DM\[29\]/A  brg3/CycleCount_RNIKS0DM\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_6/B  can_control/OPB_DO_1_t_0_1_0_iv_6/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/A  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNIPFDUA\[25\]/B  brg5/sample_time_set_RNIPFDUA\[25\]/Y  brg5/CycleCount_RNIGQG5M\[25\]/C  brg5/CycleCount_RNIGQG5M\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_7/B  can_control/OPB_DO_1_t_0_5_0_iv_7/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/A  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNILIH0B\[24\]/B  brg2/sample_time_set_RNILIH0B\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_5/C  can_control/OPB_DO_1_t_0_6_0_iv_5/Y  can_control/OPB_DO_1_t_0_6_0_iv_10/A  can_control/OPB_DO_1_t_0_6_0_iv_10/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/B  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIFBUTA\[30\]/B  brg1/CycleCount_RNIFBUTA\[30\]/Y  brg1/sample_time_set_RNI08I4M\[30\]/C  brg1/sample_time_set_RNI08I4M\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_4/B  can_control/OPB_DO_1_t_0_0_0_iv_4/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/B  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[7\]/CLK  brg5/cntr_dutyA\[7\]/Q  brg5/cntr_dutyA7_0_I_117/A  brg5/cntr_dutyA7_0_I_117/Y  brg5/cntr_dutyA7_0_I_121/C  brg5/cntr_dutyA7_0_I_121/Y  brg5/cntr_dutyA7_0_I_125/C  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[12\]/CLK  brg5/cntr_dutyA\[12\]/Q  brg5/cntr_dutyA7_0_I_97/A  brg5/cntr_dutyA7_0_I_97/Y  brg5/cntr_dutyA7_0_I_101/C  brg5/cntr_dutyA7_0_I_101/Y  brg5/cntr_dutyA7_0_I_105/C  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[21\]/CLK  brg5/cntr_dutyA\[21\]/Q  brg5/cntr_dutyA7_0_I_54/A  brg5/cntr_dutyA7_0_I_54/Y  brg5/cntr_dutyA7_0_I_58/C  brg5/cntr_dutyA7_0_I_58/Y  brg5/cntr_dutyA7_0_I_62/C  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[7\]/CLK  brg4/cntr_dutyA\[7\]/Q  brg4/cntr_dutyA7_0_I_117/A  brg4/cntr_dutyA7_0_I_117/Y  brg4/cntr_dutyA7_0_I_121/C  brg4/cntr_dutyA7_0_I_121/Y  brg4/cntr_dutyA7_0_I_125/C  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[12\]/CLK  brg4/cntr_dutyA\[12\]/Q  brg4/cntr_dutyA7_0_I_97/A  brg4/cntr_dutyA7_0_I_97/Y  brg4/cntr_dutyA7_0_I_101/C  brg4/cntr_dutyA7_0_I_101/Y  brg4/cntr_dutyA7_0_I_105/C  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[21\]/CLK  brg4/cntr_dutyA\[21\]/Q  brg4/cntr_dutyA7_0_I_54/A  brg4/cntr_dutyA7_0_I_54/Y  brg4/cntr_dutyA7_0_I_58/C  brg4/cntr_dutyA7_0_I_58/Y  brg4/cntr_dutyA7_0_I_62/C  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[7\]/CLK  brg3/cntr_dutyA\[7\]/Q  brg3/cntr_dutyA7_0_I_117/A  brg3/cntr_dutyA7_0_I_117/Y  brg3/cntr_dutyA7_0_I_121/C  brg3/cntr_dutyA7_0_I_121/Y  brg3/cntr_dutyA7_0_I_125/C  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[12\]/CLK  brg3/cntr_dutyA\[12\]/Q  brg3/cntr_dutyA7_0_I_97/A  brg3/cntr_dutyA7_0_I_97/Y  brg3/cntr_dutyA7_0_I_101/C  brg3/cntr_dutyA7_0_I_101/Y  brg3/cntr_dutyA7_0_I_105/C  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[21\]/CLK  brg3/cntr_dutyA\[21\]/Q  brg3/cntr_dutyA7_0_I_54/A  brg3/cntr_dutyA7_0_I_54/Y  brg3/cntr_dutyA7_0_I_58/C  brg3/cntr_dutyA7_0_I_58/Y  brg3/cntr_dutyA7_0_I_62/C  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[7\]/CLK  brg2/cntr_dutyA\[7\]/Q  brg2/cntr_dutyA7_0_I_117/A  brg2/cntr_dutyA7_0_I_117/Y  brg2/cntr_dutyA7_0_I_121/C  brg2/cntr_dutyA7_0_I_121/Y  brg2/cntr_dutyA7_0_I_125/C  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[12\]/CLK  brg2/cntr_dutyA\[12\]/Q  brg2/cntr_dutyA7_0_I_97/A  brg2/cntr_dutyA7_0_I_97/Y  brg2/cntr_dutyA7_0_I_101/C  brg2/cntr_dutyA7_0_I_101/Y  brg2/cntr_dutyA7_0_I_105/C  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[21\]/CLK  brg2/cntr_dutyA\[21\]/Q  brg2/cntr_dutyA7_0_I_54/A  brg2/cntr_dutyA7_0_I_54/Y  brg2/cntr_dutyA7_0_I_58/C  brg2/cntr_dutyA7_0_I_58/Y  brg2/cntr_dutyA7_0_I_62/C  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/txr_fsm\[8\]/CLK  coll_mod/txr_fsm\[8\]/Q  coll_mod/txr_fsm_RNO\[9\]/B  coll_mod/txr_fsm_RNO\[9\]/Y  coll_mod/txr_fsm\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[2\]/CLK  brg5/cntr_dutyA\[2\]/Q  brg5/cntr_dutyA7_0_I_128/A  brg5/cntr_dutyA7_0_I_128/Y  brg5/cntr_dutyA7_0_I_132/C  brg5/cntr_dutyA7_0_I_132/Y  brg5/cntr_dutyA7_0_I_136/C  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[2\]/CLK  brg2/cntr_dutyA\[2\]/Q  brg2/cntr_dutyA7_0_I_128/A  brg2/cntr_dutyA7_0_I_128/Y  brg2/cntr_dutyA7_0_I_132/C  brg2/cntr_dutyA7_0_I_132/Y  brg2/cntr_dutyA7_0_I_136/C  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[2\]/CLK  brg4/cntr_dutyA\[2\]/Q  brg4/cntr_dutyA7_0_I_128/A  brg4/cntr_dutyA7_0_I_128/Y  brg4/cntr_dutyA7_0_I_132/C  brg4/cntr_dutyA7_0_I_132/Y  brg4/cntr_dutyA7_0_I_136/C  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[2\]/CLK  brg3/cntr_dutyA\[2\]/Q  brg3/cntr_dutyA7_0_I_128/A  brg3/cntr_dutyA7_0_I_128/Y  brg3/cntr_dutyA7_0_I_132/C  brg3/cntr_dutyA7_0_I_132/Y  brg3/cntr_dutyA7_0_I_136/C  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[2\]/CLK  hotlink/out_ram_rd_pt\[2\]/Q  hotlink/un3_out_ram_rd_pt_I_7/B  hotlink/un3_out_ram_rd_pt_I_7/Y  hotlink/un1_out_ram_rd_pt_0_I_21/A  hotlink/un1_out_ram_rd_pt_0_I_21/Y  hotlink/un1_out_ram_rd_pt_0_I_25/C  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[15\]/CLK  pci_target/OPB_ADDR\[15\]/Q  add_dec/CAN_RE_0_a2_4_a2_0/B  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/A  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIU4Q3B\[1\]/B  brg2/CycleCount_RNIU4Q3B\[1\]/Y  brg2/CycleCount_RNI636CN1\[1\]/C  brg2/CycleCount_RNI636CN1\[1\]/Y  brg2/CycleCount_RNI5MOI12\[1\]/A  brg2/CycleCount_RNI5MOI12\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/B  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[6\]/CLK  brk2/cntr_dutyA\[6\]/Q  brk2/cntr_dutyA7_0_I_120/B  brk2/cntr_dutyA7_0_I_120/Y  brk2/cntr_dutyA7_0_I_125/A  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[11\]/CLK  brk2/cntr_dutyA\[11\]/Q  brk2/cntr_dutyA7_0_I_100/B  brk2/cntr_dutyA7_0_I_100/Y  brk2/cntr_dutyA7_0_I_105/A  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[20\]/CLK  brk2/cntr_dutyA\[20\]/Q  brk2/cntr_dutyA7_0_I_57/B  brk2/cntr_dutyA7_0_I_57/Y  brk2/cntr_dutyA7_0_I_62/A  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[6\]/CLK  brk1/cntr_dutyA\[6\]/Q  brk1/cntr_dutyA7_0_I_120/B  brk1/cntr_dutyA7_0_I_120/Y  brk1/cntr_dutyA7_0_I_125/A  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[11\]/CLK  brk1/cntr_dutyA\[11\]/Q  brk1/cntr_dutyA7_0_I_100/B  brk1/cntr_dutyA7_0_I_100/Y  brk1/cntr_dutyA7_0_I_105/A  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[20\]/CLK  brk1/cntr_dutyA\[20\]/Q  brk1/cntr_dutyA7_0_I_57/B  brk1/cntr_dutyA7_0_I_57/Y  brk1/cntr_dutyA7_0_I_62/A  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[6\]/CLK  brg1/cntr_dutyC\[6\]/Q  brg1/cntr_dutyC6_0_I_120/B  brg1/cntr_dutyC6_0_I_120/Y  brg1/cntr_dutyC6_0_I_125/A  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[11\]/CLK  brg1/cntr_dutyC\[11\]/Q  brg1/cntr_dutyC6_0_I_100/B  brg1/cntr_dutyC6_0_I_100/Y  brg1/cntr_dutyC6_0_I_105/A  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[20\]/CLK  brg1/cntr_dutyC\[20\]/Q  brg1/cntr_dutyC6_0_I_57/B  brg1/cntr_dutyC6_0_I_57/Y  brg1/cntr_dutyC6_0_I_62/A  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[6\]/CLK  brg1/cntr_dutyB\[6\]/Q  brg1/cntr_dutyB6_0_I_120/B  brg1/cntr_dutyB6_0_I_120/Y  brg1/cntr_dutyB6_0_I_125/A  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[11\]/CLK  brg1/cntr_dutyB\[11\]/Q  brg1/cntr_dutyB6_0_I_100/B  brg1/cntr_dutyB6_0_I_100/Y  brg1/cntr_dutyB6_0_I_105/A  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[20\]/CLK  brg1/cntr_dutyB\[20\]/Q  brg1/cntr_dutyB6_0_I_57/B  brg1/cntr_dutyB6_0_I_57/Y  brg1/cntr_dutyB6_0_I_62/A  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un27_OPB_DO_i/B  ilim_dac_mod/un27_OPB_DO_i/Y  ilim_dac_mod/address_RNIEPSKB\[2\]/B  ilim_dac_mod/address_RNIEPSKB\[2\]/Y  can_control/control_RNI1M5PR1\[2\]/A  can_control/control_RNI1M5PR1\[2\]/Y  can_control/control_RNI39Q972\[2\]/C  can_control/control_RNI39Q972\[2\]/Y  can_control/control_RNI3V3H55\[2\]/B  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  pci_target/OPB_m7_12/B  pci_target/OPB_m7_12/Y  pci_target/OPB_m7_14/C  pci_target/OPB_m7_14/Y  pci_target/OPB_m7_19/A  pci_target/OPB_m7_19/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/B  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/clk_divider_RNIQTJ7O\[5\]/C  brg2/clk_divider_RNIQTJ7O\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_11/B  can_control/OPB_DO_1_t_0_25_0_iv_11/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/C  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/state1_RNIIQ321B/C  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_9/B  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_25/A  hotlink/un1_out_ram_rd_pt_0_I_25/Y  hotlink/un1_out_ram_rd_pt_0_I_29/C  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[27\]/CLK  brk2/cntr_dutyA\[27\]/Q  brk2/cntr_dutyA7_0_I_33/B  brk2/cntr_dutyA7_0_I_33/Y  brk2/cntr_dutyA7_0_I_35/C  brk2/cntr_dutyA7_0_I_35/Y  brk2/cntr_dutyA7_0_I_40/A  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[27\]/CLK  brk1/cntr_dutyA\[27\]/Q  brk1/cntr_dutyA7_0_I_33/B  brk1/cntr_dutyA7_0_I_33/Y  brk1/cntr_dutyA7_0_I_35/C  brk1/cntr_dutyA7_0_I_35/Y  brk1/cntr_dutyA7_0_I_40/A  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[27\]/CLK  brg1/cntr_dutyC\[27\]/Q  brg1/cntr_dutyC6_0_I_33/B  brg1/cntr_dutyC6_0_I_33/Y  brg1/cntr_dutyC6_0_I_35/C  brg1/cntr_dutyC6_0_I_35/Y  brg1/cntr_dutyC6_0_I_40/A  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[27\]/CLK  brg1/cntr_dutyB\[27\]/Q  brg1/cntr_dutyB6_0_I_33/B  brg1/cntr_dutyB6_0_I_33/Y  brg1/cntr_dutyB6_0_I_35/C  brg1/cntr_dutyB6_0_I_35/Y  brg1/cntr_dutyB6_0_I_40/A  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[8\]/CLK  brg1/cntr_dutyA\[8\]/Q  brg1/cntr_dutyA7_0_I_110/A  brg1/cntr_dutyA7_0_I_110/Y  brg1/cntr_dutyA7_0_I_114/B  brg1/cntr_dutyA7_0_I_114/Y  brg1/cntr_dutyA7_0_I_115/A  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[7\]/CLK  brg1/cntr_dutyA\[7\]/Q  brg1/cntr_dutyA7_0_I_111/A  brg1/cntr_dutyA7_0_I_111/Y  brg1/cntr_dutyA7_0_I_113/C  brg1/cntr_dutyA7_0_I_113/Y  brg1/cntr_dutyA7_0_I_115/B  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIQ27QO\[14\]/B  brg2/sample_time_set_RNIQ27QO\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/B  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNIJETTA\[25\]/B  brg1/CycleCount_RNIJETTA\[25\]/Y  brg1/CycleCount_RNI713B01\[25\]/A  brg1/CycleCount_RNI713B01\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/B  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/C  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186_0/A  rs485_mod/m186_0/Y  rs485_mod/coll_sp1_in_d_RNIMB7IB\[8\]/B  rs485_mod/coll_sp1_in_d_RNIMB7IB\[8\]/Y  rs485_mod/sp485_1_data_RNID8M421\[8\]/A  rs485_mod/sp485_1_data_RNID8M421\[8\]/Y  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/B  rs485_mod/amtx_in_d_RNIVFUAR2\[8\]/Y  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/B  rs485_mod/eatx_in_d_RNINQBMT4\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv/A  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI6M4IB\[15\]/B  rs485_mod/coll_sp1_in_d_RNI6M4IB\[15\]/Y  rs485_mod/sp485_1_data_RNIPJ7G21\[15\]/A  rs485_mod/sp485_1_data_RNIPJ7G21\[15\]/Y  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/B  rs485_mod/amtx_in_d_RNIHSURR2\[15\]/Y  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/B  rs485_mod/eatx_in_d_RNI19JRT4\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv/A  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI9P4IB\[18\]/B  rs485_mod/coll_sp1_in_d_RNI9P4IB\[18\]/Y  rs485_mod/sp485_1_data_RNI2T7G21\[18\]/A  rs485_mod/sp485_1_data_RNI2T7G21\[18\]/Y  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/B  rs485_mod/amtx_in_d_RNIBR5UR2\[18\]/Y  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/B  rs485_mod/eatx_in_d_RNI7KQTT4\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv/A  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI5L4IB\[14\]/B  rs485_mod/coll_sp1_in_d_RNI5L4IB\[14\]/Y  rs485_mod/sp485_1_data_RNIMG7G21\[14\]/A  rs485_mod/sp485_1_data_RNIMG7G21\[14\]/Y  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/B  rs485_mod/amtx_in_d_RNI9KURR2\[14\]/Y  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/B  rs485_mod/eatx_in_d_RNILSIRT4\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv/A  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI4K4IB\[13\]/B  rs485_mod/coll_sp1_in_d_RNI4K4IB\[13\]/Y  rs485_mod/sp485_1_data_RNIJD7G21\[13\]/A  rs485_mod/sp485_1_data_RNIJD7G21\[13\]/Y  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/B  rs485_mod/amtx_in_d_RNI1CURR2\[13\]/Y  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/B  rs485_mod/eatx_in_d_RNI9GIRT4\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv/A  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNI2J5IB\[20\]/B  rs485_mod/coll_sp1_in_d_RNI2J5IB\[20\]/Y  rs485_mod/sp485_1_data_RNIDAAG21\[20\]/A  rs485_mod/sp485_1_data_RNIDAAG21\[20\]/Y  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/B  rs485_mod/amtx_in_d_RNIJ9CUR2\[20\]/Y  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/B  rs485_mod/eatx_in_d_RNIJ94UT4\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv/A  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m186/A  rs485_mod/m186/Y  rs485_mod/coll_sp1_in_d_RNIAQ4IB\[19\]/B  rs485_mod/coll_sp1_in_d_RNIAQ4IB\[19\]/Y  rs485_mod/sp485_1_data_RNI508G21\[19\]/A  rs485_mod/sp485_1_data_RNI508G21\[19\]/Y  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/B  rs485_mod/amtx_in_d_RNIHTVRR2\[19\]/Y  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/B  rs485_mod/eatx_in_d_RNIHQKRT4\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv/A  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNILUH6B\[16\]/B  brg1/sample_time_set_RNILUH6B\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_5/C  can_control/OPB_DO_1_t_0_14_0_iv_5/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/A  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_13/C  can_control/OPB_DO_1_t_0_14_0_iv_13/Y  can_control/OPB_DO_1_t_0_14_0_iv_16/C  can_control/OPB_DO_1_t_0_14_0_iv_16/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/C  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[15\]/CLK  brg1/cntr_dutyA\[15\]/Q  brg1/cntr_dutyA7_0_I_82/A  brg1/cntr_dutyA7_0_I_82/Y  brg1/cntr_dutyA7_0_I_83/A  brg1/cntr_dutyA7_0_I_83/Y  brg1/cntr_dutyA7_0_I_84/B  brg1/cntr_dutyA7_0_I_84/Y  brg1/cntr_dutyA7_0_I_107/A  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_11/B  can_control/OPB_DO_1_t_0_14_0_iv_11/Y  can_control/OPB_DO_1_t_0_14_0_iv_16/A  can_control/OPB_DO_1_t_0_14_0_iv_16/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/C  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/coll_sp1_in_d_RNIJ0OFA_0\[25\]/B  rs485_mod/coll_sp1_in_d_RNIJ0OFA_0\[25\]/Y  rs485_mod/test_pattern_RNILUEBL\[25\]/A  rs485_mod/test_pattern_RNILUEBL\[25\]/Y  rs485_mod/eatx_in_d_RNIH5EMA1\[25\]/A  rs485_mod/eatx_in_d_RNIH5EMA1\[25\]/Y  rs485_mod/eatx_in_d_RNIC481B2\[25\]/A  rs485_mod/eatx_in_d_RNIC481B2\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/B  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/A  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/coll_sp2_in_d_RNIK9SKA_0\[25\]/B  rs485_mod/coll_sp2_in_d_RNIK9SKA_0\[25\]/Y  rs485_mod/sync_d_RNIQ86ML\[25\]/A  rs485_mod/sync_d_RNIQ86ML\[25\]/Y  rs485_mod/amtx_in_d_RNIJ1QK01\[25\]/A  rs485_mod/amtx_in_d_RNIJ1QK01\[25\]/Y  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/B  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/A  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/A  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_22/A  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_18/B  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIBSAAA\[8\]/B  brk2/CycleCount_RNIBSAAA\[8\]/Y  brk2/CycleCount_RNI9VL301\[8\]/A  brk2/CycleCount_RNI9VL301\[8\]/Y  brk2/clk_divider_RNIN91RV1\[8\]/B  brk2/clk_divider_RNIN91RV1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m11/A  brk2/m11/Y  brk2/clk_divider_RNIT014B\[3\]/B  brk2/clk_divider_RNIT014B\[3\]/Y  brk2/sample_time_set_RNI3L0RV1\[3\]/A  brk2/sample_time_set_RNI3L0RV1\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/C  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/sp485_2_data_RNIBUDDA_0\[25\]/B  rs485_mod/sp485_2_data_RNIBUDDA_0\[25\]/Y  rs485_mod/eatx_in_d_RNIJVSSK\[25\]/A  rs485_mod/eatx_in_d_RNIJVSSK\[25\]/Y  rs485_mod/eatx_in_d_RNIH5EMA1\[25\]/B  rs485_mod/eatx_in_d_RNIH5EMA1\[25\]/Y  rs485_mod/eatx_in_d_RNIC481B2\[25\]/A  rs485_mod/eatx_in_d_RNIC481B2\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/B  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/A  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/imtx_in_d_RNIOH4HA_0\[25\]/B  rs485_mod/imtx_in_d_RNIOH4HA_0\[25\]/Y  rs485_mod/bmpls_d_RNI3NS9L\[25\]/A  rs485_mod/bmpls_d_RNI3NS9L\[25\]/Y  rs485_mod/tctx_in_d_RNI56K001\[25\]/A  rs485_mod/tctx_in_d_RNI56K001\[25\]/Y  rs485_mod/eatx_in_d_RNIC481B2\[25\]/B  rs485_mod/eatx_in_d_RNIC481B2\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/B  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/A  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m16_0/B  Clocks/m16_0/Y  Clocks/cclk_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m16_0/B  Clocks/m16_0/Y  Clocks/cclk_div\[5\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m16_0/B  Clocks/m16_0/Y  Clocks/cclk_div\[4\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m16_0/B  Clocks/m16_0/Y  Clocks/cclk_div\[3\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m16_0/B  Clocks/m16_0/Y  Clocks/cclk_div\[2\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m16_0/B  Clocks/m16_0/Y  Clocks/cclk_div\[1\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m16_0/B  Clocks/m16_0/Y  Clocks/cclk_div\[0\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_120/B  brg5/cntr_dutyA7_0_I_120/Y  brg5/cntr_dutyA7_0_I_125/A  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[11\]/CLK  brg5/cntr_dutyA\[11\]/Q  brg5/cntr_dutyA7_0_I_100/B  brg5/cntr_dutyA7_0_I_100/Y  brg5/cntr_dutyA7_0_I_105/A  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[20\]/CLK  brg5/cntr_dutyA\[20\]/Q  brg5/cntr_dutyA7_0_I_57/B  brg5/cntr_dutyA7_0_I_57/Y  brg5/cntr_dutyA7_0_I_62/A  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_120/B  brg4/cntr_dutyA7_0_I_120/Y  brg4/cntr_dutyA7_0_I_125/A  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[11\]/CLK  brg4/cntr_dutyA\[11\]/Q  brg4/cntr_dutyA7_0_I_100/B  brg4/cntr_dutyA7_0_I_100/Y  brg4/cntr_dutyA7_0_I_105/A  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[20\]/CLK  brg4/cntr_dutyA\[20\]/Q  brg4/cntr_dutyA7_0_I_57/B  brg4/cntr_dutyA7_0_I_57/Y  brg4/cntr_dutyA7_0_I_62/A  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_120/B  brg3/cntr_dutyA7_0_I_120/Y  brg3/cntr_dutyA7_0_I_125/A  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[11\]/CLK  brg3/cntr_dutyA\[11\]/Q  brg3/cntr_dutyA7_0_I_100/B  brg3/cntr_dutyA7_0_I_100/Y  brg3/cntr_dutyA7_0_I_105/A  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[20\]/CLK  brg3/cntr_dutyA\[20\]/Q  brg3/cntr_dutyA7_0_I_57/B  brg3/cntr_dutyA7_0_I_57/Y  brg3/cntr_dutyA7_0_I_62/A  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_120/B  brg2/cntr_dutyA7_0_I_120/Y  brg2/cntr_dutyA7_0_I_125/A  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[11\]/CLK  brg2/cntr_dutyA\[11\]/Q  brg2/cntr_dutyA7_0_I_100/B  brg2/cntr_dutyA7_0_I_100/Y  brg2/cntr_dutyA7_0_I_105/A  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[20\]/CLK  brg2/cntr_dutyA\[20\]/Q  brg2/cntr_dutyA7_0_I_57/B  brg2/cntr_dutyA7_0_I_57/Y  brg2/cntr_dutyA7_0_I_62/A  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIUH0BL\[10\]/B  brk2/CycleCount_RNIUH0BL\[10\]/Y  brk2/sample_time_set_RNI42RI01\[10\]/A  brk2/sample_time_set_RNI42RI01\[10\]/Y  brk2/clk_divider_RNIR1S502\[10\]/B  brk2/clk_divider_RNIR1S502\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/C  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIN078B\[28\]/B  brg2/CycleCount_RNIN078B\[28\]/Y  brg2/sample_time_set_RNIFABF01\[28\]/A  brg2/sample_time_set_RNIFABF01\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_3/A  can_control/OPB_DO_1_t_0_2_0_iv_3/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/B  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNILU68B\[26\]/B  brg2/CycleCount_RNILU68B\[26\]/Y  brg2/sample_time_set_RNIB6BF01\[26\]/A  brg2/sample_time_set_RNIB6BF01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_5/A  can_control/OPB_DO_1_t_0_4_0_iv_5/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/B  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[30\]/CLK  brg1/cntr_dutyA\[30\]/Q  brg1/cntr_dutyA7_0_I_36/A  brg1/cntr_dutyA7_0_I_36/Y  brg1/cntr_dutyA7_0_I_40/C  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[17\]/CLK  brk2/cntr_dutyA\[17\]/Q  brk2/cntr_dutyA7_0_I_89/B  brk2/cntr_dutyA7_0_I_89/Y  brk2/cntr_dutyA7_0_I_91/A  brk2/cntr_dutyA7_0_I_91/Y  brk2/cntr_dutyA7_0_I_95/B  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[17\]/CLK  brk1/cntr_dutyA\[17\]/Q  brk1/cntr_dutyA7_0_I_89/B  brk1/cntr_dutyA7_0_I_89/Y  brk1/cntr_dutyA7_0_I_91/A  brk1/cntr_dutyA7_0_I_91/Y  brk1/cntr_dutyA7_0_I_95/B  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[17\]/CLK  brg1/cntr_dutyC\[17\]/Q  brg1/cntr_dutyC6_0_I_89/B  brg1/cntr_dutyC6_0_I_89/Y  brg1/cntr_dutyC6_0_I_91/A  brg1/cntr_dutyC6_0_I_91/Y  brg1/cntr_dutyC6_0_I_95/B  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[17\]/CLK  brg1/cntr_dutyB\[17\]/Q  brg1/cntr_dutyB6_0_I_89/B  brg1/cntr_dutyB6_0_I_89/Y  brg1/cntr_dutyB6_0_I_91/A  brg1/cntr_dutyB6_0_I_91/Y  brg1/cntr_dutyB6_0_I_95/B  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[6\]/CLK  brg5/cntr_dutyC\[6\]/Q  brg5/cntr_dutyC6_0_I_116/B  brg5/cntr_dutyC6_0_I_116/Y  brg5/cntr_dutyC6_0_I_122/C  brg5/cntr_dutyC6_0_I_122/Y  brg5/cntr_dutyC6_0_I_125/B  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[11\]/CLK  brg5/cntr_dutyC\[11\]/Q  brg5/cntr_dutyC6_0_I_96/B  brg5/cntr_dutyC6_0_I_96/Y  brg5/cntr_dutyC6_0_I_102/C  brg5/cntr_dutyC6_0_I_102/Y  brg5/cntr_dutyC6_0_I_105/B  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[20\]/CLK  brg5/cntr_dutyC\[20\]/Q  brg5/cntr_dutyC6_0_I_53/B  brg5/cntr_dutyC6_0_I_53/Y  brg5/cntr_dutyC6_0_I_59/C  brg5/cntr_dutyC6_0_I_59/Y  brg5/cntr_dutyC6_0_I_62/B  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[6\]/CLK  brg5/cntr_dutyB\[6\]/Q  brg5/cntr_dutyB6_0_I_116/B  brg5/cntr_dutyB6_0_I_116/Y  brg5/cntr_dutyB6_0_I_122/C  brg5/cntr_dutyB6_0_I_122/Y  brg5/cntr_dutyB6_0_I_125/B  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[11\]/CLK  brg5/cntr_dutyB\[11\]/Q  brg5/cntr_dutyB6_0_I_96/B  brg5/cntr_dutyB6_0_I_96/Y  brg5/cntr_dutyB6_0_I_102/C  brg5/cntr_dutyB6_0_I_102/Y  brg5/cntr_dutyB6_0_I_105/B  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[20\]/CLK  brg5/cntr_dutyB\[20\]/Q  brg5/cntr_dutyB6_0_I_53/B  brg5/cntr_dutyB6_0_I_53/Y  brg5/cntr_dutyB6_0_I_59/C  brg5/cntr_dutyB6_0_I_59/Y  brg5/cntr_dutyB6_0_I_62/B  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[6\]/CLK  brg4/cntr_dutyC\[6\]/Q  brg4/cntr_dutyC6_0_I_116/B  brg4/cntr_dutyC6_0_I_116/Y  brg4/cntr_dutyC6_0_I_122/C  brg4/cntr_dutyC6_0_I_122/Y  brg4/cntr_dutyC6_0_I_125/B  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[11\]/CLK  brg4/cntr_dutyC\[11\]/Q  brg4/cntr_dutyC6_0_I_96/B  brg4/cntr_dutyC6_0_I_96/Y  brg4/cntr_dutyC6_0_I_102/C  brg4/cntr_dutyC6_0_I_102/Y  brg4/cntr_dutyC6_0_I_105/B  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[20\]/CLK  brg4/cntr_dutyC\[20\]/Q  brg4/cntr_dutyC6_0_I_53/B  brg4/cntr_dutyC6_0_I_53/Y  brg4/cntr_dutyC6_0_I_59/C  brg4/cntr_dutyC6_0_I_59/Y  brg4/cntr_dutyC6_0_I_62/B  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[6\]/CLK  brg4/cntr_dutyB\[6\]/Q  brg4/cntr_dutyB6_0_I_116/B  brg4/cntr_dutyB6_0_I_116/Y  brg4/cntr_dutyB6_0_I_122/C  brg4/cntr_dutyB6_0_I_122/Y  brg4/cntr_dutyB6_0_I_125/B  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[11\]/CLK  brg4/cntr_dutyB\[11\]/Q  brg4/cntr_dutyB6_0_I_96/B  brg4/cntr_dutyB6_0_I_96/Y  brg4/cntr_dutyB6_0_I_102/C  brg4/cntr_dutyB6_0_I_102/Y  brg4/cntr_dutyB6_0_I_105/B  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[20\]/CLK  brg4/cntr_dutyB\[20\]/Q  brg4/cntr_dutyB6_0_I_53/B  brg4/cntr_dutyB6_0_I_53/Y  brg4/cntr_dutyB6_0_I_59/C  brg4/cntr_dutyB6_0_I_59/Y  brg4/cntr_dutyB6_0_I_62/B  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[6\]/CLK  brg3/cntr_dutyC\[6\]/Q  brg3/cntr_dutyC6_0_I_116/B  brg3/cntr_dutyC6_0_I_116/Y  brg3/cntr_dutyC6_0_I_122/C  brg3/cntr_dutyC6_0_I_122/Y  brg3/cntr_dutyC6_0_I_125/B  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[11\]/CLK  brg3/cntr_dutyC\[11\]/Q  brg3/cntr_dutyC6_0_I_96/B  brg3/cntr_dutyC6_0_I_96/Y  brg3/cntr_dutyC6_0_I_102/C  brg3/cntr_dutyC6_0_I_102/Y  brg3/cntr_dutyC6_0_I_105/B  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[20\]/CLK  brg3/cntr_dutyC\[20\]/Q  brg3/cntr_dutyC6_0_I_53/B  brg3/cntr_dutyC6_0_I_53/Y  brg3/cntr_dutyC6_0_I_59/C  brg3/cntr_dutyC6_0_I_59/Y  brg3/cntr_dutyC6_0_I_62/B  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[6\]/CLK  brg3/cntr_dutyB\[6\]/Q  brg3/cntr_dutyB6_0_I_116/B  brg3/cntr_dutyB6_0_I_116/Y  brg3/cntr_dutyB6_0_I_122/C  brg3/cntr_dutyB6_0_I_122/Y  brg3/cntr_dutyB6_0_I_125/B  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[11\]/CLK  brg3/cntr_dutyB\[11\]/Q  brg3/cntr_dutyB6_0_I_96/B  brg3/cntr_dutyB6_0_I_96/Y  brg3/cntr_dutyB6_0_I_102/C  brg3/cntr_dutyB6_0_I_102/Y  brg3/cntr_dutyB6_0_I_105/B  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[20\]/CLK  brg3/cntr_dutyB\[20\]/Q  brg3/cntr_dutyB6_0_I_53/B  brg3/cntr_dutyB6_0_I_53/Y  brg3/cntr_dutyB6_0_I_59/C  brg3/cntr_dutyB6_0_I_59/Y  brg3/cntr_dutyB6_0_I_62/B  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[6\]/CLK  brg2/cntr_dutyC\[6\]/Q  brg2/cntr_dutyC6_0_I_116/B  brg2/cntr_dutyC6_0_I_116/Y  brg2/cntr_dutyC6_0_I_122/C  brg2/cntr_dutyC6_0_I_122/Y  brg2/cntr_dutyC6_0_I_125/B  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[11\]/CLK  brg2/cntr_dutyC\[11\]/Q  brg2/cntr_dutyC6_0_I_96/B  brg2/cntr_dutyC6_0_I_96/Y  brg2/cntr_dutyC6_0_I_102/C  brg2/cntr_dutyC6_0_I_102/Y  brg2/cntr_dutyC6_0_I_105/B  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[20\]/CLK  brg2/cntr_dutyC\[20\]/Q  brg2/cntr_dutyC6_0_I_53/B  brg2/cntr_dutyC6_0_I_53/Y  brg2/cntr_dutyC6_0_I_59/C  brg2/cntr_dutyC6_0_I_59/Y  brg2/cntr_dutyC6_0_I_62/B  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[6\]/CLK  brg2/cntr_dutyB\[6\]/Q  brg2/cntr_dutyB6_0_I_116/B  brg2/cntr_dutyB6_0_I_116/Y  brg2/cntr_dutyB6_0_I_122/C  brg2/cntr_dutyB6_0_I_122/Y  brg2/cntr_dutyB6_0_I_125/B  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[11\]/CLK  brg2/cntr_dutyB\[11\]/Q  brg2/cntr_dutyB6_0_I_96/B  brg2/cntr_dutyB6_0_I_96/Y  brg2/cntr_dutyB6_0_I_102/C  brg2/cntr_dutyB6_0_I_102/Y  brg2/cntr_dutyB6_0_I_105/B  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[20\]/CLK  brg2/cntr_dutyB\[20\]/Q  brg2/cntr_dutyB6_0_I_53/B  brg2/cntr_dutyB6_0_I_53/Y  brg2/cntr_dutyB6_0_I_59/C  brg2/cntr_dutyB6_0_I_59/Y  brg2/cntr_dutyB6_0_I_62/B  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[27\]/CLK  brg5/cntr_dutyA\[27\]/Q  brg5/cntr_dutyA7_0_I_33/B  brg5/cntr_dutyA7_0_I_33/Y  brg5/cntr_dutyA7_0_I_35/C  brg5/cntr_dutyA7_0_I_35/Y  brg5/cntr_dutyA7_0_I_40/A  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[27\]/CLK  brg4/cntr_dutyA\[27\]/Q  brg4/cntr_dutyA7_0_I_33/B  brg4/cntr_dutyA7_0_I_33/Y  brg4/cntr_dutyA7_0_I_35/C  brg4/cntr_dutyA7_0_I_35/Y  brg4/cntr_dutyA7_0_I_40/A  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[27\]/CLK  brg3/cntr_dutyA\[27\]/Q  brg3/cntr_dutyA7_0_I_33/B  brg3/cntr_dutyA7_0_I_33/Y  brg3/cntr_dutyA7_0_I_35/C  brg3/cntr_dutyA7_0_I_35/Y  brg3/cntr_dutyA7_0_I_40/A  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[27\]/CLK  brg2/cntr_dutyA\[27\]/Q  brg2/cntr_dutyA7_0_I_33/B  brg2/cntr_dutyA7_0_I_33/Y  brg2/cntr_dutyA7_0_I_35/C  brg2/cntr_dutyA7_0_I_35/Y  brg2/cntr_dutyA7_0_I_40/A  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  pci_target/OPB_m7_0_a2_3/B  pci_target/OPB_m7_0_a2_3/Y  pci_target/OPB_m7_0_a2_10/B  pci_target/OPB_m7_0_a2_10/Y  pci_target/sp_dr_RNIFK84K5\[1\]/C  pci_target/sp_dr_RNIFK84K5\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/C  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIU3G4M\[20\]/B  brg1/sample_time_set_RNIU3G4M\[20\]/Y  brg1/sample_time_set_RNITM2B01\[20\]/A  brg1/sample_time_set_RNITM2B01\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_5/C  can_control/OPB_DO_1_t_0_10_0_iv_5/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/C  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/B  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/sp485_1_data_RNIJFJ6A_0\[0\]/B  rs485_mod/sp485_1_data_RNIJFJ6A_0\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI1MNEK\[0\]/A  rs485_mod/tst_spi_miso_d_RNI1MNEK\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI8KG7V\[0\]/B  rs485_mod/tst_spi_miso_d_RNI8KG7V\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/A  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/A  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/coll_sp2_in_d_RNITPRAA_0\[0\]/B  rs485_mod/coll_sp2_in_d_RNITPRAA_0\[0\]/Y  rs485_mod/sync_d_RNILG72L\[0\]/A  rs485_mod/sync_d_RNILG72L\[0\]/Y  rs485_mod/amtx_in_d_RNIMQBSV\[0\]/A  rs485_mod/amtx_in_d_RNIMQBSV\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/B  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/A  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIIGI0B\[30\]/B  brg2/sample_time_set_RNIIGI0B\[30\]/Y  brg2/sample_time_set_RNI1UCF01\[30\]/B  brg2/sample_time_set_RNI1UCF01\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_3/C  can_control/OPB_DO_1_t_0_0_0_iv_3/Y  can_control/OPB_DO_1_t_0_0_0_iv_4/C  can_control/OPB_DO_1_t_0_0_0_iv_4/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/B  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNI8PAAA\[5\]/B  brk2/CycleCount_RNI8PAAA\[5\]/Y  brk2/CycleCount_RNI0ML301\[5\]/A  brk2/CycleCount_RNI0ML301\[5\]/Y  brk2/clk_divider_RNIBT0RV1\[5\]/B  brk2/clk_divider_RNIBT0RV1\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_19/C  can_control/OPB_DO_1_t_0_25_0_iv_19/Y  can_control/state1_RNIK8ANPT/B  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIN1J6B\[27\]/B  brg1/sample_time_set_RNIN1J6B\[27\]/Y  brg1/CycleCount_RNIB53B01\[27\]/B  brg1/CycleCount_RNIB53B01\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_4/C  can_control/OPB_DO_1_t_0_3_0_iv_4/Y  can_control/OPB_DO_1_t_0_3_0_iv_8/A  can_control/OPB_DO_1_t_0_3_0_iv_8/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/B  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[4\]/CLK  brk2/cntr_dutyA\[4\]/Q  brk2/cntr_dutyA_RNIU76J\[4\]/B  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNIT33BA\[29\]/A  brk2/cntr_dutyA_RNIT33BA\[29\]/Y  brk2/cntr_dutyA_RNO\[31\]/A  brk2/cntr_dutyA_RNO\[31\]/Y  brk2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[4\]/CLK  brk1/cntr_dutyA\[4\]/Q  brk1/cntr_dutyA_RNIP1TO\[4\]/B  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNIVAJ84\[29\]/A  brk1/cntr_dutyA_RNIVAJ84\[29\]/Y  brk1/cntr_dutyA_RNO\[31\]/A  brk1/cntr_dutyA_RNO\[31\]/Y  brk1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[4\]/CLK  brg1/cntr_dutyA\[4\]/Q  brg1/cntr_dutyA_RNI5LVQ1\[4\]/B  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIKNE4B\[21\]/B  brg4/sample_time_set_RNIKNE4B\[21\]/Y  brg4/CycleCount_RNI52R701\[21\]/B  brg4/CycleCount_RNI52R701\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_6/C  can_control/OPB_DO_1_t_0_9_0_iv_6/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/C  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[20\]/CLK  pci_target/OPB_ADDR\[20\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/A  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/A  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  pci_target/OPB_m7_14/B  pci_target/OPB_m7_14/Y  pci_target/OPB_m7_19/A  pci_target/OPB_m7_19/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/B  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/sp485_1_data_RNIAL98A_0\[25\]/B  rs485_mod/sp485_1_data_RNIAL98A_0\[25\]/Y  rs485_mod/tst_spi_miso_d_RNI6QRIK\[25\]/A  rs485_mod/tst_spi_miso_d_RNI6QRIK\[25\]/Y  rs485_mod/tst_spi_miso_d_RNIH74JK\[25\]/A  rs485_mod/tst_spi_miso_d_RNIH74JK\[25\]/Y  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/A  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/A  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/A  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[29\]/CLK  brg1/cntr_dutyA\[29\]/Q  brg1/cntr_dutyA7_0_I_37/A  brg1/cntr_dutyA7_0_I_37/Y  brg1/cntr_dutyA7_0_I_40/B  brg1/cntr_dutyA7_0_I_40/Y  brg1/cntr_dutyA7_0_I_41/A  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNI6UB4O\[6\]/C  brg4/CycleCount_RNI6UB4O\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_11/C  can_control/OPB_DO_1_t_0_24_0_iv_11/Y  can_control/state1_RNIKR421B/A  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIFQ16O1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIFQ16O1/Y  can_control/OPB_DO_1_t_0_19_0_iv_8/C  can_control/OPB_DO_1_t_0_19_0_iv_8/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/C  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_length_RNIR2QJO1\[8\]/C  ad2_mod/data_length_RNIR2QJO1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_8/C  can_control/OPB_DO_1_t_0_22_0_iv_8/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/C  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIJ7KJE\[12\]/C  brg2/sample_time_set_RNIJ7KJE\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_8/B  can_control/OPB_DO_1_t_0_18_0_iv_8/Y  can_control/OPB_DO_1_t_0_18_0_iv_11/C  can_control/OPB_DO_1_t_0_18_0_iv_11/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/A  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[2\]/CLK  brg1/cntr_dutyB\[2\]/Q  brg1/cntr_dutyB6_0_I_128/A  brg1/cntr_dutyB6_0_I_128/Y  brg1/cntr_dutyB6_0_I_132/C  brg1/cntr_dutyB6_0_I_132/Y  brg1/cntr_dutyB6_0_I_136/C  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[2\]/CLK  brg1/cntr_dutyC\[2\]/Q  brg1/cntr_dutyC6_0_I_128/A  brg1/cntr_dutyC6_0_I_128/Y  brg1/cntr_dutyC6_0_I_132/C  brg1/cntr_dutyC6_0_I_132/Y  brg1/cntr_dutyC6_0_I_136/C  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[2\]/CLK  brk2/cntr_dutyA\[2\]/Q  brk2/cntr_dutyA7_0_I_128/A  brk2/cntr_dutyA7_0_I_128/Y  brk2/cntr_dutyA7_0_I_132/C  brk2/cntr_dutyA7_0_I_132/Y  brk2/cntr_dutyA7_0_I_136/C  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[2\]/CLK  brk1/cntr_dutyA\[2\]/Q  brk1/cntr_dutyA7_0_I_128/A  brk1/cntr_dutyA7_0_I_128/Y  brk1/cntr_dutyA7_0_I_132/C  brk1/cntr_dutyA7_0_I_132/Y  brk1/cntr_dutyA7_0_I_136/C  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNI85E7D1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNI85E7D1/Y  can_control/OPB_DO_1_t_0_17_0_iv_7/C  can_control/OPB_DO_1_t_0_17_0_iv_7/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/A  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m27_e/A  ad2_mod/m27_e/Y  ad2_mod/G_521_1/B  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/C  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/C  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[9\]/CLK  brg1/cntr_dutyA\[9\]/Q  brg1/cntr_dutyA7_0_I_112/A  brg1/cntr_dutyA7_0_I_112/Y  brg1/cntr_dutyA7_0_I_114/A  brg1/cntr_dutyA7_0_I_114/Y  brg1/cntr_dutyA7_0_I_115/A  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[17\]/CLK  brg5/cntr_dutyA\[17\]/Q  brg5/cntr_dutyA7_0_I_89/B  brg5/cntr_dutyA7_0_I_89/Y  brg5/cntr_dutyA7_0_I_91/A  brg5/cntr_dutyA7_0_I_91/Y  brg5/cntr_dutyA7_0_I_95/B  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[17\]/CLK  brg4/cntr_dutyA\[17\]/Q  brg4/cntr_dutyA7_0_I_89/B  brg4/cntr_dutyA7_0_I_89/Y  brg4/cntr_dutyA7_0_I_91/A  brg4/cntr_dutyA7_0_I_91/Y  brg4/cntr_dutyA7_0_I_95/B  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[17\]/CLK  brg3/cntr_dutyA\[17\]/Q  brg3/cntr_dutyA7_0_I_89/B  brg3/cntr_dutyA7_0_I_89/Y  brg3/cntr_dutyA7_0_I_91/A  brg3/cntr_dutyA7_0_I_91/Y  brg3/cntr_dutyA7_0_I_95/B  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[17\]/CLK  brg2/cntr_dutyA\[17\]/Q  brg2/cntr_dutyA7_0_I_89/B  brg2/cntr_dutyA7_0_I_89/Y  brg2/cntr_dutyA7_0_I_91/A  brg2/cntr_dutyA7_0_I_91/Y  brg2/cntr_dutyA7_0_I_95/B  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNIA80EO\[8\]/C  brg3/CycleCount_RNIA80EO\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/B  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/clk_divider_RNIIOGCO\[11\]/C  brg3/clk_divider_RNIIOGCO\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/B  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/B  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNISVE4B\[29\]/B  brg4/sample_time_set_RNISVE4B\[29\]/Y  brg4/CycleCount_RNIMV81M\[29\]/A  brg4/CycleCount_RNIMV81M\[29\]/Y  brg4/CycleCount_RNILIR701\[29\]/A  brg4/CycleCount_RNILIR701\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/C  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/B  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIIQLTA\[20\]/B  brk2/sample_time_set_RNIIQLTA\[20\]/Y  brk2/sample_time_set_RNIAGILL\[20\]/B  brk2/sample_time_set_RNIAGILL\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/A  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/B  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_8/A  can_control/OPB_DO_1_t_0_20_0_iv_8/Y  can_control/OPB_DO_1_t_0_20_0_iv_9/C  can_control/OPB_DO_1_t_0_20_0_iv_9/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg5/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg5/CycleCount_RNI1FC0B\[1\]/B  brg5/CycleCount_RNI1FC0B\[1\]/Y  brg5/CycleCount_RNI315412\[1\]/A  brg5/CycleCount_RNI315412\[1\]/Y  pci_target/OPB_m7_0_a2_26/C  pci_target/OPB_m7_0_a2_26/Y  pci_target/sp_dr_RNIFFQV261\[1\]/B  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNO\[27\]/B  brk2/cntr_dutyA_RNO\[27\]/Y  brk2/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNO\[27\]/B  brk1/cntr_dutyA_RNO\[27\]/Y  brk1/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[5\]/CLK  brg1/cntr_dutyA\[5\]/Q  brg1/cntr_dutyA7_0_I_108/A  brg1/cntr_dutyA7_0_I_108/Y  brg1/cntr_dutyA7_0_I_113/A  brg1/cntr_dutyA7_0_I_113/Y  brg1/cntr_dutyA7_0_I_115/B  brg1/cntr_dutyA7_0_I_115/Y  brg1/cntr_dutyA7_0_I_138/A  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[17\]/CLK  brg5/cntr_dutyA\[17\]/Q  brg5/cntr_dutyA7_0_I_92/A  brg5/cntr_dutyA7_0_I_92/Y  brg5/cntr_dutyA7_0_I_94/A  brg5/cntr_dutyA7_0_I_94/Y  brg5/cntr_dutyA7_0_I_95/C  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[17\]/CLK  brg4/cntr_dutyA\[17\]/Q  brg4/cntr_dutyA7_0_I_92/A  brg4/cntr_dutyA7_0_I_92/Y  brg4/cntr_dutyA7_0_I_94/A  brg4/cntr_dutyA7_0_I_94/Y  brg4/cntr_dutyA7_0_I_95/C  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[17\]/CLK  brg3/cntr_dutyA\[17\]/Q  brg3/cntr_dutyA7_0_I_92/A  brg3/cntr_dutyA7_0_I_92/Y  brg3/cntr_dutyA7_0_I_94/A  brg3/cntr_dutyA7_0_I_94/Y  brg3/cntr_dutyA7_0_I_95/C  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[17\]/CLK  brg2/cntr_dutyA\[17\]/Q  brg2/cntr_dutyA7_0_I_92/A  brg2/cntr_dutyA7_0_I_92/Y  brg2/cntr_dutyA7_0_I_94/A  brg2/cntr_dutyA7_0_I_94/Y  brg2/cntr_dutyA7_0_I_95/C  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIJTI6B\[23\]/B  brg1/sample_time_set_RNIJTI6B\[23\]/Y  brg1/CycleCount_RNI3T2B01\[23\]/B  brg1/CycleCount_RNI3T2B01\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/C  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_8/C  can_control/OPB_DO_1_t_0_7_0_iv_8/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/B  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[1\]/CLK  brg1/cntr_dutyB\[1\]/Q  brg1/cntr_dutyB6_0_I_131/B  brg1/cntr_dutyB6_0_I_131/Y  brg1/cntr_dutyB6_0_I_136/A  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[1\]/CLK  brg1/cntr_dutyC\[1\]/Q  brg1/cntr_dutyC6_0_I_131/B  brg1/cntr_dutyC6_0_I_131/Y  brg1/cntr_dutyC6_0_I_136/A  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[1\]/CLK  brk2/cntr_dutyA\[1\]/Q  brk2/cntr_dutyA7_0_I_131/B  brk2/cntr_dutyA7_0_I_131/Y  brk2/cntr_dutyA7_0_I_136/A  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[1\]/CLK  brk1/cntr_dutyA\[1\]/Q  brk1/cntr_dutyA7_0_I_131/B  brk1/cntr_dutyA7_0_I_131/Y  brk1/cntr_dutyA7_0_I_136/A  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIAEE4M\[17\]/B  brg1/sample_time_set_RNIAEE4M\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_5/B  can_control/OPB_DO_1_t_0_13_0_iv_5/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/C  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/C  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[8\]/CLK  brk2/cntr_dutyA\[8\]/Q  brk2/cntr_dutyA7_0_I_121/A  brk2/cntr_dutyA7_0_I_121/Y  brk2/cntr_dutyA7_0_I_125/C  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[13\]/CLK  brk2/cntr_dutyA\[13\]/Q  brk2/cntr_dutyA7_0_I_101/A  brk2/cntr_dutyA7_0_I_101/Y  brk2/cntr_dutyA7_0_I_105/C  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[22\]/CLK  brk2/cntr_dutyA\[22\]/Q  brk2/cntr_dutyA7_0_I_58/A  brk2/cntr_dutyA7_0_I_58/Y  brk2/cntr_dutyA7_0_I_62/C  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[8\]/CLK  brk1/cntr_dutyA\[8\]/Q  brk1/cntr_dutyA7_0_I_121/A  brk1/cntr_dutyA7_0_I_121/Y  brk1/cntr_dutyA7_0_I_125/C  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[13\]/CLK  brk1/cntr_dutyA\[13\]/Q  brk1/cntr_dutyA7_0_I_101/A  brk1/cntr_dutyA7_0_I_101/Y  brk1/cntr_dutyA7_0_I_105/C  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[22\]/CLK  brk1/cntr_dutyA\[22\]/Q  brk1/cntr_dutyA7_0_I_58/A  brk1/cntr_dutyA7_0_I_58/Y  brk1/cntr_dutyA7_0_I_62/C  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[8\]/CLK  brg1/cntr_dutyC\[8\]/Q  brg1/cntr_dutyC6_0_I_121/A  brg1/cntr_dutyC6_0_I_121/Y  brg1/cntr_dutyC6_0_I_125/C  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[13\]/CLK  brg1/cntr_dutyC\[13\]/Q  brg1/cntr_dutyC6_0_I_101/A  brg1/cntr_dutyC6_0_I_101/Y  brg1/cntr_dutyC6_0_I_105/C  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[22\]/CLK  brg1/cntr_dutyC\[22\]/Q  brg1/cntr_dutyC6_0_I_58/A  brg1/cntr_dutyC6_0_I_58/Y  brg1/cntr_dutyC6_0_I_62/C  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[8\]/CLK  brg1/cntr_dutyB\[8\]/Q  brg1/cntr_dutyB6_0_I_121/A  brg1/cntr_dutyB6_0_I_121/Y  brg1/cntr_dutyB6_0_I_125/C  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[13\]/CLK  brg1/cntr_dutyB\[13\]/Q  brg1/cntr_dutyB6_0_I_101/A  brg1/cntr_dutyB6_0_I_101/Y  brg1/cntr_dutyB6_0_I_105/C  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[22\]/CLK  brg1/cntr_dutyB\[22\]/Q  brg1/cntr_dutyB6_0_I_58/A  brg1/cntr_dutyB6_0_I_58/Y  brg1/cntr_dutyB6_0_I_62/C  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNI1CS3B\[1\]/B  brg3/sample_time_set_RNI1CS3B\[1\]/Y  brg3/over_i_set_RNICSNEC1\[1\]/C  brg3/over_i_set_RNICSNEC1\[1\]/Y  brg3/CycleCount_RNIBFDHN1\[1\]/C  brg3/CycleCount_RNIBFDHN1\[1\]/Y  pci_target/OPB_m7_0_a2_26/A  pci_target/OPB_m7_0_a2_26/Y  pci_target/sp_dr_RNIFFQV261\[1\]/B  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNIQFL301\[3\]/B  brk2/sample_time_set_RNIQFL301\[3\]/Y  brk2/sample_time_set_RNI3L0RV1\[3\]/B  brk2/sample_time_set_RNI3L0RV1\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/C  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIU7JV9\[0\]/B  brk1/CycleCount_RNIU7JV9\[0\]/Y  brk1/CycleCount_RNI9LVHK\[0\]/A  brk1/CycleCount_RNI9LVHK\[0\]/Y  brk1/CycleCount_RNIJIDL91\[0\]/A  brk1/CycleCount_RNIJIDL91\[0\]/Y  brk1/over_i_set_RNI881SI2\[0\]/A  brk1/over_i_set_RNI881SI2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/C  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE/A  ad1_mod/un1_OPB_RE/Y  ad1_mod/data_in_ram/WEBUBBLEB/A  ad1_mod/data_in_ram/WEBUBBLEB/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE/A  ad1_mod/un1_OPB_RE/Y  ad1_mod/data_in_ram/WEBUBBLEB/A  ad1_mod/data_in_ram/WEBUBBLEB/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C14/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE/A  ad1_mod/un1_OPB_RE/Y  ad1_mod/data_in_ram/WEBUBBLEB/A  ad1_mod/data_in_ram/WEBUBBLEB/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C11/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/over_i_set_RNIKE8S9\[0\]/B  brk1/over_i_set_RNIKE8S9\[0\]/Y  brk1/over_i_set_RNI2FT8K\[0\]/A  brk1/over_i_set_RNI2FT8K\[0\]/Y  brk1/over_i_set_RNI0UDS81\[0\]/A  brk1/over_i_set_RNI0UDS81\[0\]/Y  brk1/over_i_set_RNI881SI2\[0\]/B  brk1/over_i_set_RNI881SI2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNICTAAA\[9\]/B  brk2/CycleCount_RNICTAAA\[9\]/Y  brk2/CycleCount_RNIC2M301\[9\]/A  brk2/CycleCount_RNIC2M301\[9\]/Y  brk2/clk_divider_RNIRD1RV1\[9\]/B  brk2/clk_divider_RNIRD1RV1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_16/C  can_control/OPB_DO_1_t_0_21_0_iv_16/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/A  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[15\]/CLK  brk2/cntr_dutyA\[15\]/Q  brk2/cntr_dutyA7_0_I_85/B  brk2/cntr_dutyA7_0_I_85/Y  brk2/cntr_dutyA7_0_I_88/A  brk2/cntr_dutyA7_0_I_88/Y  brk2/cntr_dutyA7_0_I_95/A  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[24\]/CLK  brk2/cntr_dutyA\[24\]/Q  brk2/cntr_dutyA7_0_I_46/B  brk2/cntr_dutyA7_0_I_46/Y  brk2/cntr_dutyA7_0_I_49/A  brk2/cntr_dutyA7_0_I_49/Y  brk2/cntr_dutyA7_0_I_52/A  brk2/cntr_dutyA7_0_I_52/Y  brk2/cntr_dutyA7_0_I_64/C  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[15\]/CLK  brk1/cntr_dutyA\[15\]/Q  brk1/cntr_dutyA7_0_I_85/B  brk1/cntr_dutyA7_0_I_85/Y  brk1/cntr_dutyA7_0_I_88/A  brk1/cntr_dutyA7_0_I_88/Y  brk1/cntr_dutyA7_0_I_95/A  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[24\]/CLK  brk1/cntr_dutyA\[24\]/Q  brk1/cntr_dutyA7_0_I_46/B  brk1/cntr_dutyA7_0_I_46/Y  brk1/cntr_dutyA7_0_I_49/A  brk1/cntr_dutyA7_0_I_49/Y  brk1/cntr_dutyA7_0_I_52/A  brk1/cntr_dutyA7_0_I_52/Y  brk1/cntr_dutyA7_0_I_64/C  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[15\]/CLK  brg1/cntr_dutyC\[15\]/Q  brg1/cntr_dutyC6_0_I_85/B  brg1/cntr_dutyC6_0_I_85/Y  brg1/cntr_dutyC6_0_I_88/A  brg1/cntr_dutyC6_0_I_88/Y  brg1/cntr_dutyC6_0_I_95/A  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[24\]/CLK  brg1/cntr_dutyC\[24\]/Q  brg1/cntr_dutyC6_0_I_46/B  brg1/cntr_dutyC6_0_I_46/Y  brg1/cntr_dutyC6_0_I_49/A  brg1/cntr_dutyC6_0_I_49/Y  brg1/cntr_dutyC6_0_I_52/A  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[15\]/CLK  brg1/cntr_dutyB\[15\]/Q  brg1/cntr_dutyB6_0_I_85/B  brg1/cntr_dutyB6_0_I_85/Y  brg1/cntr_dutyB6_0_I_88/A  brg1/cntr_dutyB6_0_I_88/Y  brg1/cntr_dutyB6_0_I_95/A  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[24\]/CLK  brg1/cntr_dutyB\[24\]/Q  brg1/cntr_dutyB6_0_I_46/B  brg1/cntr_dutyB6_0_I_46/Y  brg1/cntr_dutyB6_0_I_49/A  brg1/cntr_dutyB6_0_I_49/Y  brg1/cntr_dutyB6_0_I_52/A  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT coll_mod/med_mod/u1/mdi1/CLK  coll_mod/med_mod/u1/mdi1/Q  coll_mod/med_mod/u1/mdi2/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIF5A1E\[12\]/C  brg1/CycleCount_RNIF5A1E\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_8/A  can_control/OPB_DO_1_t_0_18_0_iv_8/Y  can_control/OPB_DO_1_t_0_18_0_iv_11/C  can_control/OPB_DO_1_t_0_18_0_iv_11/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/A  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[16\]/CLK  brk2/cntr_dutyA\[16\]/Q  brk2/cntr_dutyA7_0_I_87/B  brk2/cntr_dutyA7_0_I_87/Y  brk2/cntr_dutyA7_0_I_88/C  brk2/cntr_dutyA7_0_I_88/Y  brk2/cntr_dutyA7_0_I_95/A  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[25\]/CLK  brk2/cntr_dutyA\[25\]/Q  brk2/cntr_dutyA7_0_I_48/B  brk2/cntr_dutyA7_0_I_48/Y  brk2/cntr_dutyA7_0_I_49/C  brk2/cntr_dutyA7_0_I_49/Y  brk2/cntr_dutyA7_0_I_52/A  brk2/cntr_dutyA7_0_I_52/Y  brk2/cntr_dutyA7_0_I_64/C  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[16\]/CLK  brk1/cntr_dutyA\[16\]/Q  brk1/cntr_dutyA7_0_I_87/B  brk1/cntr_dutyA7_0_I_87/Y  brk1/cntr_dutyA7_0_I_88/C  brk1/cntr_dutyA7_0_I_88/Y  brk1/cntr_dutyA7_0_I_95/A  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[25\]/CLK  brk1/cntr_dutyA\[25\]/Q  brk1/cntr_dutyA7_0_I_48/B  brk1/cntr_dutyA7_0_I_48/Y  brk1/cntr_dutyA7_0_I_49/C  brk1/cntr_dutyA7_0_I_49/Y  brk1/cntr_dutyA7_0_I_52/A  brk1/cntr_dutyA7_0_I_52/Y  brk1/cntr_dutyA7_0_I_64/C  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[16\]/CLK  brg1/cntr_dutyC\[16\]/Q  brg1/cntr_dutyC6_0_I_87/B  brg1/cntr_dutyC6_0_I_87/Y  brg1/cntr_dutyC6_0_I_88/C  brg1/cntr_dutyC6_0_I_88/Y  brg1/cntr_dutyC6_0_I_95/A  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[25\]/CLK  brg1/cntr_dutyC\[25\]/Q  brg1/cntr_dutyC6_0_I_48/B  brg1/cntr_dutyC6_0_I_48/Y  brg1/cntr_dutyC6_0_I_49/C  brg1/cntr_dutyC6_0_I_49/Y  brg1/cntr_dutyC6_0_I_52/A  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[16\]/CLK  brg1/cntr_dutyB\[16\]/Q  brg1/cntr_dutyB6_0_I_87/B  brg1/cntr_dutyB6_0_I_87/Y  brg1/cntr_dutyB6_0_I_88/C  brg1/cntr_dutyB6_0_I_88/Y  brg1/cntr_dutyB6_0_I_95/A  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[25\]/CLK  brg1/cntr_dutyB\[25\]/Q  brg1/cntr_dutyB6_0_I_48/B  brg1/cntr_dutyB6_0_I_48/Y  brg1/cntr_dutyB6_0_I_49/C  brg1/cntr_dutyB6_0_I_49/Y  brg1/cntr_dutyB6_0_I_52/A  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIMV7HO\[5\]/C  brg1/CycleCount_RNIMV7HO\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_11/A  can_control/OPB_DO_1_t_0_25_0_iv_11/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/C  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/state1_RNIIQ321B/C  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIKUI6B\[24\]/B  brg1/sample_time_set_RNIKUI6B\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_5/A  can_control/OPB_DO_1_t_0_6_0_iv_5/Y  can_control/OPB_DO_1_t_0_6_0_iv_10/A  can_control/OPB_DO_1_t_0_6_0_iv_10/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/B  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNI29O8M\[21\]/B  brg2/CycleCount_RNI29O8M\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_4/B  can_control/OPB_DO_1_t_0_9_0_iv_4/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/A  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/B  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIOSPFA/B  can_control/state1_RNIOSPFA/Y  pci_target/sp_dr_RNI0G0M23\[3\]/B  pci_target/sp_dr_RNI0G0M23\[3\]/Y  pci_target/sp_dr_RNI5U09F5\[3\]/C  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[7\]/CLK  brk2/cntr_dutyA\[7\]/Q  brk2/cntr_dutyA7_0_I_122/A  brk2/cntr_dutyA7_0_I_122/Y  brk2/cntr_dutyA7_0_I_125/B  brk2/cntr_dutyA7_0_I_125/Y  brk2/cntr_dutyA7_0_I_126/A  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[12\]/CLK  brk2/cntr_dutyA\[12\]/Q  brk2/cntr_dutyA7_0_I_102/A  brk2/cntr_dutyA7_0_I_102/Y  brk2/cntr_dutyA7_0_I_105/B  brk2/cntr_dutyA7_0_I_105/Y  brk2/cntr_dutyA7_0_I_106/A  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[21\]/CLK  brk2/cntr_dutyA\[21\]/Q  brk2/cntr_dutyA7_0_I_59/A  brk2/cntr_dutyA7_0_I_59/Y  brk2/cntr_dutyA7_0_I_62/B  brk2/cntr_dutyA7_0_I_62/Y  brk2/cntr_dutyA7_0_I_63/A  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[7\]/CLK  brk1/cntr_dutyA\[7\]/Q  brk1/cntr_dutyA7_0_I_122/A  brk1/cntr_dutyA7_0_I_122/Y  brk1/cntr_dutyA7_0_I_125/B  brk1/cntr_dutyA7_0_I_125/Y  brk1/cntr_dutyA7_0_I_126/A  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[12\]/CLK  brk1/cntr_dutyA\[12\]/Q  brk1/cntr_dutyA7_0_I_102/A  brk1/cntr_dutyA7_0_I_102/Y  brk1/cntr_dutyA7_0_I_105/B  brk1/cntr_dutyA7_0_I_105/Y  brk1/cntr_dutyA7_0_I_106/A  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[21\]/CLK  brk1/cntr_dutyA\[21\]/Q  brk1/cntr_dutyA7_0_I_59/A  brk1/cntr_dutyA7_0_I_59/Y  brk1/cntr_dutyA7_0_I_62/B  brk1/cntr_dutyA7_0_I_62/Y  brk1/cntr_dutyA7_0_I_63/A  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[7\]/CLK  brg1/cntr_dutyC\[7\]/Q  brg1/cntr_dutyC6_0_I_122/A  brg1/cntr_dutyC6_0_I_122/Y  brg1/cntr_dutyC6_0_I_125/B  brg1/cntr_dutyC6_0_I_125/Y  brg1/cntr_dutyC6_0_I_126/A  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[12\]/CLK  brg1/cntr_dutyC\[12\]/Q  brg1/cntr_dutyC6_0_I_102/A  brg1/cntr_dutyC6_0_I_102/Y  brg1/cntr_dutyC6_0_I_105/B  brg1/cntr_dutyC6_0_I_105/Y  brg1/cntr_dutyC6_0_I_106/A  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[21\]/CLK  brg1/cntr_dutyC\[21\]/Q  brg1/cntr_dutyC6_0_I_59/A  brg1/cntr_dutyC6_0_I_59/Y  brg1/cntr_dutyC6_0_I_62/B  brg1/cntr_dutyC6_0_I_62/Y  brg1/cntr_dutyC6_0_I_63/A  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[7\]/CLK  brg1/cntr_dutyB\[7\]/Q  brg1/cntr_dutyB6_0_I_122/A  brg1/cntr_dutyB6_0_I_122/Y  brg1/cntr_dutyB6_0_I_125/B  brg1/cntr_dutyB6_0_I_125/Y  brg1/cntr_dutyB6_0_I_126/A  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[12\]/CLK  brg1/cntr_dutyB\[12\]/Q  brg1/cntr_dutyB6_0_I_102/A  brg1/cntr_dutyB6_0_I_102/Y  brg1/cntr_dutyB6_0_I_105/B  brg1/cntr_dutyB6_0_I_105/Y  brg1/cntr_dutyB6_0_I_106/A  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[21\]/CLK  brg1/cntr_dutyB\[21\]/Q  brg1/cntr_dutyB6_0_I_59/A  brg1/cntr_dutyB6_0_I_59/Y  brg1/cntr_dutyB6_0_I_62/B  brg1/cntr_dutyB6_0_I_62/Y  brg1/cntr_dutyB6_0_I_63/A  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[26\]/CLK  brg1/cntr_dutyA\[26\]/Q  brg1/cntr_dutyA7_0_I_50/B  brg1/cntr_dutyA7_0_I_50/Y  brg1/cntr_dutyA7_0_I_52/B  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNILBIKA\[11\]/B  brk2/CycleCount_RNILBIKA\[11\]/Y  brk2/sample_time_set_RNI75RI01\[11\]/A  brk2/sample_time_set_RNI75RI01\[11\]/Y  brk2/clk_divider_RNIJ1IIB1\[11\]/C  brk2/clk_divider_RNIJ1IIB1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/A  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/C  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_93/A  brg5/cntr_dutyA7_0_I_93/Y  brg5/cntr_dutyA7_0_I_94/B  brg5/cntr_dutyA7_0_I_94/Y  brg5/cntr_dutyA7_0_I_95/C  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_93/A  brg4/cntr_dutyA7_0_I_93/Y  brg4/cntr_dutyA7_0_I_94/B  brg4/cntr_dutyA7_0_I_94/Y  brg4/cntr_dutyA7_0_I_95/C  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_93/A  brg3/cntr_dutyA7_0_I_93/Y  brg3/cntr_dutyA7_0_I_94/B  brg3/cntr_dutyA7_0_I_94/Y  brg3/cntr_dutyA7_0_I_95/C  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_93/A  brg2/cntr_dutyA7_0_I_93/Y  brg2/cntr_dutyA7_0_I_94/B  brg2/cntr_dutyA7_0_I_94/Y  brg2/cntr_dutyA7_0_I_95/C  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[1\]/CLK  brg5/cntr_dutyA\[1\]/Q  brg5/cntr_dutyA7_0_I_131/B  brg5/cntr_dutyA7_0_I_131/Y  brg5/cntr_dutyA7_0_I_136/A  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[1\]/CLK  brg2/cntr_dutyA\[1\]/Q  brg2/cntr_dutyA7_0_I_131/B  brg2/cntr_dutyA7_0_I_131/Y  brg2/cntr_dutyA7_0_I_136/A  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[1\]/CLK  brg4/cntr_dutyA\[1\]/Q  brg4/cntr_dutyA7_0_I_131/B  brg4/cntr_dutyA7_0_I_131/Y  brg4/cntr_dutyA7_0_I_136/A  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[1\]/CLK  brg3/cntr_dutyA\[1\]/Q  brg3/cntr_dutyA7_0_I_131/B  brg3/cntr_dutyA7_0_I_131/Y  brg3/cntr_dutyA7_0_I_136/A  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[1\]/CLK  brg5/cntr_dutyC\[1\]/Q  brg5/cntr_dutyC6_0_I_127/B  brg5/cntr_dutyC6_0_I_127/Y  brg5/cntr_dutyC6_0_I_133/C  brg5/cntr_dutyC6_0_I_133/Y  brg5/cntr_dutyC6_0_I_136/B  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[1\]/CLK  brg5/cntr_dutyB\[1\]/Q  brg5/cntr_dutyB6_0_I_127/B  brg5/cntr_dutyB6_0_I_127/Y  brg5/cntr_dutyB6_0_I_133/C  brg5/cntr_dutyB6_0_I_133/Y  brg5/cntr_dutyB6_0_I_136/B  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[1\]/CLK  brg4/cntr_dutyC\[1\]/Q  brg4/cntr_dutyC6_0_I_127/B  brg4/cntr_dutyC6_0_I_127/Y  brg4/cntr_dutyC6_0_I_133/C  brg4/cntr_dutyC6_0_I_133/Y  brg4/cntr_dutyC6_0_I_136/B  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB6_0_I_127/B  brg4/cntr_dutyB6_0_I_127/Y  brg4/cntr_dutyB6_0_I_133/C  brg4/cntr_dutyB6_0_I_133/Y  brg4/cntr_dutyB6_0_I_136/B  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[1\]/CLK  brg3/cntr_dutyC\[1\]/Q  brg3/cntr_dutyC6_0_I_127/B  brg3/cntr_dutyC6_0_I_127/Y  brg3/cntr_dutyC6_0_I_133/C  brg3/cntr_dutyC6_0_I_133/Y  brg3/cntr_dutyC6_0_I_136/B  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[1\]/CLK  brg3/cntr_dutyB\[1\]/Q  brg3/cntr_dutyB6_0_I_127/B  brg3/cntr_dutyB6_0_I_127/Y  brg3/cntr_dutyB6_0_I_133/C  brg3/cntr_dutyB6_0_I_133/Y  brg3/cntr_dutyB6_0_I_136/B  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[1\]/CLK  brg2/cntr_dutyC\[1\]/Q  brg2/cntr_dutyC6_0_I_127/B  brg2/cntr_dutyC6_0_I_127/Y  brg2/cntr_dutyC6_0_I_133/C  brg2/cntr_dutyC6_0_I_133/Y  brg2/cntr_dutyC6_0_I_136/B  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB6_0_I_127/B  brg2/cntr_dutyB6_0_I_127/Y  brg2/cntr_dutyB6_0_I_133/C  brg2/cntr_dutyB6_0_I_133/Y  brg2/cntr_dutyB6_0_I_136/B  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNO\[27\]/A  brg5/cntr_dutyA_RNO\[27\]/Y  brg5/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNO\[27\]/A  brg2/cntr_dutyA_RNO\[27\]/Y  brg2/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNO\[27\]/A  brg4/cntr_dutyA_RNO\[27\]/Y  brg4/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIAI161\[3\]/A  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNO\[27\]/A  brg3/cntr_dutyA_RNO\[27\]/Y  brg3/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIR3MTA\[29\]/B  brk2/sample_time_set_RNIR3MTA\[29\]/Y  brk2/sample_time_set_RNIS2JLL\[29\]/B  brk2/sample_time_set_RNIS2JLL\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/A  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/C  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/data_length_RNIPON3B\[2\]/B  ad2_mod/data_length_RNIPON3B\[2\]/Y  can_control/control_RNI1M5PR1\[2\]/C  can_control/control_RNI1M5PR1\[2\]/Y  can_control/control_RNI39Q972\[2\]/C  can_control/control_RNI39Q972\[2\]/Y  can_control/control_RNI3V3H55\[2\]/B  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[5\]/CLK  hotlink/out_ram_rd_pt\[5\]/Q  hotlink/un3_out_ram_rd_pt_I_14/B  hotlink/un3_out_ram_rd_pt_I_14/Y  hotlink/un1_out_ram_rd_pt_0_I_9/B  hotlink/un1_out_ram_rd_pt_0_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_12/A  hotlink/un1_out_ram_rd_pt_0_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_19/A  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[8\]/CLK  brg5/cntr_dutyA\[8\]/Q  brg5/cntr_dutyA7_0_I_121/A  brg5/cntr_dutyA7_0_I_121/Y  brg5/cntr_dutyA7_0_I_125/C  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[13\]/CLK  brg5/cntr_dutyA\[13\]/Q  brg5/cntr_dutyA7_0_I_101/A  brg5/cntr_dutyA7_0_I_101/Y  brg5/cntr_dutyA7_0_I_105/C  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[22\]/CLK  brg5/cntr_dutyA\[22\]/Q  brg5/cntr_dutyA7_0_I_58/A  brg5/cntr_dutyA7_0_I_58/Y  brg5/cntr_dutyA7_0_I_62/C  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[8\]/CLK  brg4/cntr_dutyA\[8\]/Q  brg4/cntr_dutyA7_0_I_121/A  brg4/cntr_dutyA7_0_I_121/Y  brg4/cntr_dutyA7_0_I_125/C  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[13\]/CLK  brg4/cntr_dutyA\[13\]/Q  brg4/cntr_dutyA7_0_I_101/A  brg4/cntr_dutyA7_0_I_101/Y  brg4/cntr_dutyA7_0_I_105/C  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[22\]/CLK  brg4/cntr_dutyA\[22\]/Q  brg4/cntr_dutyA7_0_I_58/A  brg4/cntr_dutyA7_0_I_58/Y  brg4/cntr_dutyA7_0_I_62/C  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[8\]/CLK  brg3/cntr_dutyA\[8\]/Q  brg3/cntr_dutyA7_0_I_121/A  brg3/cntr_dutyA7_0_I_121/Y  brg3/cntr_dutyA7_0_I_125/C  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[13\]/CLK  brg3/cntr_dutyA\[13\]/Q  brg3/cntr_dutyA7_0_I_101/A  brg3/cntr_dutyA7_0_I_101/Y  brg3/cntr_dutyA7_0_I_105/C  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[22\]/CLK  brg3/cntr_dutyA\[22\]/Q  brg3/cntr_dutyA7_0_I_58/A  brg3/cntr_dutyA7_0_I_58/Y  brg3/cntr_dutyA7_0_I_62/C  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[8\]/CLK  brg2/cntr_dutyA\[8\]/Q  brg2/cntr_dutyA7_0_I_121/A  brg2/cntr_dutyA7_0_I_121/Y  brg2/cntr_dutyA7_0_I_125/C  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[13\]/CLK  brg2/cntr_dutyA\[13\]/Q  brg2/cntr_dutyA7_0_I_101/A  brg2/cntr_dutyA7_0_I_101/Y  brg2/cntr_dutyA7_0_I_105/C  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[22\]/CLK  brg2/cntr_dutyA\[22\]/Q  brg2/cntr_dutyA7_0_I_58/A  brg2/cntr_dutyA7_0_I_58/Y  brg2/cntr_dutyA7_0_I_62/C  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un1_out_ram_rd_pt_0_I_22/A  hotlink/un1_out_ram_rd_pt_0_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_24/C  hotlink/un1_out_ram_rd_pt_0_I_24/Y  hotlink/un1_out_ram_rd_pt_0_I_29/A  hotlink/un1_out_ram_rd_pt_0_I_29/Y  hotlink/un1_out_ram_rd_pt_0_I_30/A  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m164/C  rs485_mod/m164/Y  rs485_mod/m166/A  rs485_mod/m166/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/A  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[1\]/B  pci_target/RES_PWM_1\[1\]/Y  RES_PWM_pad\[1\]/D  RES_PWM_pad\[1\]/PAD  RES_PWM\[1\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[3\]/B  pci_target/RES_PWM_1\[3\]/Y  RES_PWM_pad\[3\]/D  RES_PWM_pad\[3\]/PAD  RES_PWM\[3\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[5\]/B  pci_target/RES_PWM_1\[5\]/Y  RES_PWM_pad\[5\]/D  RES_PWM_pad\[5\]/PAD  RES_PWM\[5\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[7\]/B  pci_target/RES_PWM_1\[7\]/Y  RES_PWM_pad\[7\]/D  RES_PWM_pad\[7\]/PAD  RES_PWM\[7\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[9\]/B  pci_target/RES_PWM_1\[9\]/Y  RES_PWM_pad\[9\]/D  RES_PWM_pad\[9\]/PAD  RES_PWM\[9\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[11\]/B  pci_target/RES_PWM_1\[11\]/Y  RES_PWM_pad\[11\]/D  RES_PWM_pad\[11\]/PAD  RES_PWM\[11\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[13\]/B  pci_target/RES_PWM_1\[13\]/Y  RES_PWM_pad\[13\]/D  RES_PWM_pad\[13\]/PAD  RES_PWM\[13\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[15\]/B  pci_target/RES_PWM_1\[15\]/Y  RES_PWM_pad\[15\]/D  RES_PWM_pad\[15\]/PAD  RES_PWM\[15\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[17\]/B  pci_target/RES_PWM_1\[17\]/Y  RES_PWM_pad\[17\]/D  RES_PWM_pad\[17\]/PAD  RES_PWM\[17\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/RES_PWM_1\[19\]/B  pci_target/RES_PWM_1\[19\]/Y  RES_PWM_pad\[19\]/D  RES_PWM_pad\[19\]/PAD  RES_PWM\[19\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/clk_divider_RNII4OQN\[8\]/C  brg5/clk_divider_RNII4OQN\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/sample_time_set_RNIQS4HO\[11\]/C  brg5/sample_time_set_RNIQS4HO\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/B  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/A  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  can_control/control_RNI39Q972\[2\]/B  can_control/control_RNI39Q972\[2\]/Y  can_control/control_RNI3V3H55\[2\]/B  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_5/A  can_control/OPB_DO_1_t_0_15_0_iv_5/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/A  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_5/A  can_control/OPB_DO_1_t_0_16_0_iv_5/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/A  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[4\]/CLK  hotlink/out_ram_rd_pt\[4\]/Q  hotlink/un3_out_ram_rd_pt_I_12/B  hotlink/un3_out_ram_rd_pt_I_12/Y  hotlink/un1_out_ram_rd_pt_0_I_23/B  hotlink/un1_out_ram_rd_pt_0_I_23/Y  hotlink/un1_out_ram_rd_pt_0_I_28/C  hotlink/un1_out_ram_rd_pt_0_I_28/Y  hotlink/un1_out_ram_rd_pt_0_I_30/B  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[15\]/CLK  brg5/cntr_dutyA\[15\]/Q  brg5/cntr_dutyA7_0_I_85/B  brg5/cntr_dutyA7_0_I_85/Y  brg5/cntr_dutyA7_0_I_88/A  brg5/cntr_dutyA7_0_I_88/Y  brg5/cntr_dutyA7_0_I_95/A  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[24\]/CLK  brg5/cntr_dutyA\[24\]/Q  brg5/cntr_dutyA7_0_I_46/B  brg5/cntr_dutyA7_0_I_46/Y  brg5/cntr_dutyA7_0_I_49/A  brg5/cntr_dutyA7_0_I_49/Y  brg5/cntr_dutyA7_0_I_52/A  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[15\]/CLK  brg4/cntr_dutyA\[15\]/Q  brg4/cntr_dutyA7_0_I_85/B  brg4/cntr_dutyA7_0_I_85/Y  brg4/cntr_dutyA7_0_I_88/A  brg4/cntr_dutyA7_0_I_88/Y  brg4/cntr_dutyA7_0_I_95/A  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[24\]/CLK  brg4/cntr_dutyA\[24\]/Q  brg4/cntr_dutyA7_0_I_46/B  brg4/cntr_dutyA7_0_I_46/Y  brg4/cntr_dutyA7_0_I_49/A  brg4/cntr_dutyA7_0_I_49/Y  brg4/cntr_dutyA7_0_I_52/A  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[15\]/CLK  brg3/cntr_dutyA\[15\]/Q  brg3/cntr_dutyA7_0_I_85/B  brg3/cntr_dutyA7_0_I_85/Y  brg3/cntr_dutyA7_0_I_88/A  brg3/cntr_dutyA7_0_I_88/Y  brg3/cntr_dutyA7_0_I_95/A  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[24\]/CLK  brg3/cntr_dutyA\[24\]/Q  brg3/cntr_dutyA7_0_I_46/B  brg3/cntr_dutyA7_0_I_46/Y  brg3/cntr_dutyA7_0_I_49/A  brg3/cntr_dutyA7_0_I_49/Y  brg3/cntr_dutyA7_0_I_52/A  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[15\]/CLK  brg2/cntr_dutyA\[15\]/Q  brg2/cntr_dutyA7_0_I_85/B  brg2/cntr_dutyA7_0_I_85/Y  brg2/cntr_dutyA7_0_I_88/A  brg2/cntr_dutyA7_0_I_88/Y  brg2/cntr_dutyA7_0_I_95/A  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[24\]/CLK  brg2/cntr_dutyA\[24\]/Q  brg2/cntr_dutyA7_0_I_46/B  brg2/cntr_dutyA7_0_I_46/Y  brg2/cntr_dutyA7_0_I_49/A  brg2/cntr_dutyA7_0_I_49/Y  brg2/cntr_dutyA7_0_I_52/A  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIPFIKA\[15\]/B  brk2/CycleCount_RNIPFIKA\[15\]/Y  brk2/CycleCount_RNI8S0BL\[15\]/A  brk2/CycleCount_RNI8S0BL\[15\]/Y  brk2/sample_time_set_RNIJHRI01\[15\]/B  brk2/sample_time_set_RNIJHRI01\[15\]/Y  brk2/clk_divider_RNIFMS502\[15\]/B  brk2/clk_divider_RNIFMS502\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/A  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[16\]/CLK  brg5/cntr_dutyA\[16\]/Q  brg5/cntr_dutyA7_0_I_87/B  brg5/cntr_dutyA7_0_I_87/Y  brg5/cntr_dutyA7_0_I_88/C  brg5/cntr_dutyA7_0_I_88/Y  brg5/cntr_dutyA7_0_I_95/A  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[25\]/CLK  brg5/cntr_dutyA\[25\]/Q  brg5/cntr_dutyA7_0_I_48/B  brg5/cntr_dutyA7_0_I_48/Y  brg5/cntr_dutyA7_0_I_49/C  brg5/cntr_dutyA7_0_I_49/Y  brg5/cntr_dutyA7_0_I_52/A  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[16\]/CLK  brg4/cntr_dutyA\[16\]/Q  brg4/cntr_dutyA7_0_I_87/B  brg4/cntr_dutyA7_0_I_87/Y  brg4/cntr_dutyA7_0_I_88/C  brg4/cntr_dutyA7_0_I_88/Y  brg4/cntr_dutyA7_0_I_95/A  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[25\]/CLK  brg4/cntr_dutyA\[25\]/Q  brg4/cntr_dutyA7_0_I_48/B  brg4/cntr_dutyA7_0_I_48/Y  brg4/cntr_dutyA7_0_I_49/C  brg4/cntr_dutyA7_0_I_49/Y  brg4/cntr_dutyA7_0_I_52/A  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[16\]/CLK  brg3/cntr_dutyA\[16\]/Q  brg3/cntr_dutyA7_0_I_87/B  brg3/cntr_dutyA7_0_I_87/Y  brg3/cntr_dutyA7_0_I_88/C  brg3/cntr_dutyA7_0_I_88/Y  brg3/cntr_dutyA7_0_I_95/A  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[25\]/CLK  brg3/cntr_dutyA\[25\]/Q  brg3/cntr_dutyA7_0_I_48/B  brg3/cntr_dutyA7_0_I_48/Y  brg3/cntr_dutyA7_0_I_49/C  brg3/cntr_dutyA7_0_I_49/Y  brg3/cntr_dutyA7_0_I_52/A  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[16\]/CLK  brg2/cntr_dutyA\[16\]/Q  brg2/cntr_dutyA7_0_I_87/B  brg2/cntr_dutyA7_0_I_87/Y  brg2/cntr_dutyA7_0_I_88/C  brg2/cntr_dutyA7_0_I_88/Y  brg2/cntr_dutyA7_0_I_95/A  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[25\]/CLK  brg2/cntr_dutyA\[25\]/Q  brg2/cntr_dutyA7_0_I_48/B  brg2/cntr_dutyA7_0_I_48/Y  brg2/cntr_dutyA7_0_I_49/C  brg2/cntr_dutyA7_0_I_49/Y  brg2/cntr_dutyA7_0_I_52/A  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIN6FAB\[16\]/B  brg3/sample_time_set_RNIN6FAB\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_6/C  can_control/OPB_DO_1_t_0_14_0_iv_6/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/B  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/B  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIMIG0B\[16\]/B  brg2/sample_time_set_RNIMIG0B\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_5/A  can_control/OPB_DO_1_t_0_14_0_iv_5/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/A  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_13/C  can_control/OPB_DO_1_t_0_14_0_iv_13/Y  can_control/OPB_DO_1_t_0_14_0_iv_16/C  can_control/OPB_DO_1_t_0_14_0_iv_16/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/C  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4_0/B  brk2/m4_0/Y  brk2/clk_divider_RNIF11RV1\[6\]/C  brk2/clk_divider_RNIF11RV1\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/C  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/B  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_9/A  can_control/OPB_DO_1_t_0_21_0_iv_9/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/B  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[9\]/CLK  brk2/cntr_dutyA\[9\]/Q  brk2/cntr_dutyA7_0_I_119/B  brk2/cntr_dutyA7_0_I_119/Y  brk2/cntr_dutyA7_0_I_124/C  brk2/cntr_dutyA7_0_I_124/Y  brk2/cntr_dutyA7_0_I_126/B  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[14\]/CLK  brk2/cntr_dutyA\[14\]/Q  brk2/cntr_dutyA7_0_I_99/B  brk2/cntr_dutyA7_0_I_99/Y  brk2/cntr_dutyA7_0_I_104/C  brk2/cntr_dutyA7_0_I_104/Y  brk2/cntr_dutyA7_0_I_106/B  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[23\]/CLK  brk2/cntr_dutyA\[23\]/Q  brk2/cntr_dutyA7_0_I_56/B  brk2/cntr_dutyA7_0_I_56/Y  brk2/cntr_dutyA7_0_I_61/C  brk2/cntr_dutyA7_0_I_61/Y  brk2/cntr_dutyA7_0_I_63/B  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[9\]/CLK  brk1/cntr_dutyA\[9\]/Q  brk1/cntr_dutyA7_0_I_119/B  brk1/cntr_dutyA7_0_I_119/Y  brk1/cntr_dutyA7_0_I_124/C  brk1/cntr_dutyA7_0_I_124/Y  brk1/cntr_dutyA7_0_I_126/B  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[14\]/CLK  brk1/cntr_dutyA\[14\]/Q  brk1/cntr_dutyA7_0_I_99/B  brk1/cntr_dutyA7_0_I_99/Y  brk1/cntr_dutyA7_0_I_104/C  brk1/cntr_dutyA7_0_I_104/Y  brk1/cntr_dutyA7_0_I_106/B  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[23\]/CLK  brk1/cntr_dutyA\[23\]/Q  brk1/cntr_dutyA7_0_I_56/B  brk1/cntr_dutyA7_0_I_56/Y  brk1/cntr_dutyA7_0_I_61/C  brk1/cntr_dutyA7_0_I_61/Y  brk1/cntr_dutyA7_0_I_63/B  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[9\]/CLK  brg1/cntr_dutyC\[9\]/Q  brg1/cntr_dutyC6_0_I_119/B  brg1/cntr_dutyC6_0_I_119/Y  brg1/cntr_dutyC6_0_I_124/C  brg1/cntr_dutyC6_0_I_124/Y  brg1/cntr_dutyC6_0_I_126/B  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[14\]/CLK  brg1/cntr_dutyC\[14\]/Q  brg1/cntr_dutyC6_0_I_99/B  brg1/cntr_dutyC6_0_I_99/Y  brg1/cntr_dutyC6_0_I_104/C  brg1/cntr_dutyC6_0_I_104/Y  brg1/cntr_dutyC6_0_I_106/B  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[23\]/CLK  brg1/cntr_dutyC\[23\]/Q  brg1/cntr_dutyC6_0_I_56/B  brg1/cntr_dutyC6_0_I_56/Y  brg1/cntr_dutyC6_0_I_61/C  brg1/cntr_dutyC6_0_I_61/Y  brg1/cntr_dutyC6_0_I_63/B  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[9\]/CLK  brg1/cntr_dutyB\[9\]/Q  brg1/cntr_dutyB6_0_I_119/B  brg1/cntr_dutyB6_0_I_119/Y  brg1/cntr_dutyB6_0_I_124/C  brg1/cntr_dutyB6_0_I_124/Y  brg1/cntr_dutyB6_0_I_126/B  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[14\]/CLK  brg1/cntr_dutyB\[14\]/Q  brg1/cntr_dutyB6_0_I_99/B  brg1/cntr_dutyB6_0_I_99/Y  brg1/cntr_dutyB6_0_I_104/C  brg1/cntr_dutyB6_0_I_104/Y  brg1/cntr_dutyB6_0_I_106/B  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[23\]/CLK  brg1/cntr_dutyB\[23\]/Q  brg1/cntr_dutyB6_0_I_56/B  brg1/cntr_dutyB6_0_I_56/Y  brg1/cntr_dutyB6_0_I_61/C  brg1/cntr_dutyB6_0_I_61/Y  brg1/cntr_dutyB6_0_I_63/B  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[31\]/CLK  brg1/cntr_dutyA\[31\]/Q  brg1/cntr_dutyA7_0_I_34/B  brg1/cntr_dutyA7_0_I_34/Y  brg1/cntr_dutyA7_0_I_39/C  brg1/cntr_dutyA7_0_I_39/Y  brg1/cntr_dutyA7_0_I_41/B  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[5\]/CLK  brg5/cntr_dutyC\[5\]/Q  brg5/cntr_dutyC6_0_I_118/B  brg5/cntr_dutyC6_0_I_118/Y  brg5/cntr_dutyC6_0_I_120/C  brg5/cntr_dutyC6_0_I_120/Y  brg5/cntr_dutyC6_0_I_125/A  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[10\]/CLK  brg5/cntr_dutyC\[10\]/Q  brg5/cntr_dutyC6_0_I_98/B  brg5/cntr_dutyC6_0_I_98/Y  brg5/cntr_dutyC6_0_I_100/C  brg5/cntr_dutyC6_0_I_100/Y  brg5/cntr_dutyC6_0_I_105/A  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[19\]/CLK  brg5/cntr_dutyC\[19\]/Q  brg5/cntr_dutyC6_0_I_55/B  brg5/cntr_dutyC6_0_I_55/Y  brg5/cntr_dutyC6_0_I_57/C  brg5/cntr_dutyC6_0_I_57/Y  brg5/cntr_dutyC6_0_I_62/A  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[5\]/CLK  brg5/cntr_dutyB\[5\]/Q  brg5/cntr_dutyB6_0_I_118/B  brg5/cntr_dutyB6_0_I_118/Y  brg5/cntr_dutyB6_0_I_120/C  brg5/cntr_dutyB6_0_I_120/Y  brg5/cntr_dutyB6_0_I_125/A  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[10\]/CLK  brg5/cntr_dutyB\[10\]/Q  brg5/cntr_dutyB6_0_I_98/B  brg5/cntr_dutyB6_0_I_98/Y  brg5/cntr_dutyB6_0_I_100/C  brg5/cntr_dutyB6_0_I_100/Y  brg5/cntr_dutyB6_0_I_105/A  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[19\]/CLK  brg5/cntr_dutyB\[19\]/Q  brg5/cntr_dutyB6_0_I_55/B  brg5/cntr_dutyB6_0_I_55/Y  brg5/cntr_dutyB6_0_I_57/C  brg5/cntr_dutyB6_0_I_57/Y  brg5/cntr_dutyB6_0_I_62/A  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[5\]/CLK  brg4/cntr_dutyC\[5\]/Q  brg4/cntr_dutyC6_0_I_118/B  brg4/cntr_dutyC6_0_I_118/Y  brg4/cntr_dutyC6_0_I_120/C  brg4/cntr_dutyC6_0_I_120/Y  brg4/cntr_dutyC6_0_I_125/A  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[10\]/CLK  brg4/cntr_dutyC\[10\]/Q  brg4/cntr_dutyC6_0_I_98/B  brg4/cntr_dutyC6_0_I_98/Y  brg4/cntr_dutyC6_0_I_100/C  brg4/cntr_dutyC6_0_I_100/Y  brg4/cntr_dutyC6_0_I_105/A  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[19\]/CLK  brg4/cntr_dutyC\[19\]/Q  brg4/cntr_dutyC6_0_I_55/B  brg4/cntr_dutyC6_0_I_55/Y  brg4/cntr_dutyC6_0_I_57/C  brg4/cntr_dutyC6_0_I_57/Y  brg4/cntr_dutyC6_0_I_62/A  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[5\]/CLK  brg4/cntr_dutyB\[5\]/Q  brg4/cntr_dutyB6_0_I_118/B  brg4/cntr_dutyB6_0_I_118/Y  brg4/cntr_dutyB6_0_I_120/C  brg4/cntr_dutyB6_0_I_120/Y  brg4/cntr_dutyB6_0_I_125/A  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[10\]/CLK  brg4/cntr_dutyB\[10\]/Q  brg4/cntr_dutyB6_0_I_98/B  brg4/cntr_dutyB6_0_I_98/Y  brg4/cntr_dutyB6_0_I_100/C  brg4/cntr_dutyB6_0_I_100/Y  brg4/cntr_dutyB6_0_I_105/A  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[19\]/CLK  brg4/cntr_dutyB\[19\]/Q  brg4/cntr_dutyB6_0_I_55/B  brg4/cntr_dutyB6_0_I_55/Y  brg4/cntr_dutyB6_0_I_57/C  brg4/cntr_dutyB6_0_I_57/Y  brg4/cntr_dutyB6_0_I_62/A  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[5\]/CLK  brg3/cntr_dutyC\[5\]/Q  brg3/cntr_dutyC6_0_I_118/B  brg3/cntr_dutyC6_0_I_118/Y  brg3/cntr_dutyC6_0_I_120/C  brg3/cntr_dutyC6_0_I_120/Y  brg3/cntr_dutyC6_0_I_125/A  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[10\]/CLK  brg3/cntr_dutyC\[10\]/Q  brg3/cntr_dutyC6_0_I_98/B  brg3/cntr_dutyC6_0_I_98/Y  brg3/cntr_dutyC6_0_I_100/C  brg3/cntr_dutyC6_0_I_100/Y  brg3/cntr_dutyC6_0_I_105/A  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[19\]/CLK  brg3/cntr_dutyC\[19\]/Q  brg3/cntr_dutyC6_0_I_55/B  brg3/cntr_dutyC6_0_I_55/Y  brg3/cntr_dutyC6_0_I_57/C  brg3/cntr_dutyC6_0_I_57/Y  brg3/cntr_dutyC6_0_I_62/A  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[5\]/CLK  brg3/cntr_dutyB\[5\]/Q  brg3/cntr_dutyB6_0_I_118/B  brg3/cntr_dutyB6_0_I_118/Y  brg3/cntr_dutyB6_0_I_120/C  brg3/cntr_dutyB6_0_I_120/Y  brg3/cntr_dutyB6_0_I_125/A  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[10\]/CLK  brg3/cntr_dutyB\[10\]/Q  brg3/cntr_dutyB6_0_I_98/B  brg3/cntr_dutyB6_0_I_98/Y  brg3/cntr_dutyB6_0_I_100/C  brg3/cntr_dutyB6_0_I_100/Y  brg3/cntr_dutyB6_0_I_105/A  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[19\]/CLK  brg3/cntr_dutyB\[19\]/Q  brg3/cntr_dutyB6_0_I_55/B  brg3/cntr_dutyB6_0_I_55/Y  brg3/cntr_dutyB6_0_I_57/C  brg3/cntr_dutyB6_0_I_57/Y  brg3/cntr_dutyB6_0_I_62/A  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[5\]/CLK  brg2/cntr_dutyC\[5\]/Q  brg2/cntr_dutyC6_0_I_118/B  brg2/cntr_dutyC6_0_I_118/Y  brg2/cntr_dutyC6_0_I_120/C  brg2/cntr_dutyC6_0_I_120/Y  brg2/cntr_dutyC6_0_I_125/A  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[10\]/CLK  brg2/cntr_dutyC\[10\]/Q  brg2/cntr_dutyC6_0_I_98/B  brg2/cntr_dutyC6_0_I_98/Y  brg2/cntr_dutyC6_0_I_100/C  brg2/cntr_dutyC6_0_I_100/Y  brg2/cntr_dutyC6_0_I_105/A  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[19\]/CLK  brg2/cntr_dutyC\[19\]/Q  brg2/cntr_dutyC6_0_I_55/B  brg2/cntr_dutyC6_0_I_55/Y  brg2/cntr_dutyC6_0_I_57/C  brg2/cntr_dutyC6_0_I_57/Y  brg2/cntr_dutyC6_0_I_62/A  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[5\]/CLK  brg2/cntr_dutyB\[5\]/Q  brg2/cntr_dutyB6_0_I_118/B  brg2/cntr_dutyB6_0_I_118/Y  brg2/cntr_dutyB6_0_I_120/C  brg2/cntr_dutyB6_0_I_120/Y  brg2/cntr_dutyB6_0_I_125/A  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[10\]/CLK  brg2/cntr_dutyB\[10\]/Q  brg2/cntr_dutyB6_0_I_98/B  brg2/cntr_dutyB6_0_I_98/Y  brg2/cntr_dutyB6_0_I_100/C  brg2/cntr_dutyB6_0_I_100/Y  brg2/cntr_dutyB6_0_I_105/A  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[19\]/CLK  brg2/cntr_dutyB\[19\]/Q  brg2/cntr_dutyB6_0_I_55/B  brg2/cntr_dutyB6_0_I_55/Y  brg2/cntr_dutyB6_0_I_57/C  brg2/cntr_dutyB6_0_I_57/Y  brg2/cntr_dutyB6_0_I_62/A  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT COLLISION_IN  COLLISION_IN_pad/PAD  COLLISION_IN_pad/Y  coll_mod/med_mod/u1/mdi1/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m107/A  ad2_mod/m107/Y  ad2_mod/G_521_1/A  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/C  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/C  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIAKS7O\[11\]/C  brg1/CycleCount_RNIAKS7O\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_6/B  can_control/OPB_DO_1_t_0_19_0_iv_6/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/A  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIP0LTA\[18\]/A  brk2/sample_time_set_RNIP0LTA\[18\]/Y  brk2/sample_time_set_RNIOSGLL\[18\]/B  brk2/sample_time_set_RNIOSGLL\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_8/A  can_control/OPB_DO_1_t_0_12_0_iv_8/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/C  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[7\]/CLK  pci_target/OPB_ADDR\[7\]/Q  add_dec/MEL_RE_0_a2_6_a2_2/C  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/BRK1_RE_0_a2_3_a2_0/A  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNILTLTA\[23\]/B  brk2/sample_time_set_RNILTLTA\[23\]/Y  brk2/sample_time_set_RNIGMILL\[23\]/B  brk2/sample_time_set_RNIGMILL\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_8/A  can_control/OPB_DO_1_t_0_7_0_iv_8/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/B  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un5_RES_PWM/B  pci_target/un5_RES_PWM/Y  RES_PWM_pad\[2\]/D  RES_PWM_pad\[2\]/PAD  RES_PWM\[2\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un16_RES_PWM/B  pci_target/un16_RES_PWM/Y  RES_PWM_pad\[4\]/D  RES_PWM_pad\[4\]/PAD  RES_PWM\[4\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un27_RES_PWM/B  pci_target/un27_RES_PWM/Y  RES_PWM_pad\[6\]/D  RES_PWM_pad\[6\]/PAD  RES_PWM\[6\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un38_RES_PWM/B  pci_target/un38_RES_PWM/Y  RES_PWM_pad\[8\]/D  RES_PWM_pad\[8\]/PAD  RES_PWM\[8\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un49_RES_PWM/B  pci_target/un49_RES_PWM/Y  RES_PWM_pad\[10\]/D  RES_PWM_pad\[10\]/PAD  RES_PWM\[10\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un60_RES_PWM/B  pci_target/un60_RES_PWM/Y  RES_PWM_pad\[12\]/D  RES_PWM_pad\[12\]/PAD  RES_PWM\[12\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un71_RES_PWM/B  pci_target/un71_RES_PWM/Y  RES_PWM_pad\[14\]/D  RES_PWM_pad\[14\]/PAD  RES_PWM\[14\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un82_RES_PWM/B  pci_target/un82_RES_PWM/Y  RES_PWM_pad\[16\]/D  RES_PWM_pad\[16\]/PAD  RES_PWM\[16\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un93_RES_PWM/B  pci_target/un93_RES_PWM/Y  RES_PWM_pad\[18\]/D  RES_PWM_pad\[18\]/PAD  RES_PWM\[18\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/res_clk/clkout_RNIB5IF3/A  Clocks/res_clk/clkout_RNIB5IF3/Y  pci_target/un104_RES_PWM/B  pci_target/un104_RES_PWM/Y  RES_PWM_pad\[20\]/D  RES_PWM_pad\[20\]/PAD  RES_PWM\[20\]  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[3\]/CLK  brg1/cntr_dutyB\[3\]/Q  brg1/cntr_dutyB6_0_I_132/A  brg1/cntr_dutyB6_0_I_132/Y  brg1/cntr_dutyB6_0_I_136/C  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[3\]/CLK  brg1/cntr_dutyC\[3\]/Q  brg1/cntr_dutyC6_0_I_132/A  brg1/cntr_dutyC6_0_I_132/Y  brg1/cntr_dutyC6_0_I_136/C  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[3\]/CLK  brk2/cntr_dutyA\[3\]/Q  brk2/cntr_dutyA7_0_I_132/A  brk2/cntr_dutyA7_0_I_132/Y  brk2/cntr_dutyA7_0_I_136/C  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[3\]/CLK  brk1/cntr_dutyA\[3\]/Q  brk1/cntr_dutyA7_0_I_132/A  brk1/cntr_dutyA7_0_I_132/Y  brk1/cntr_dutyA7_0_I_136/C  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_8/A  can_control/OPB_DO_1_t_0_16_0_iv_8/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/B  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/A  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg5/sample_time_set_RNI3IJ0B\[1\]/B  brg5/sample_time_set_RNI3IJ0B\[1\]/Y  brg5/sample_time_set_RNI3V5TB1\[1\]/C  brg5/sample_time_set_RNI3V5TB1\[1\]/Y  brg5/CycleCount_RNI315412\[1\]/B  brg5/CycleCount_RNI315412\[1\]/Y  pci_target/OPB_m7_0_a2_26/C  pci_target/OPB_m7_0_a2_26/Y  pci_target/sp_dr_RNIFFQV261\[1\]/B  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[9\]/CLK  brg5/cntr_dutyA\[9\]/Q  brg5/cntr_dutyA7_0_I_119/B  brg5/cntr_dutyA7_0_I_119/Y  brg5/cntr_dutyA7_0_I_124/C  brg5/cntr_dutyA7_0_I_124/Y  brg5/cntr_dutyA7_0_I_126/B  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[14\]/CLK  brg5/cntr_dutyA\[14\]/Q  brg5/cntr_dutyA7_0_I_99/B  brg5/cntr_dutyA7_0_I_99/Y  brg5/cntr_dutyA7_0_I_104/C  brg5/cntr_dutyA7_0_I_104/Y  brg5/cntr_dutyA7_0_I_106/B  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[23\]/CLK  brg5/cntr_dutyA\[23\]/Q  brg5/cntr_dutyA7_0_I_56/B  brg5/cntr_dutyA7_0_I_56/Y  brg5/cntr_dutyA7_0_I_61/C  brg5/cntr_dutyA7_0_I_61/Y  brg5/cntr_dutyA7_0_I_63/B  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[9\]/CLK  brg4/cntr_dutyA\[9\]/Q  brg4/cntr_dutyA7_0_I_119/B  brg4/cntr_dutyA7_0_I_119/Y  brg4/cntr_dutyA7_0_I_124/C  brg4/cntr_dutyA7_0_I_124/Y  brg4/cntr_dutyA7_0_I_126/B  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[14\]/CLK  brg4/cntr_dutyA\[14\]/Q  brg4/cntr_dutyA7_0_I_99/B  brg4/cntr_dutyA7_0_I_99/Y  brg4/cntr_dutyA7_0_I_104/C  brg4/cntr_dutyA7_0_I_104/Y  brg4/cntr_dutyA7_0_I_106/B  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[23\]/CLK  brg4/cntr_dutyA\[23\]/Q  brg4/cntr_dutyA7_0_I_56/B  brg4/cntr_dutyA7_0_I_56/Y  brg4/cntr_dutyA7_0_I_61/C  brg4/cntr_dutyA7_0_I_61/Y  brg4/cntr_dutyA7_0_I_63/B  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[9\]/CLK  brg3/cntr_dutyA\[9\]/Q  brg3/cntr_dutyA7_0_I_119/B  brg3/cntr_dutyA7_0_I_119/Y  brg3/cntr_dutyA7_0_I_124/C  brg3/cntr_dutyA7_0_I_124/Y  brg3/cntr_dutyA7_0_I_126/B  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[14\]/CLK  brg3/cntr_dutyA\[14\]/Q  brg3/cntr_dutyA7_0_I_99/B  brg3/cntr_dutyA7_0_I_99/Y  brg3/cntr_dutyA7_0_I_104/C  brg3/cntr_dutyA7_0_I_104/Y  brg3/cntr_dutyA7_0_I_106/B  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[23\]/CLK  brg3/cntr_dutyA\[23\]/Q  brg3/cntr_dutyA7_0_I_56/B  brg3/cntr_dutyA7_0_I_56/Y  brg3/cntr_dutyA7_0_I_61/C  brg3/cntr_dutyA7_0_I_61/Y  brg3/cntr_dutyA7_0_I_63/B  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[9\]/CLK  brg2/cntr_dutyA\[9\]/Q  brg2/cntr_dutyA7_0_I_119/B  brg2/cntr_dutyA7_0_I_119/Y  brg2/cntr_dutyA7_0_I_124/C  brg2/cntr_dutyA7_0_I_124/Y  brg2/cntr_dutyA7_0_I_126/B  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[14\]/CLK  brg2/cntr_dutyA\[14\]/Q  brg2/cntr_dutyA7_0_I_99/B  brg2/cntr_dutyA7_0_I_99/Y  brg2/cntr_dutyA7_0_I_104/C  brg2/cntr_dutyA7_0_I_104/Y  brg2/cntr_dutyA7_0_I_106/B  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[23\]/CLK  brg2/cntr_dutyA\[23\]/Q  brg2/cntr_dutyA7_0_I_56/B  brg2/cntr_dutyA7_0_I_56/Y  brg2/cntr_dutyA7_0_I_61/C  brg2/cntr_dutyA7_0_I_61/Y  brg2/cntr_dutyA7_0_I_63/B  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIQNH0B\[29\]/B  brg2/sample_time_set_RNIQNH0B\[29\]/Y  brg2/sample_time_set_RNIHCBF01\[29\]/A  brg2/sample_time_set_RNIHCBF01\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_4/A  can_control/OPB_DO_1_t_0_1_0_iv_4/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/C  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/C  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNI8IQ7B\[12\]/B  brk2/sample_time_set_RNI8IQ7B\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/A  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI25S0M\[5\]/C  ilim_dac_mod/data_RNI25S0M\[5\]/Y  can_control/state1_RNIP3Q822/C  can_control/state1_RNIP3Q822/Y  can_control/state1_RNIK8SSM3/C  can_control/state1_RNIK8SSM3/Y  can_control/state1_RNI74MU76/B  can_control/state1_RNI74MU76/Y  can_control/state1_RNIIQ321B/A  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIM4DU9\[17\]/B  brk1/CycleCount_RNIM4DU9\[17\]/Y  brk1/CycleCount_RNIGO97L\[17\]/A  brk1/CycleCount_RNIGO97L\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_6/A  can_control/OPB_DO_1_t_0_13_0_iv_6/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/B  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[2\]/CLK  brg1/cntr_dutyB\[2\]/Q  brg1/cntr_dutyB6_0_I_133/A  brg1/cntr_dutyB6_0_I_133/Y  brg1/cntr_dutyB6_0_I_136/B  brg1/cntr_dutyB6_0_I_136/Y  brg1/cntr_dutyB6_0_I_137/A  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[2\]/CLK  brg1/cntr_dutyC\[2\]/Q  brg1/cntr_dutyC6_0_I_133/A  brg1/cntr_dutyC6_0_I_133/Y  brg1/cntr_dutyC6_0_I_136/B  brg1/cntr_dutyC6_0_I_136/Y  brg1/cntr_dutyC6_0_I_137/A  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[2\]/CLK  brk2/cntr_dutyA\[2\]/Q  brk2/cntr_dutyA7_0_I_133/A  brk2/cntr_dutyA7_0_I_133/Y  brk2/cntr_dutyA7_0_I_136/B  brk2/cntr_dutyA7_0_I_136/Y  brk2/cntr_dutyA7_0_I_137/A  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[2\]/CLK  brk1/cntr_dutyA\[2\]/Q  brk1/cntr_dutyA7_0_I_133/A  brk1/cntr_dutyA7_0_I_133/Y  brk1/cntr_dutyA7_0_I_136/B  brk1/cntr_dutyA7_0_I_136/Y  brk1/cntr_dutyA7_0_I_137/A  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIMJH0B\[25\]/B  brg2/sample_time_set_RNIMJH0B\[25\]/Y  brg2/sample_time_set_RNI94BF01\[25\]/B  brg2/sample_time_set_RNI94BF01\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_4/C  can_control/OPB_DO_1_t_0_5_0_iv_4/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/A  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/C  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[18\]/CLK  brk2/cntr_dutyA\[18\]/Q  brk2/cntr_dutyA7_0_I_93/A  brk2/cntr_dutyA7_0_I_93/Y  brk2/cntr_dutyA7_0_I_94/B  brk2/cntr_dutyA7_0_I_94/Y  brk2/cntr_dutyA7_0_I_95/C  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[18\]/CLK  brk1/cntr_dutyA\[18\]/Q  brk1/cntr_dutyA7_0_I_93/A  brk1/cntr_dutyA7_0_I_93/Y  brk1/cntr_dutyA7_0_I_94/B  brk1/cntr_dutyA7_0_I_94/Y  brk1/cntr_dutyA7_0_I_95/C  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[18\]/CLK  brg1/cntr_dutyC\[18\]/Q  brg1/cntr_dutyC6_0_I_93/A  brg1/cntr_dutyC6_0_I_93/Y  brg1/cntr_dutyC6_0_I_94/B  brg1/cntr_dutyC6_0_I_94/Y  brg1/cntr_dutyC6_0_I_95/C  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[18\]/CLK  brg1/cntr_dutyB\[18\]/Q  brg1/cntr_dutyB6_0_I_93/A  brg1/cntr_dutyB6_0_I_93/Y  brg1/cntr_dutyB6_0_I_94/B  brg1/cntr_dutyB6_0_I_94/Y  brg1/cntr_dutyB6_0_I_95/C  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[7\]/CLK  brg5/cntr_dutyA\[7\]/Q  brg5/cntr_dutyA7_0_I_122/A  brg5/cntr_dutyA7_0_I_122/Y  brg5/cntr_dutyA7_0_I_125/B  brg5/cntr_dutyA7_0_I_125/Y  brg5/cntr_dutyA7_0_I_126/A  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[12\]/CLK  brg5/cntr_dutyA\[12\]/Q  brg5/cntr_dutyA7_0_I_102/A  brg5/cntr_dutyA7_0_I_102/Y  brg5/cntr_dutyA7_0_I_105/B  brg5/cntr_dutyA7_0_I_105/Y  brg5/cntr_dutyA7_0_I_106/A  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[21\]/CLK  brg5/cntr_dutyA\[21\]/Q  brg5/cntr_dutyA7_0_I_59/A  brg5/cntr_dutyA7_0_I_59/Y  brg5/cntr_dutyA7_0_I_62/B  brg5/cntr_dutyA7_0_I_62/Y  brg5/cntr_dutyA7_0_I_63/A  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[7\]/CLK  brg4/cntr_dutyA\[7\]/Q  brg4/cntr_dutyA7_0_I_122/A  brg4/cntr_dutyA7_0_I_122/Y  brg4/cntr_dutyA7_0_I_125/B  brg4/cntr_dutyA7_0_I_125/Y  brg4/cntr_dutyA7_0_I_126/A  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[12\]/CLK  brg4/cntr_dutyA\[12\]/Q  brg4/cntr_dutyA7_0_I_102/A  brg4/cntr_dutyA7_0_I_102/Y  brg4/cntr_dutyA7_0_I_105/B  brg4/cntr_dutyA7_0_I_105/Y  brg4/cntr_dutyA7_0_I_106/A  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[21\]/CLK  brg4/cntr_dutyA\[21\]/Q  brg4/cntr_dutyA7_0_I_59/A  brg4/cntr_dutyA7_0_I_59/Y  brg4/cntr_dutyA7_0_I_62/B  brg4/cntr_dutyA7_0_I_62/Y  brg4/cntr_dutyA7_0_I_63/A  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[7\]/CLK  brg3/cntr_dutyA\[7\]/Q  brg3/cntr_dutyA7_0_I_122/A  brg3/cntr_dutyA7_0_I_122/Y  brg3/cntr_dutyA7_0_I_125/B  brg3/cntr_dutyA7_0_I_125/Y  brg3/cntr_dutyA7_0_I_126/A  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[12\]/CLK  brg3/cntr_dutyA\[12\]/Q  brg3/cntr_dutyA7_0_I_102/A  brg3/cntr_dutyA7_0_I_102/Y  brg3/cntr_dutyA7_0_I_105/B  brg3/cntr_dutyA7_0_I_105/Y  brg3/cntr_dutyA7_0_I_106/A  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[21\]/CLK  brg3/cntr_dutyA\[21\]/Q  brg3/cntr_dutyA7_0_I_59/A  brg3/cntr_dutyA7_0_I_59/Y  brg3/cntr_dutyA7_0_I_62/B  brg3/cntr_dutyA7_0_I_62/Y  brg3/cntr_dutyA7_0_I_63/A  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[7\]/CLK  brg2/cntr_dutyA\[7\]/Q  brg2/cntr_dutyA7_0_I_122/A  brg2/cntr_dutyA7_0_I_122/Y  brg2/cntr_dutyA7_0_I_125/B  brg2/cntr_dutyA7_0_I_125/Y  brg2/cntr_dutyA7_0_I_126/A  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[12\]/CLK  brg2/cntr_dutyA\[12\]/Q  brg2/cntr_dutyA7_0_I_102/A  brg2/cntr_dutyA7_0_I_102/Y  brg2/cntr_dutyA7_0_I_105/B  brg2/cntr_dutyA7_0_I_105/Y  brg2/cntr_dutyA7_0_I_106/A  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[21\]/CLK  brg2/cntr_dutyA\[21\]/Q  brg2/cntr_dutyA7_0_I_59/A  brg2/cntr_dutyA7_0_I_59/Y  brg2/cntr_dutyA7_0_I_62/B  brg2/cntr_dutyA7_0_I_62/Y  brg2/cntr_dutyA7_0_I_63/A  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIKHH0B\[23\]/B  brg2/sample_time_set_RNIKHH0B\[23\]/Y  brg2/sample_time_set_RNI50BF01\[23\]/B  brg2/sample_time_set_RNI50BF01\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_5/A  can_control/OPB_DO_1_t_0_7_0_iv_5/Y  can_control/OPB_DO_1_t_0_7_0_iv_8/C  can_control/OPB_DO_1_t_0_7_0_iv_8/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/B  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC6_0_I_129/B  brg5/cntr_dutyC6_0_I_129/Y  brg5/cntr_dutyC6_0_I_131/C  brg5/cntr_dutyC6_0_I_131/Y  brg5/cntr_dutyC6_0_I_136/A  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB6_0_I_129/B  brg5/cntr_dutyB6_0_I_129/Y  brg5/cntr_dutyB6_0_I_131/C  brg5/cntr_dutyB6_0_I_131/Y  brg5/cntr_dutyB6_0_I_136/A  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC6_0_I_129/B  brg4/cntr_dutyC6_0_I_129/Y  brg4/cntr_dutyC6_0_I_131/C  brg4/cntr_dutyC6_0_I_131/Y  brg4/cntr_dutyC6_0_I_136/A  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB6_0_I_129/B  brg4/cntr_dutyB6_0_I_129/Y  brg4/cntr_dutyB6_0_I_131/C  brg4/cntr_dutyB6_0_I_131/Y  brg4/cntr_dutyB6_0_I_136/A  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC6_0_I_129/B  brg3/cntr_dutyC6_0_I_129/Y  brg3/cntr_dutyC6_0_I_131/C  brg3/cntr_dutyC6_0_I_131/Y  brg3/cntr_dutyC6_0_I_136/A  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB6_0_I_129/B  brg3/cntr_dutyB6_0_I_129/Y  brg3/cntr_dutyB6_0_I_131/C  brg3/cntr_dutyB6_0_I_131/Y  brg3/cntr_dutyB6_0_I_136/A  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC6_0_I_129/B  brg2/cntr_dutyC6_0_I_129/Y  brg2/cntr_dutyC6_0_I_131/C  brg2/cntr_dutyC6_0_I_131/Y  brg2/cntr_dutyC6_0_I_136/A  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB6_0_I_129/B  brg2/cntr_dutyB6_0_I_129/Y  brg2/cntr_dutyB6_0_I_131/C  brg2/cntr_dutyB6_0_I_131/Y  brg2/cntr_dutyB6_0_I_136/A  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[3\]/CLK  brg5/cntr_dutyA\[3\]/Q  brg5/cntr_dutyA7_0_I_132/A  brg5/cntr_dutyA7_0_I_132/Y  brg5/cntr_dutyA7_0_I_136/C  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[3\]/CLK  brg2/cntr_dutyA\[3\]/Q  brg2/cntr_dutyA7_0_I_132/A  brg2/cntr_dutyA7_0_I_132/Y  brg2/cntr_dutyA7_0_I_136/C  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[3\]/CLK  brg4/cntr_dutyA\[3\]/Q  brg4/cntr_dutyA7_0_I_132/A  brg4/cntr_dutyA7_0_I_132/Y  brg4/cntr_dutyA7_0_I_136/C  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[3\]/CLK  brg3/cntr_dutyA\[3\]/Q  brg3/cntr_dutyA7_0_I_132/A  brg3/cntr_dutyA7_0_I_132/Y  brg3/cntr_dutyA7_0_I_136/C  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/clk_divider_RNIU1K7O\[6\]/C  brg2/clk_divider_RNIU1K7O\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_11/B  can_control/OPB_DO_1_t_0_24_0_iv_11/Y  can_control/state1_RNIKR421B/A  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/sync_d_RNISEFIA_0\[24\]/B  rs485_mod/sync_d_RNISEFIA_0\[24\]/Y  rs485_mod/coll_sp2_in_d_RNI0CPJL\[24\]/A  rs485_mod/coll_sp2_in_d_RNI0CPJL\[24\]/Y  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/A  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/B  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/A  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  ilim_dac_mod/tx_clk_mod/clkout_RNIUOTQ2/A  ilim_dac_mod/tx_clk_mod/clkout_RNIUOTQ2/Y  ilim_dac_mod/clk_en_RNI9U3S2/A  ilim_dac_mod/clk_en_RNI9U3S2/Y  ILIM_DAC_CLK_pad/D  ILIM_DAC_CLK_pad/PAD  ILIM_DAC_CLK  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m4_0/A  brk2/m4_0/Y  brk2/clk_divider_RNIF11RV1\[6\]/C  brk2/clk_divider_RNIF11RV1\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/C  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIJSMTA\[30\]/B  brk2/sample_time_set_RNIJSMTA\[30\]/Y  brk2/sample_time_set_RNICKKLL\[30\]/B  brk2/sample_time_set_RNICKKLL\[30\]/Y  brk2/sample_time_set_RNIOOU8A1\[30\]/A  brk2/sample_time_set_RNIOOU8A1\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/A  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIO0MTA\[26\]/B  brk2/sample_time_set_RNIO0MTA\[26\]/Y  brk2/sample_time_set_RNIMSILL\[26\]/B  brk2/sample_time_set_RNIMSILL\[26\]/Y  brk2/sample_time_set_RNI21T8A1\[26\]/A  brk2/sample_time_set_RNI21T8A1\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/A  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIQ2MTA\[28\]/B  brk2/sample_time_set_RNIQ2MTA\[28\]/Y  brk2/sample_time_set_RNIQ0JLL\[28\]/B  brk2/sample_time_set_RNIQ0JLL\[28\]/Y  brk2/sample_time_set_RNI65T8A1\[28\]/A  brk2/sample_time_set_RNI65T8A1\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/A  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[17\]/CLK  brk2/cntr_dutyA\[17\]/Q  brk2/cntr_dutyA7_0_I_92/A  brk2/cntr_dutyA7_0_I_92/Y  brk2/cntr_dutyA7_0_I_94/A  brk2/cntr_dutyA7_0_I_94/Y  brk2/cntr_dutyA7_0_I_95/C  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[17\]/CLK  brk1/cntr_dutyA\[17\]/Q  brk1/cntr_dutyA7_0_I_92/A  brk1/cntr_dutyA7_0_I_92/Y  brk1/cntr_dutyA7_0_I_94/A  brk1/cntr_dutyA7_0_I_94/Y  brk1/cntr_dutyA7_0_I_95/C  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[17\]/CLK  brg1/cntr_dutyC\[17\]/Q  brg1/cntr_dutyC6_0_I_92/A  brg1/cntr_dutyC6_0_I_92/Y  brg1/cntr_dutyC6_0_I_94/A  brg1/cntr_dutyC6_0_I_94/Y  brg1/cntr_dutyC6_0_I_95/C  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[17\]/CLK  brg1/cntr_dutyB\[17\]/Q  brg1/cntr_dutyB6_0_I_92/A  brg1/cntr_dutyB6_0_I_92/Y  brg1/cntr_dutyB6_0_I_94/A  brg1/cntr_dutyB6_0_I_94/Y  brg1/cntr_dutyB6_0_I_95/C  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/A  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/state1_RNIIQ321B/C  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNI9C5P9\[9\]/B  osc_count/sp_RNI9C5P9\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_1/C  can_control/OPB_DO_1_t_0_21_0_iv_1/Y  can_control/OPB_DO_1_t_0_21_0_iv_5/A  can_control/OPB_DO_1_t_0_21_0_iv_5/Y  can_control/OPB_DO_1_t_0_21_0_iv_7/B  can_control/OPB_DO_1_t_0_21_0_iv_7/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/C  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/CycleCount_RNIIFVDO\[2\]/B  brg3/CycleCount_RNIIFVDO\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_26/C  can_control/OPB_DO_1_t_0_28_iv_26/Y  can_control/OPB_DO_1_t_0_28_iv_30/C  can_control/OPB_DO_1_t_0_28_iv_30/Y  can_control/control_RNI2NVQ6C\[2\]/A  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[4\]/CLK  hotlink/glitch_count\[4\]/Q  hotlink/glitch_count_RNI4OQL1\[4\]/B  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO_0\[30\]/B  hotlink/glitch_count_RNO_0\[30\]/Y  hotlink/glitch_count_RNO\[30\]/A  hotlink/glitch_count_RNO\[30\]/Y  hotlink/glitch_count\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNI4GFM\[1\]/B  ad2_mod/state_RNI4GFM\[1\]/Y  ad2_mod/state_RNO_2\[2\]/A  ad2_mod/state_RNO_2\[2\]/Y  ad2_mod/state_RNO_0\[2\]/B  ad2_mod/state_RNO_0\[2\]/Y  ad2_mod/state_RNO\[2\]/C  ad2_mod/state_RNO\[2\]/Y  ad2_mod/state\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[2\]/CLK  brg5/cntr_dutyA\[2\]/Q  brg5/cntr_dutyA7_0_I_133/A  brg5/cntr_dutyA7_0_I_133/Y  brg5/cntr_dutyA7_0_I_136/B  brg5/cntr_dutyA7_0_I_136/Y  brg5/cntr_dutyA7_0_I_137/A  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[2\]/CLK  brg2/cntr_dutyA\[2\]/Q  brg2/cntr_dutyA7_0_I_133/A  brg2/cntr_dutyA7_0_I_133/Y  brg2/cntr_dutyA7_0_I_136/B  brg2/cntr_dutyA7_0_I_136/Y  brg2/cntr_dutyA7_0_I_137/A  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[2\]/CLK  brg4/cntr_dutyA\[2\]/Q  brg4/cntr_dutyA7_0_I_133/A  brg4/cntr_dutyA7_0_I_133/Y  brg4/cntr_dutyA7_0_I_136/B  brg4/cntr_dutyA7_0_I_136/Y  brg4/cntr_dutyA7_0_I_137/A  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[2\]/CLK  brg3/cntr_dutyA\[2\]/Q  brg3/cntr_dutyA7_0_I_133/A  brg3/cntr_dutyA7_0_I_133/Y  brg3/cntr_dutyA7_0_I_136/B  brg3/cntr_dutyA7_0_I_136/Y  brg3/cntr_dutyA7_0_I_137/A  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[29\]/CLK  brg1/cntr_dutyC\[29\]/Q  brg1/cntr_dutyC6_0_I_32/A  brg1/cntr_dutyC6_0_I_32/Y  brg1/cntr_dutyC6_0_I_36/C  brg1/cntr_dutyC6_0_I_36/Y  brg1/cntr_dutyC6_0_I_40/C  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/CAN_RE_0_a2_4_a2/A  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNINRPFA/B  can_control/state1_RNINRPFA/Y  can_control/control_RNIQ3H051\[2\]/C  can_control/control_RNIQ3H051\[2\]/Y  can_control/control_RNI1M5PR1\[2\]/B  can_control/control_RNI1M5PR1\[2\]/Y  can_control/control_RNI39Q972\[2\]/C  can_control/control_RNI39Q972\[2\]/Y  can_control/control_RNI3V3H55\[2\]/B  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  osc_count/counter/count_RNIMPCL9\[2\]/B  osc_count/counter/count_RNIMPCL9\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_7/A  can_control/OPB_DO_1_t_0_28_iv_7/Y  can_control/OPB_DO_1_t_0_28_iv_15/B  can_control/OPB_DO_1_t_0_28_iv_15/Y  can_control/control_RNI3V3H55\[2\]/C  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNI01H1B\[1\]/B  brg4/CycleCount_RNI01H1B\[1\]/Y  brg4/CycleCount_RNIFE7D12\[1\]/A  brg4/CycleCount_RNIFE7D12\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/C  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  pci_target/sp_dr_RNINQC508\[3\]/B  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[5\]/CLK  brg1/cntr_dutyB\[5\]/Q  brg1/cntr_dutyB_RNIFRBD2\[5\]/B  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNI5U9U9\[29\]/A  brg1/cntr_dutyB_RNI5U9U9\[29\]/Y  brg1/cntr_dutyB_RNO_0\[31\]/B  brg1/cntr_dutyB_RNO_0\[31\]/Y  brg1/cntr_dutyB_RNO\[31\]/C  brg1/cntr_dutyB_RNO\[31\]/Y  brg1/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[5\]/CLK  brg5/cntr_dutyA\[5\]/Q  brg5/cntr_dutyA_RNI1QBB1\[5\]/B  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO_0\[31\]/B  brg5/cntr_dutyA_RNO_0\[31\]/Y  brg5/cntr_dutyA_RNO\[31\]/C  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[5\]/CLK  brg2/cntr_dutyA\[5\]/Q  brg2/cntr_dutyA_RNIFTTV1\[5\]/B  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[4\]/CLK  brg1/cntr_dutyB\[4\]/Q  brg1/cntr_dutyB6_0_I_130/B  brg1/cntr_dutyB6_0_I_130/Y  brg1/cntr_dutyB6_0_I_135/C  brg1/cntr_dutyB6_0_I_135/Y  brg1/cntr_dutyB6_0_I_137/B  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[4\]/CLK  brg1/cntr_dutyC\[4\]/Q  brg1/cntr_dutyC6_0_I_130/B  brg1/cntr_dutyC6_0_I_130/Y  brg1/cntr_dutyC6_0_I_135/C  brg1/cntr_dutyC6_0_I_135/Y  brg1/cntr_dutyC6_0_I_137/B  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[4\]/CLK  brk2/cntr_dutyA\[4\]/Q  brk2/cntr_dutyA7_0_I_130/B  brk2/cntr_dutyA7_0_I_130/Y  brk2/cntr_dutyA7_0_I_135/C  brk2/cntr_dutyA7_0_I_135/Y  brk2/cntr_dutyA7_0_I_137/B  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[4\]/CLK  brk1/cntr_dutyA\[4\]/Q  brk1/cntr_dutyA7_0_I_130/B  brk1/cntr_dutyA7_0_I_130/Y  brk1/cntr_dutyA7_0_I_135/C  brk1/cntr_dutyA7_0_I_135/Y  brk1/cntr_dutyA7_0_I_137/B  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNI973C01\[22\]/C  brg5/sample_time_set_RNI973C01\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_7/C  can_control/OPB_DO_1_t_0_8_0_iv_7/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/C  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[9\]/CLK  brg1/cntr_dutyA\[9\]/Q  brg1/cntr_dutyA7_0_I_123/A  brg1/cntr_dutyA7_0_I_123/Y  brg1/cntr_dutyA7_0_I_126/C  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[14\]/CLK  brg1/cntr_dutyA\[14\]/Q  brg1/cntr_dutyA7_0_I_103/A  brg1/cntr_dutyA7_0_I_103/Y  brg1/cntr_dutyA7_0_I_106/C  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[23\]/CLK  brg1/cntr_dutyA\[23\]/Q  brg1/cntr_dutyA7_0_I_60/A  brg1/cntr_dutyA7_0_I_60/Y  brg1/cntr_dutyA7_0_I_63/C  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_8/A  hotlink/un3_out_ram_rd_pt_I_8/Y  hotlink/un3_out_ram_rd_pt_I_9/A  hotlink/un3_out_ram_rd_pt_I_9/Y  hotlink/un1_out_ram_rd_pt_0_I_28/A  hotlink/un1_out_ram_rd_pt_0_I_28/Y  hotlink/un1_out_ram_rd_pt_0_I_30/B  hotlink/un1_out_ram_rd_pt_0_I_30/Y  hotlink/un1_out_ram_rd_pt_0_I_31/B  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNI6G2DM\[31\]/B  brg3/sample_time_set_RNI6G2DM\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/B  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIIOUCM\[19\]/B  brg3/sample_time_set_RNIIOUCM\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_7/B  can_control/OPB_DO_1_t_0_11_0_iv_7/Y  can_control/OPB_DO_1_t_0_11_0_iv_9/C  can_control/OPB_DO_1_t_0_11_0_iv_9/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/A  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[29\]/CLK  brg4/cntr_dutyA\[29\]/Q  brg4/cntr_dutyA7_0_I_32/A  brg4/cntr_dutyA7_0_I_32/Y  brg4/cntr_dutyA7_0_I_36/C  brg4/cntr_dutyA7_0_I_36/Y  brg4/cntr_dutyA7_0_I_40/C  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[29\]/CLK  brg3/cntr_dutyA\[29\]/Q  brg3/cntr_dutyA7_0_I_32/A  brg3/cntr_dutyA7_0_I_32/Y  brg3/cntr_dutyA7_0_I_36/C  brg3/cntr_dutyA7_0_I_36/Y  brg3/cntr_dutyA7_0_I_40/C  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[17\]/CLK  brg5/cntr_dutyA\[17\]/Q  brg5/cntr_dutyA7_0_I_80/A  brg5/cntr_dutyA7_0_I_80/Y  brg5/cntr_dutyA7_0_I_83/C  brg5/cntr_dutyA7_0_I_83/Y  brg5/cntr_dutyA7_0_I_84/B  brg5/cntr_dutyA7_0_I_84/Y  brg5/cntr_dutyA7_0_I_107/A  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[17\]/CLK  brg4/cntr_dutyA\[17\]/Q  brg4/cntr_dutyA7_0_I_80/A  brg4/cntr_dutyA7_0_I_80/Y  brg4/cntr_dutyA7_0_I_83/C  brg4/cntr_dutyA7_0_I_83/Y  brg4/cntr_dutyA7_0_I_84/B  brg4/cntr_dutyA7_0_I_84/Y  brg4/cntr_dutyA7_0_I_107/A  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[17\]/CLK  brg3/cntr_dutyA\[17\]/Q  brg3/cntr_dutyA7_0_I_80/A  brg3/cntr_dutyA7_0_I_80/Y  brg3/cntr_dutyA7_0_I_83/C  brg3/cntr_dutyA7_0_I_83/Y  brg3/cntr_dutyA7_0_I_84/B  brg3/cntr_dutyA7_0_I_84/Y  brg3/cntr_dutyA7_0_I_107/A  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[17\]/CLK  brg2/cntr_dutyA\[17\]/Q  brg2/cntr_dutyA7_0_I_80/A  brg2/cntr_dutyA7_0_I_80/Y  brg2/cntr_dutyA7_0_I_83/C  brg2/cntr_dutyA7_0_I_83/Y  brg2/cntr_dutyA7_0_I_84/B  brg2/cntr_dutyA7_0_I_84/Y  brg2/cntr_dutyA7_0_I_107/A  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[13\]/CLK  pci_target/OPB_ADDR\[13\]/Q  add_dec/BRK2_RE_0_a2_3_o2/B  add_dec/BRK2_RE_0_a2_3_o2/Y  add_dec/AD1_WE_0_a2_0_a2_0/A  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE/A  ad1_mod/un1_OPB_RE/Y  ad1_mod/data_in_ram/WEBUBBLEB/A  ad1_mod/data_in_ram/WEBUBBLEB/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNO\[27\]/A  brg1/cntr_dutyB_RNO\[27\]/Y  brg1/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNO\[27\]/A  brg5/cntr_dutyC_RNO\[27\]/Y  brg5/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNO\[27\]/A  brg5/cntr_dutyB_RNO\[27\]/Y  brg5/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNO\[27\]/A  brg4/cntr_dutyC_RNO\[27\]/Y  brg4/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNO\[27\]/A  brg4/cntr_dutyB_RNO\[27\]/Y  brg4/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNO\[27\]/A  brg3/cntr_dutyC_RNO\[27\]/Y  brg3/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNO\[27\]/A  brg3/cntr_dutyB_RNO\[27\]/Y  brg3/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNO\[27\]/A  brg2/cntr_dutyC_RNO\[27\]/Y  brg2/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNO\[27\]/A  brg2/cntr_dutyB_RNO\[27\]/Y  brg2/cntr_dutyB\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNO\[27\]/A  brg1/cntr_dutyC_RNO\[27\]/Y  brg1/cntr_dutyC\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI0GC31\[2\]/A  brg1/cntr_dutyA_RNI0GC31\[2\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNO\[27\]/A  brg1/cntr_dutyA_RNO\[27\]/Y  brg1/cntr_dutyA\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNIGHHGA\[25\]/B  rs485_mod/amtx_in_d_RNIGHHGA\[25\]/Y  rs485_mod/amtx_in_d_RNIJ1QK01\[25\]/B  rs485_mod/amtx_in_d_RNIJ1QK01\[25\]/Y  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/B  rs485_mod/tst_spi_miso_d_RNIQ14IL1\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/A  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/A  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIIFH0B\[21\]/B  brg2/sample_time_set_RNIIFH0B\[21\]/Y  brg2/CycleCount_RNI29O8M\[21\]/C  brg2/CycleCount_RNI29O8M\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_4/B  can_control/OPB_DO_1_t_0_9_0_iv_4/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/A  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/B  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNIP7L8A\[25\]/B  rs485_mod/tctx_in_d_RNIP7L8A\[25\]/Y  rs485_mod/tctx_in_d_RNI56K001\[25\]/B  rs485_mod/tctx_in_d_RNI56K001\[25\]/Y  rs485_mod/eatx_in_d_RNIC481B2\[25\]/B  rs485_mod/eatx_in_d_RNIC481B2\[25\]/Y  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/B  rs485_mod/eatx_in_d_RNIRTHT04\[25\]/Y  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/A  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  osc_count/counter/count_RNI580S9\[10\]/B  osc_count/counter/count_RNI580S9\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_2/B  can_control/OPB_DO_1_t_0_20_0_iv_2/Y  can_control/OPB_DO_1_t_0_20_0_iv_4/C  can_control/OPB_DO_1_t_0_20_0_iv_4/Y  can_control/OPB_DO_1_t_0_20_0_iv_6/C  can_control/OPB_DO_1_t_0_20_0_iv_6/Y  can_control/OPB_DO_1_t_0_20_0_iv_9/A  can_control/OPB_DO_1_t_0_20_0_iv_9/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[4\]/CLK  brg5/cntr_dutyA\[4\]/Q  brg5/cntr_dutyA7_0_I_130/B  brg5/cntr_dutyA7_0_I_130/Y  brg5/cntr_dutyA7_0_I_135/C  brg5/cntr_dutyA7_0_I_135/Y  brg5/cntr_dutyA7_0_I_137/B  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[4\]/CLK  brg2/cntr_dutyA\[4\]/Q  brg2/cntr_dutyA7_0_I_130/B  brg2/cntr_dutyA7_0_I_130/Y  brg2/cntr_dutyA7_0_I_135/C  brg2/cntr_dutyA7_0_I_135/Y  brg2/cntr_dutyA7_0_I_137/B  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[4\]/CLK  brg4/cntr_dutyA\[4\]/Q  brg4/cntr_dutyA7_0_I_130/B  brg4/cntr_dutyA7_0_I_130/Y  brg4/cntr_dutyA7_0_I_135/C  brg4/cntr_dutyA7_0_I_135/Y  brg4/cntr_dutyA7_0_I_137/B  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[4\]/CLK  brg3/cntr_dutyA\[4\]/Q  brg3/cntr_dutyA7_0_I_130/B  brg3/cntr_dutyA7_0_I_130/Y  brg3/cntr_dutyA7_0_I_135/C  brg3/cntr_dutyA7_0_I_135/Y  brg3/cntr_dutyA7_0_I_137/B  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIJPQSA\[31\]/B  brg4/CycleCount_RNIJPQSA\[31\]/Y  brg4/CycleCount_RNI76T701\[31\]/A  brg4/CycleCount_RNI76T701\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/B  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg4/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg4/CycleCount_RNIPTOSA\[19\]/B  brg4/CycleCount_RNIPTOSA\[19\]/Y  brg4/CycleCount_RNIJEP701\[19\]/A  brg4/CycleCount_RNIJEP701\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_9/B  can_control/OPB_DO_1_t_0_11_0_iv_9/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/A  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO_0/A  osc_count/un19_OPB_DO_0/Y  osc_count/sp_RNIJ14O9\[12\]/B  osc_count/sp_RNIJ14O9\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_1/C  can_control/OPB_DO_1_t_0_18_0_iv_1/Y  can_control/OPB_DO_1_t_0_18_0_iv_5/B  can_control/OPB_DO_1_t_0_18_0_iv_5/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/C  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_8/C  can_control/OPB_DO_1_t_0_18_0_iv_8/Y  can_control/OPB_DO_1_t_0_18_0_iv_11/C  can_control/OPB_DO_1_t_0_18_0_iv_11/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/A  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_WE_0_a2_0_a2/C  add_dec/FOPT_WE_0_a2_0_a2/Y  hotlink/out_ram_we/B  hotlink/out_ram_we/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/A  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0/BLKA  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[29\]/CLK  brk2/cntr_dutyA\[29\]/Q  brk2/cntr_dutyA7_0_I_32/A  brk2/cntr_dutyA7_0_I_32/Y  brk2/cntr_dutyA7_0_I_36/C  brk2/cntr_dutyA7_0_I_36/Y  brk2/cntr_dutyA7_0_I_40/C  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[29\]/CLK  brk1/cntr_dutyA\[29\]/Q  brk1/cntr_dutyA7_0_I_32/A  brk1/cntr_dutyA7_0_I_32/Y  brk1/cntr_dutyA7_0_I_36/C  brk1/cntr_dutyA7_0_I_36/Y  brk1/cntr_dutyA7_0_I_40/C  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[29\]/CLK  brg1/cntr_dutyB\[29\]/Q  brg1/cntr_dutyB6_0_I_32/A  brg1/cntr_dutyB6_0_I_32/Y  brg1/cntr_dutyB6_0_I_36/C  brg1/cntr_dutyB6_0_I_36/Y  brg1/cntr_dutyB6_0_I_40/C  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[16\]/CLK  brg5/cntr_dutyA\[16\]/Q  brg5/cntr_dutyA7_0_I_81/A  brg5/cntr_dutyA7_0_I_81/Y  brg5/cntr_dutyA7_0_I_83/B  brg5/cntr_dutyA7_0_I_83/Y  brg5/cntr_dutyA7_0_I_84/B  brg5/cntr_dutyA7_0_I_84/Y  brg5/cntr_dutyA7_0_I_107/A  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[16\]/CLK  brg4/cntr_dutyA\[16\]/Q  brg4/cntr_dutyA7_0_I_81/A  brg4/cntr_dutyA7_0_I_81/Y  brg4/cntr_dutyA7_0_I_83/B  brg4/cntr_dutyA7_0_I_83/Y  brg4/cntr_dutyA7_0_I_84/B  brg4/cntr_dutyA7_0_I_84/Y  brg4/cntr_dutyA7_0_I_107/A  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[16\]/CLK  brg3/cntr_dutyA\[16\]/Q  brg3/cntr_dutyA7_0_I_81/A  brg3/cntr_dutyA7_0_I_81/Y  brg3/cntr_dutyA7_0_I_83/B  brg3/cntr_dutyA7_0_I_83/Y  brg3/cntr_dutyA7_0_I_84/B  brg3/cntr_dutyA7_0_I_84/Y  brg3/cntr_dutyA7_0_I_107/A  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[16\]/CLK  brg2/cntr_dutyA\[16\]/Q  brg2/cntr_dutyA7_0_I_81/A  brg2/cntr_dutyA7_0_I_81/Y  brg2/cntr_dutyA7_0_I_83/B  brg2/cntr_dutyA7_0_I_83/Y  brg2/cntr_dutyA7_0_I_84/B  brg2/cntr_dutyA7_0_I_84/Y  brg2/cntr_dutyA7_0_I_107/A  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C3_RNIVBK37/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C3_RNIVBK37/Y  ad2_mod/data_length_RNIP5C7I\[3\]/C  ad2_mod/data_length_RNIP5C7I\[3\]/Y  ad2_mod/status_RNIQ4UFA1\[3\]/B  ad2_mod/status_RNIQ4UFA1\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/A  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNIG5A8A\[13\]/B  Clocks/Clk10HzDiv_RNIG5A8A\[13\]/Y  Clocks/Clk10HzDiv_RNIE57EU\[13\]/A  Clocks/Clk10HzDiv_RNIE57EU\[13\]/Y  Clocks/Clk10HzDiv_RNICNPN62\[13\]/A  Clocks/Clk10HzDiv_RNICNPN62\[13\]/Y  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/A  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNIP55DA\[0\]/B  rs485_mod/amtx_in_d_RNIP55DA\[0\]/Y  rs485_mod/amtx_in_d_RNIMQBSV\[0\]/B  rs485_mod/amtx_in_d_RNIMQBSV\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/B  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/A  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNI2JREA\[0\]/B  rs485_mod/tctx_in_d_RNI2JREA\[0\]/Y  rs485_mod/tctx_in_d_RNISIIQV\[0\]/B  rs485_mod/tctx_in_d_RNISIIQV\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/B  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/OPB_WE_0_a2_0/B  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/C  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/Y  pci_target/OPB_ADDR_RNIU4TDE\[3\]/B  pci_target/OPB_ADDR_RNIU4TDE\[3\]/Y  pci_target/pci_cmd_RNILDJFE_2\[0\]/A  pci_target/pci_cmd_RNILDJFE_2\[0\]/Y  pci_target/sp_dr_RNI8BMQE\[3\]/B  pci_target/sp_dr_RNI8BMQE\[3\]/Y  pci_target/sp_dr_RNI0UP5D1\[3\]/B  pci_target/sp_dr_RNI0UP5D1\[3\]/Y  pci_target/sp_dr_RNI8GA522\[3\]/A  pci_target/sp_dr_RNI8GA522\[3\]/Y  pci_target/sp_dr_RNI0G0M23\[3\]/A  pci_target/sp_dr_RNI0G0M23\[3\]/Y  pci_target/sp_dr_RNI5U09F5\[3\]/C  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[18\]/CLK  brk2/cntr_dutyA\[18\]/Q  brk2/cntr_dutyA7_0_I_90/B  brk2/cntr_dutyA7_0_I_90/Y  brk2/cntr_dutyA7_0_I_91/B  brk2/cntr_dutyA7_0_I_91/Y  brk2/cntr_dutyA7_0_I_95/B  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[18\]/CLK  brk1/cntr_dutyA\[18\]/Q  brk1/cntr_dutyA7_0_I_90/B  brk1/cntr_dutyA7_0_I_90/Y  brk1/cntr_dutyA7_0_I_91/B  brk1/cntr_dutyA7_0_I_91/Y  brk1/cntr_dutyA7_0_I_95/B  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[18\]/CLK  brg1/cntr_dutyC\[18\]/Q  brg1/cntr_dutyC6_0_I_90/B  brg1/cntr_dutyC6_0_I_90/Y  brg1/cntr_dutyC6_0_I_91/B  brg1/cntr_dutyC6_0_I_91/Y  brg1/cntr_dutyC6_0_I_95/B  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[18\]/CLK  brg1/cntr_dutyB\[18\]/Q  brg1/cntr_dutyB6_0_I_90/B  brg1/cntr_dutyB6_0_I_90/Y  brg1/cntr_dutyB6_0_I_91/B  brg1/cntr_dutyB6_0_I_91/Y  brg1/cntr_dutyB6_0_I_95/B  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIG21S\[1\]/B  ad1_mod/state_RNIG21S\[1\]/Y  ad1_mod/state_RNO_2\[2\]/A  ad1_mod/state_RNO_2\[2\]/Y  ad1_mod/state_RNO_0\[2\]/B  ad1_mod/state_RNO_0\[2\]/Y  ad1_mod/state_RNO\[2\]/A  ad1_mod/state_RNO\[2\]/Y  ad1_mod/state\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[5\]/CLK  brg1/cntr_dutyC\[5\]/Q  brg1/cntr_dutyC_RNILDUJ2\[5\]/B  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[5\]/CLK  brg4/cntr_dutyA\[5\]/Q  brg4/cntr_dutyA_RNIR57I1\[5\]/B  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[5\]/CLK  brg3/cntr_dutyA\[5\]/Q  brg3/cntr_dutyA_RNILH2P1\[5\]/B  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO_0\[30\]/B  brg3/cntr_dutyA_RNO_0\[30\]/Y  brg3/cntr_dutyA_RNO\[30\]/A  brg3/cntr_dutyA_RNO\[30\]/Y  brg3/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[5\]/CLK  brg5/cntr_dutyC\[5\]/Q  brg5/cntr_dutyC_RNIDUGO1\[5\]/B  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO_0\[30\]/B  brg5/cntr_dutyC_RNO_0\[30\]/Y  brg5/cntr_dutyC_RNO\[30\]/B  brg5/cntr_dutyC_RNO\[30\]/Y  brg5/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[5\]/CLK  brg5/cntr_dutyB\[5\]/Q  brg5/cntr_dutyB_RNI7CUH1\[5\]/B  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[5\]/CLK  brg4/cntr_dutyC\[5\]/Q  brg4/cntr_dutyC_RNI7ACV1\[5\]/B  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO_0\[30\]/B  brg4/cntr_dutyC_RNO_0\[30\]/Y  brg4/cntr_dutyC_RNO\[30\]/B  brg4/cntr_dutyC_RNO\[30\]/Y  brg4/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[5\]/CLK  brg4/cntr_dutyB\[5\]/Q  brg4/cntr_dutyB_RNI1OPO1\[5\]/B  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO_0\[30\]/B  brg4/cntr_dutyB_RNO_0\[30\]/Y  brg4/cntr_dutyB_RNO\[30\]/B  brg4/cntr_dutyB_RNO\[30\]/Y  brg4/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[5\]/CLK  brg3/cntr_dutyC\[5\]/Q  brg3/cntr_dutyC_RNI1M762\[5\]/B  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO_0\[30\]/B  brg3/cntr_dutyC_RNO_0\[30\]/Y  brg3/cntr_dutyC_RNO\[30\]/B  brg3/cntr_dutyC_RNO\[30\]/Y  brg3/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[5\]/CLK  brg3/cntr_dutyB\[5\]/Q  brg3/cntr_dutyB_RNIR3LV1\[5\]/B  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO_0\[30\]/B  brg3/cntr_dutyB_RNO_0\[30\]/Y  brg3/cntr_dutyB_RNO\[30\]/B  brg3/cntr_dutyB_RNO\[30\]/Y  brg3/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[5\]/CLK  brg2/cntr_dutyC\[5\]/Q  brg2/cntr_dutyC_RNIR13D2\[5\]/B  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[5\]/CLK  brg2/cntr_dutyB\[5\]/Q  brg2/cntr_dutyB_RNILFG62\[5\]/B  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO_0\[30\]/B  brg2/cntr_dutyB_RNO_0\[30\]/Y  brg2/cntr_dutyB_RNO\[30\]/B  brg2/cntr_dutyB_RNO\[30\]/Y  brg2/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIH1FU9\[30\]/B  brk1/CycleCount_RNIH1FU9\[30\]/Y  brk1/CycleCount_RNI6ID7L\[30\]/A  brk1/CycleCount_RNI6ID7L\[30\]/Y  brk1/CycleCount_RNI42TSV\[30\]/A  brk1/CycleCount_RNI42TSV\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/A  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIO7EU9\[28\]/B  brk1/CycleCount_RNIO7EU9\[28\]/Y  brk1/CycleCount_RNIKUB7L\[28\]/A  brk1/CycleCount_RNIKUB7L\[28\]/Y  brk1/CycleCount_RNIIERSV\[28\]/A  brk1/CycleCount_RNIIERSV\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/A  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  brg3/CycleCount_RNI200EO\[6\]/B  brg3/CycleCount_RNI200EO\[6\]/Y  can_control/state1_RNICR4A08/B  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[7\]/CLK  hotlink/out_ram_rd_pt\[7\]/Q  hotlink/un3_out_ram_rd_pt_I_20/B  hotlink/un3_out_ram_rd_pt_I_20/Y  hotlink/un1_out_ram_rd_pt_0_I_16/A  hotlink/un1_out_ram_rd_pt_0_I_16/Y  hotlink/un1_out_ram_rd_pt_0_I_18/A  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_10/A  can_control/OPB_DO_1_t_0_20_0_iv_10/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/A  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/CycleCount_RNIAJFTD\[3\]/B  brg3/CycleCount_RNIAJFTD\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/A  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNI365P9\[3\]/B  osc_count/sp_RNI365P9\[3\]/Y  pci_target/sp_dr_RNI8GA522\[3\]/C  pci_target/sp_dr_RNI8GA522\[3\]/Y  pci_target/sp_dr_RNI0G0M23\[3\]/A  pci_target/sp_dr_RNI0G0M23\[3\]/Y  pci_target/sp_dr_RNI5U09F5\[3\]/C  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIRB8OD\[12\]/C  brg4/CycleCount_RNIRB8OD\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_13/B  can_control/OPB_DO_1_t_0_18_0_iv_13/Y  can_control/OPB_DO_1_t_0_18_0_iv_16/C  can_control/OPB_DO_1_t_0_18_0_iv_16/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/B  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNINQE4B\[24\]/B  brg4/sample_time_set_RNINQE4B\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_9/B  can_control/OPB_DO_1_t_0_6_0_iv_9/Y  can_control/OPB_DO_1_t_0_6_0_iv_12/C  can_control/OPB_DO_1_t_0_6_0_iv_12/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/B  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[29\]/CLK  brg1/cntr_dutyA\[29\]/Q  brg1/cntr_dutyA7_0_I_26/A  brg1/cntr_dutyA7_0_I_26/Y  brg1/cntr_dutyA7_0_I_28/C  brg1/cntr_dutyA7_0_I_28/Y  brg1/cntr_dutyA7_0_I_30/B  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT coll_mod/med_mod/u2/wrn1/CLK  coll_mod/med_mod/u2/wrn1/Q  coll_mod/med_mod/u2/wrn2/D  	(5.8:5.8:5.8) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[28\]/CLK  brk2/cntr_dutyA\[28\]/Q  brk2/cntr_dutyA7_0_I_35/B  brk2/cntr_dutyA7_0_I_35/Y  brk2/cntr_dutyA7_0_I_40/A  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[28\]/CLK  brk1/cntr_dutyA\[28\]/Q  brk1/cntr_dutyA7_0_I_35/B  brk1/cntr_dutyA7_0_I_35/Y  brk1/cntr_dutyA7_0_I_40/A  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[28\]/CLK  brg1/cntr_dutyC\[28\]/Q  brg1/cntr_dutyC6_0_I_35/B  brg1/cntr_dutyC6_0_I_35/Y  brg1/cntr_dutyC6_0_I_40/A  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[28\]/CLK  brg1/cntr_dutyB\[28\]/Q  brg1/cntr_dutyB6_0_I_35/B  brg1/cntr_dutyB6_0_I_35/Y  brg1/cntr_dutyB6_0_I_40/A  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[4\]/CLK  brg1/cntr_dutyA\[4\]/Q  brg1/cntr_dutyA7_0_I_134/A  brg1/cntr_dutyA7_0_I_134/Y  brg1/cntr_dutyA7_0_I_137/C  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIRVPFA/B  can_control/state1_RNIRVPFA/Y  can_control/state1_RNIU8Q822/A  can_control/state1_RNIU8Q822/Y  can_control/state1_RNILJMGF5/A  can_control/state1_RNILJMGF5/Y  can_control/state1_RNICR4A08/A  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[26\]/CLK  brg1/cntr_dutyA\[26\]/Q  brg1/cntr_dutyA7_0_I_7/A  brg1/cntr_dutyA7_0_I_7/Y  brg1/cntr_dutyA7_0_I_15/B  brg1/cntr_dutyA7_0_I_15/Y  brg1/cntr_dutyA7_0_I_18/C  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[29\]/CLK  brg5/cntr_dutyA\[29\]/Q  brg5/cntr_dutyA7_0_I_32/A  brg5/cntr_dutyA7_0_I_32/Y  brg5/cntr_dutyA7_0_I_36/C  brg5/cntr_dutyA7_0_I_36/Y  brg5/cntr_dutyA7_0_I_40/C  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[29\]/CLK  brg2/cntr_dutyA\[29\]/Q  brg2/cntr_dutyA7_0_I_32/A  brg2/cntr_dutyA7_0_I_32/Y  brg2/cntr_dutyA7_0_I_36/C  brg2/cntr_dutyA7_0_I_36/Y  brg2/cntr_dutyA7_0_I_40/C  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[26\]/CLK  brg1/cntr_dutyA\[26\]/Q  brg1/cntr_dutyA7_0_I_51/B  brg1/cntr_dutyA7_0_I_51/Y  brg1/cntr_dutyA7_0_I_52/C  brg1/cntr_dutyA7_0_I_52/Y  brg1/cntr_dutyA7_0_I_64/C  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[28\]/CLK  brg1/cntr_dutyA\[28\]/Q  brg1/cntr_dutyA7_0_I_24/A  brg1/cntr_dutyA7_0_I_24/Y  brg1/cntr_dutyA7_0_I_28/B  brg1/cntr_dutyA7_0_I_28/Y  brg1/cntr_dutyA7_0_I_30/B  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIQ38HO\[6\]/C  brg1/CycleCount_RNIQ38HO\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_11/A  can_control/OPB_DO_1_t_0_24_0_iv_11/Y  can_control/state1_RNIKR421B/A  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNI3FFM\[0\]/B  ad2_mod/state_RNI3FFM\[0\]/Y  ad2_mod/status_RNO_2\[1\]/C  ad2_mod/status_RNO_2\[1\]/Y  ad2_mod/status_RNO_0\[1\]/C  ad2_mod/status_RNO_0\[1\]/Y  ad2_mod/status_RNO\[1\]/C  ad2_mod/status_RNO\[1\]/Y  ad2_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_90/B  brg5/cntr_dutyA7_0_I_90/Y  brg5/cntr_dutyA7_0_I_91/B  brg5/cntr_dutyA7_0_I_91/Y  brg5/cntr_dutyA7_0_I_95/B  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_90/B  brg4/cntr_dutyA7_0_I_90/Y  brg4/cntr_dutyA7_0_I_91/B  brg4/cntr_dutyA7_0_I_91/Y  brg4/cntr_dutyA7_0_I_95/B  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_90/B  brg3/cntr_dutyA7_0_I_90/Y  brg3/cntr_dutyA7_0_I_91/B  brg3/cntr_dutyA7_0_I_91/Y  brg3/cntr_dutyA7_0_I_95/B  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_90/B  brg2/cntr_dutyA7_0_I_90/Y  brg2/cntr_dutyA7_0_I_91/B  brg2/cntr_dutyA7_0_I_91/Y  brg2/cntr_dutyA7_0_I_95/B  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_1/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[25\]/CLK  brg1/cntr_dutyA\[25\]/Q  brg1/cntr_dutyA7_0_I_43/A  brg1/cntr_dutyA7_0_I_43/Y  brg1/cntr_dutyA7_0_I_45/B  brg1/cntr_dutyA7_0_I_45/Y  brg1/cntr_dutyA7_0_I_64/A  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/control_RNIVPPBA/A  rs485_mod/control_RNIVPPBA/Y  rs485_mod/tst_spi_miso_d_RNI8KG7V\[0\]/A  rs485_mod/tst_spi_miso_d_RNI8KG7V\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/A  rs485_mod/tst_spi_miso_d_RNIK72EV1\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/A  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIUBK37/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIUBK37/Y  can_control/OPB_DO_1_t_0_28_iv_10/C  can_control/OPB_DO_1_t_0_28_iv_10/Y  can_control/OPB_DO_1_t_0_28_iv_14/C  can_control/OPB_DO_1_t_0_28_iv_14/Y  can_control/OPB_DO_1_t_0_28_iv_22/B  can_control/OPB_DO_1_t_0_28_iv_22/Y  can_control/control_RNIFV24K9\[2\]/C  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_90/B  brg5/cntr_dutyA7_0_I_90/Y  brg5/cntr_dutyA7_0_I_94/C  brg5/cntr_dutyA7_0_I_94/Y  brg5/cntr_dutyA7_0_I_95/C  brg5/cntr_dutyA7_0_I_95/Y  brg5/cntr_dutyA7_0_I_107/C  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_90/B  brg4/cntr_dutyA7_0_I_90/Y  brg4/cntr_dutyA7_0_I_94/C  brg4/cntr_dutyA7_0_I_94/Y  brg4/cntr_dutyA7_0_I_95/C  brg4/cntr_dutyA7_0_I_95/Y  brg4/cntr_dutyA7_0_I_107/C  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_90/B  brg3/cntr_dutyA7_0_I_90/Y  brg3/cntr_dutyA7_0_I_94/C  brg3/cntr_dutyA7_0_I_94/Y  brg3/cntr_dutyA7_0_I_95/C  brg3/cntr_dutyA7_0_I_95/Y  brg3/cntr_dutyA7_0_I_107/C  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_90/B  brg2/cntr_dutyA7_0_I_90/Y  brg2/cntr_dutyA7_0_I_94/C  brg2/cntr_dutyA7_0_I_94/Y  brg2/cntr_dutyA7_0_I_95/C  brg2/cntr_dutyA7_0_I_95/Y  brg2/cntr_dutyA7_0_I_107/C  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/over_i_set_RNILF8S9\[1\]/B  brk1/over_i_set_RNILF8S9\[1\]/Y  brk1/over_i_set_RNISNJ4K\[1\]/A  brk1/over_i_set_RNISNJ4K\[1\]/Y  brk1/sample_time_set_RNIAMDPU\[1\]/A  brk1/sample_time_set_RNIAMDPU\[1\]/Y  brk1/CycleCount_RNIHVOTJ1\[1\]/B  brk1/CycleCount_RNIHVOTJ1\[1\]/Y  pci_target/OPB_m7_0_a2_21/C  pci_target/OPB_m7_0_a2_21/Y  pci_target/sp_dr_RNIDVN66P\[1\]/B  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[28\]/CLK  brg5/cntr_dutyA\[28\]/Q  brg5/cntr_dutyA7_0_I_35/B  brg5/cntr_dutyA7_0_I_35/Y  brg5/cntr_dutyA7_0_I_40/A  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[28\]/CLK  brg4/cntr_dutyA\[28\]/Q  brg4/cntr_dutyA7_0_I_35/B  brg4/cntr_dutyA7_0_I_35/Y  brg4/cntr_dutyA7_0_I_40/A  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[28\]/CLK  brg3/cntr_dutyA\[28\]/Q  brg3/cntr_dutyA7_0_I_35/B  brg3/cntr_dutyA7_0_I_35/Y  brg3/cntr_dutyA7_0_I_40/A  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[28\]/CLK  brg2/cntr_dutyA\[28\]/Q  brg2/cntr_dutyA7_0_I_35/B  brg2/cntr_dutyA7_0_I_35/Y  brg2/cntr_dutyA7_0_I_40/A  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIS0QFA/B  can_control/state1_RNIS0QFA/Y  can_control/state1_RNID3PV01/B  can_control/state1_RNID3PV01/Y  can_control/state1_RNI1DKQB1/C  can_control/state1_RNI1DKQB1/Y  can_control/state1_RNI4P8UI1/C  can_control/state1_RNI4P8UI1/Y  can_control/state1_RNI8UI523/C  can_control/state1_RNI8UI523/Y  can_control/state1_RNIEUUK75/B  can_control/state1_RNIEUUK75/Y  pci_target/G_1_6/B  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[28\]/CLK  brg5/cntr_dutyC\[28\]/Q  brg5/cntr_dutyC6_0_I_31/B  brg5/cntr_dutyC6_0_I_31/Y  brg5/cntr_dutyC6_0_I_37/C  brg5/cntr_dutyC6_0_I_37/Y  brg5/cntr_dutyC6_0_I_40/B  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[28\]/CLK  brg5/cntr_dutyB\[28\]/Q  brg5/cntr_dutyB6_0_I_31/B  brg5/cntr_dutyB6_0_I_31/Y  brg5/cntr_dutyB6_0_I_37/C  brg5/cntr_dutyB6_0_I_37/Y  brg5/cntr_dutyB6_0_I_40/B  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[28\]/CLK  brg4/cntr_dutyC\[28\]/Q  brg4/cntr_dutyC6_0_I_31/B  brg4/cntr_dutyC6_0_I_31/Y  brg4/cntr_dutyC6_0_I_37/C  brg4/cntr_dutyC6_0_I_37/Y  brg4/cntr_dutyC6_0_I_40/B  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[28\]/CLK  brg4/cntr_dutyB\[28\]/Q  brg4/cntr_dutyB6_0_I_31/B  brg4/cntr_dutyB6_0_I_31/Y  brg4/cntr_dutyB6_0_I_37/C  brg4/cntr_dutyB6_0_I_37/Y  brg4/cntr_dutyB6_0_I_40/B  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[28\]/CLK  brg3/cntr_dutyC\[28\]/Q  brg3/cntr_dutyC6_0_I_31/B  brg3/cntr_dutyC6_0_I_31/Y  brg3/cntr_dutyC6_0_I_37/C  brg3/cntr_dutyC6_0_I_37/Y  brg3/cntr_dutyC6_0_I_40/B  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[28\]/CLK  brg3/cntr_dutyB\[28\]/Q  brg3/cntr_dutyB6_0_I_31/B  brg3/cntr_dutyB6_0_I_31/Y  brg3/cntr_dutyB6_0_I_37/C  brg3/cntr_dutyB6_0_I_37/Y  brg3/cntr_dutyB6_0_I_40/B  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[28\]/CLK  brg2/cntr_dutyC\[28\]/Q  brg2/cntr_dutyC6_0_I_31/B  brg2/cntr_dutyC6_0_I_31/Y  brg2/cntr_dutyC6_0_I_37/C  brg2/cntr_dutyC6_0_I_37/Y  brg2/cntr_dutyC6_0_I_40/B  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[28\]/CLK  brg2/cntr_dutyB\[28\]/Q  brg2/cntr_dutyB6_0_I_31/B  brg2/cntr_dutyB6_0_I_31/Y  brg2/cntr_dutyB6_0_I_37/C  brg2/cntr_dutyB6_0_I_37/Y  brg2/cntr_dutyB6_0_I_40/B  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/RES_OUT_WE_0_a2_4_a2_0/B  add_dec/RES_OUT_WE_0_a2_4_a2_0/Y  add_dec/FOPT_WE_0_a2_0_a2/B  add_dec/FOPT_WE_0_a2_0_a2/Y  hotlink/out_ram_we/B  hotlink/out_ram_we/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/A  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0/BLKA  	(24.8:24.8:24.8) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIL4EU9\[25\]/B  brk1/CycleCount_RNIL4EU9\[25\]/Y  brk1/CycleCount_RNIEOB7L\[25\]/A  brk1/CycleCount_RNIEOB7L\[25\]/Y  brk1/CycleCount_RNIC8RSV\[25\]/A  brk1/CycleCount_RNIC8RSV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_6/C  can_control/OPB_DO_1_t_0_5_0_iv_6/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/B  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIN6EU9\[27\]/B  brk1/CycleCount_RNIN6EU9\[27\]/Y  brk1/CycleCount_RNIISB7L\[27\]/A  brk1/CycleCount_RNIISB7L\[27\]/Y  brk1/CycleCount_RNIGCRSV\[27\]/A  brk1/CycleCount_RNIGCRSV\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/A  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIGVDU9\[20\]/B  brk1/CycleCount_RNIGVDU9\[20\]/Y  brk1/CycleCount_RNI4EB7L\[20\]/A  brk1/CycleCount_RNI4EB7L\[20\]/Y  brk1/CycleCount_RNI2UQSV\[20\]/A  brk1/CycleCount_RNI2UQSV\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/A  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[17\]/CLK  brk2/cntr_dutyA\[17\]/Q  brk2/cntr_dutyA7_0_I_80/A  brk2/cntr_dutyA7_0_I_80/Y  brk2/cntr_dutyA7_0_I_83/C  brk2/cntr_dutyA7_0_I_83/Y  brk2/cntr_dutyA7_0_I_84/B  brk2/cntr_dutyA7_0_I_84/Y  brk2/cntr_dutyA7_0_I_107/A  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[17\]/CLK  brk1/cntr_dutyA\[17\]/Q  brk1/cntr_dutyA7_0_I_80/A  brk1/cntr_dutyA7_0_I_80/Y  brk1/cntr_dutyA7_0_I_83/C  brk1/cntr_dutyA7_0_I_83/Y  brk1/cntr_dutyA7_0_I_84/B  brk1/cntr_dutyA7_0_I_84/Y  brk1/cntr_dutyA7_0_I_107/A  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[17\]/CLK  brg1/cntr_dutyC\[17\]/Q  brg1/cntr_dutyC6_0_I_80/A  brg1/cntr_dutyC6_0_I_80/Y  brg1/cntr_dutyC6_0_I_83/C  brg1/cntr_dutyC6_0_I_83/Y  brg1/cntr_dutyC6_0_I_84/B  brg1/cntr_dutyC6_0_I_84/Y  brg1/cntr_dutyC6_0_I_107/A  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[17\]/CLK  brg1/cntr_dutyB\[17\]/Q  brg1/cntr_dutyB6_0_I_80/A  brg1/cntr_dutyB6_0_I_80/Y  brg1/cntr_dutyB6_0_I_83/C  brg1/cntr_dutyB6_0_I_83/Y  brg1/cntr_dutyB6_0_I_84/B  brg1/cntr_dutyB6_0_I_84/Y  brg1/cntr_dutyB6_0_I_107/A  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIKOF4B\[30\]/B  brg4/sample_time_set_RNIKOF4B\[30\]/Y  brg4/CycleCount_RNI54T701\[30\]/B  brg4/CycleCount_RNI54T701\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/B  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIRUE4B\[28\]/B  brg4/sample_time_set_RNIRUE4B\[28\]/Y  brg4/CycleCount_RNIJGR701\[28\]/B  brg4/CycleCount_RNIJGR701\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/B  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIH0EU9\[21\]/B  brk1/CycleCount_RNIH0EU9\[21\]/Y  brk1/CycleCount_RNI6GB7L\[21\]/A  brk1/CycleCount_RNI6GB7L\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_6/A  can_control/OPB_DO_1_t_0_9_0_iv_6/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/C  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[30\]/CLK  brg1/cntr_dutyA\[30\]/Q  brg1/cntr_dutyA7_0_I_3/A  brg1/cntr_dutyA7_0_I_3/Y  brg1/cntr_dutyA7_0_I_14/C  brg1/cntr_dutyA7_0_I_14/Y  brg1/cntr_dutyA7_0_I_19/B  brg1/cntr_dutyA7_0_I_19/Y  brg1/cntr_dutyA7_0_I_20/A  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[8\]/CLK  brg1/cntr_dutyA\[8\]/Q  brg1/cntr_dutyA7_0_I_124/A  brg1/cntr_dutyA7_0_I_124/Y  brg1/cntr_dutyA7_0_I_126/B  brg1/cntr_dutyA7_0_I_126/Y  brg1/cntr_dutyA7_0_I_138/C  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[13\]/CLK  brg1/cntr_dutyA\[13\]/Q  brg1/cntr_dutyA7_0_I_104/A  brg1/cntr_dutyA7_0_I_104/Y  brg1/cntr_dutyA7_0_I_106/B  brg1/cntr_dutyA7_0_I_106/Y  brg1/cntr_dutyA7_0_I_107/B  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[22\]/CLK  brg1/cntr_dutyA\[22\]/Q  brg1/cntr_dutyA7_0_I_61/A  brg1/cntr_dutyA7_0_I_61/Y  brg1/cntr_dutyA7_0_I_63/B  brg1/cntr_dutyA7_0_I_63/Y  brg1/cntr_dutyA7_0_I_64/B  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[30\]/CLK  brg1/cntr_dutyA\[30\]/Q  brg1/cntr_dutyA7_0_I_25/A  brg1/cntr_dutyA7_0_I_25/Y  brg1/cntr_dutyA7_0_I_29/B  brg1/cntr_dutyA7_0_I_29/Y  brg1/cntr_dutyA7_0_I_30/A  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m27_e/A  ad2_mod/m27_e/Y  ad2_mod/m28/A  ad2_mod/m28/Y  ad2_mod/state_RNIUBDAD\[11\]/C  ad2_mod/state_RNIUBDAD\[11\]/Y  ad2_mod/status_RNI1VH8O\[3\]/C  ad2_mod/status_RNI1VH8O\[3\]/Y  ad2_mod/status_RNIQ4UFA1\[3\]/A  ad2_mod/status_RNIQ4UFA1\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/A  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO_0/A  osc_count/un19_OPB_DO_0/Y  osc_count/sp_RNIM44O9\[15\]/B  osc_count/sp_RNIM44O9\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_3/A  can_control/OPB_DO_1_t_0_15_0_iv_3/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/C  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_5/C  can_control/OPB_DO_1_t_0_15_0_iv_5/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/A  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO_0/A  osc_count/un19_OPB_DO_0/Y  osc_count/sp_RNIL34O9\[14\]/B  osc_count/sp_RNIL34O9\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_3/A  can_control/OPB_DO_1_t_0_16_0_iv_3/Y  can_control/OPB_DO_1_t_0_16_0_iv_4/C  can_control/OPB_DO_1_t_0_16_0_iv_4/Y  can_control/OPB_DO_1_t_0_16_0_iv_5/C  can_control/OPB_DO_1_t_0_16_0_iv_5/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/A  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[27\]/CLK  brg1/cntr_dutyA\[27\]/Q  brg1/cntr_dutyA7_0_I_5/A  brg1/cntr_dutyA7_0_I_5/Y  brg1/cntr_dutyA7_0_I_15/C  brg1/cntr_dutyA7_0_I_15/Y  brg1/cntr_dutyA7_0_I_18/C  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO_0/A  osc_count/un19_OPB_DO_0/Y  osc_count/sp_RNIK24O9\[13\]/B  osc_count/sp_RNIK24O9\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_3/A  can_control/OPB_DO_1_t_0_17_0_iv_3/Y  can_control/OPB_DO_1_t_0_17_0_iv_4/C  can_control/OPB_DO_1_t_0_17_0_iv_4/Y  can_control/OPB_DO_1_t_0_17_0_iv_5/A  can_control/OPB_DO_1_t_0_17_0_iv_5/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/C  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/B  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA7_0_I_109/A  brg5/cntr_dutyA7_0_I_109/Y  brg5/cntr_dutyA7_0_I_113/B  brg5/cntr_dutyA7_0_I_113/Y  brg5/cntr_dutyA7_0_I_115/B  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA7_0_I_109/A  brg4/cntr_dutyA7_0_I_109/Y  brg4/cntr_dutyA7_0_I_113/B  brg4/cntr_dutyA7_0_I_113/Y  brg4/cntr_dutyA7_0_I_115/B  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA7_0_I_109/A  brg3/cntr_dutyA7_0_I_109/Y  brg3/cntr_dutyA7_0_I_113/B  brg3/cntr_dutyA7_0_I_113/Y  brg3/cntr_dutyA7_0_I_115/B  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA7_0_I_109/A  brg2/cntr_dutyA7_0_I_109/Y  brg2/cntr_dutyA7_0_I_113/B  brg2/cntr_dutyA7_0_I_113/Y  brg2/cntr_dutyA7_0_I_115/B  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_28_iv_21/B  can_control/OPB_DO_1_t_0_28_iv_21/Y  can_control/control_RNIFV24K9\[2\]/B  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNO\[27\]/A  hotlink/glitch_count_RNO\[27\]/Y  hotlink/glitch_count\[27\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[16\]/CLK  brk2/cntr_dutyA\[16\]/Q  brk2/cntr_dutyA7_0_I_81/A  brk2/cntr_dutyA7_0_I_81/Y  brk2/cntr_dutyA7_0_I_83/B  brk2/cntr_dutyA7_0_I_83/Y  brk2/cntr_dutyA7_0_I_84/B  brk2/cntr_dutyA7_0_I_84/Y  brk2/cntr_dutyA7_0_I_107/A  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[16\]/CLK  brk1/cntr_dutyA\[16\]/Q  brk1/cntr_dutyA7_0_I_81/A  brk1/cntr_dutyA7_0_I_81/Y  brk1/cntr_dutyA7_0_I_83/B  brk1/cntr_dutyA7_0_I_83/Y  brk1/cntr_dutyA7_0_I_84/B  brk1/cntr_dutyA7_0_I_84/Y  brk1/cntr_dutyA7_0_I_107/A  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[16\]/CLK  brg1/cntr_dutyC\[16\]/Q  brg1/cntr_dutyC6_0_I_81/A  brg1/cntr_dutyC6_0_I_81/Y  brg1/cntr_dutyC6_0_I_83/B  brg1/cntr_dutyC6_0_I_83/Y  brg1/cntr_dutyC6_0_I_84/B  brg1/cntr_dutyC6_0_I_84/Y  brg1/cntr_dutyC6_0_I_107/A  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[16\]/CLK  brg1/cntr_dutyB\[16\]/Q  brg1/cntr_dutyB6_0_I_81/A  brg1/cntr_dutyB6_0_I_81/Y  brg1/cntr_dutyB6_0_I_83/B  brg1/cntr_dutyB6_0_I_83/Y  brg1/cntr_dutyB6_0_I_84/B  brg1/cntr_dutyB6_0_I_84/Y  brg1/cntr_dutyB6_0_I_107/A  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/sync_d_RNIQCFIA_0\[22\]/B  rs485_mod/sync_d_RNIQCFIA_0\[22\]/Y  rs485_mod/coll_sp2_in_d_RNIQ5PJL\[22\]/A  rs485_mod/coll_sp2_in_d_RNIQ5PJL\[22\]/Y  rs485_mod/amtx_in_d_RNIGRCI01\[22\]/A  rs485_mod/amtx_in_d_RNIGRCI01\[22\]/Y  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/B  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/A  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/sync_d_RNIRDFIA_0\[23\]/B  rs485_mod/sync_d_RNIRDFIA_0\[23\]/Y  rs485_mod/coll_sp2_in_d_RNIT8PJL\[23\]/A  rs485_mod/coll_sp2_in_d_RNIT8PJL\[23\]/Y  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/A  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/Y  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/B  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/A  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/test_pattern_RNIMJ0IA_0\[21\]/B  rs485_mod/test_pattern_RNIMJ0IA_0\[21\]/Y  rs485_mod/coll_sp1_in_d_RNIG9NDL\[21\]/A  rs485_mod/coll_sp1_in_d_RNIG9NDL\[21\]/Y  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/A  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/A  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/B  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/sync_d_RNIPBFIA_0\[21\]/B  rs485_mod/sync_d_RNIPBFIA_0\[21\]/Y  rs485_mod/coll_sp2_in_d_RNIN2PJL\[21\]/A  rs485_mod/coll_sp2_in_d_RNIN2PJL\[21\]/Y  rs485_mod/amtx_in_d_RNI1TACM\[21\]/A  rs485_mod/amtx_in_d_RNI1TACM\[21\]/Y  rs485_mod/amtx_in_d_RNISGK9B1\[21\]/B  rs485_mod/amtx_in_d_RNISGK9B1\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/A  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[29\]/CLK  brg1/cntr_dutyA\[29\]/Q  brg1/cntr_dutyA7_0_I_4/A  brg1/cntr_dutyA7_0_I_4/Y  brg1/cntr_dutyA7_0_I_14/B  brg1/cntr_dutyA7_0_I_14/Y  brg1/cntr_dutyA7_0_I_19/B  brg1/cntr_dutyA7_0_I_19/Y  brg1/cntr_dutyA7_0_I_20/A  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[29\]/CLK  brg1/cntr_dutyC\[29\]/Q  brg1/cntr_dutyC6_0_I_37/A  brg1/cntr_dutyC6_0_I_37/Y  brg1/cntr_dutyC6_0_I_40/B  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i/B  brg4/G_426_i/Y  brg4/CycleCount_RNIM6BED\[14\]/C  brg4/CycleCount_RNIM6BED\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/B  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/C  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i_0/B  brg4/G_426_i_0/Y  brg4/CycleCount_RNIQABED\[15\]/C  brg4/CycleCount_RNIQABED\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_7/B  can_control/OPB_DO_1_t_0_15_0_iv_7/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/C  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/OPB_DO_1/A  osc_count/OPB_DO_1/Y  osc_count/startb_RNICM1N9/C  osc_count/startb_RNICM1N9/Y  can_control/control_RNIQ3H051\[2\]/B  can_control/control_RNIQ3H051\[2\]/Y  can_control/control_RNI1M5PR1\[2\]/B  can_control/control_RNI1M5PR1\[2\]/Y  can_control/control_RNI39Q972\[2\]/C  can_control/control_RNI39Q972\[2\]/Y  can_control/control_RNI3V3H55\[2\]/B  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[25\]/CLK  brg1/cntr_dutyA\[25\]/Q  brg1/cntr_dutyA7_0_I_8/A  brg1/cntr_dutyA7_0_I_8/Y  brg1/cntr_dutyA7_0_I_15/A  brg1/cntr_dutyA7_0_I_15/Y  brg1/cntr_dutyA7_0_I_18/C  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[24\]/CLK  brg1/cntr_dutyA\[24\]/Q  brg1/cntr_dutyA7_0_I_10/A  brg1/cntr_dutyA7_0_I_10/Y  brg1/cntr_dutyA7_0_I_16/C  brg1/cntr_dutyA7_0_I_16/Y  brg1/cntr_dutyA7_0_I_18/B  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg3/sample_time_set_RNIGMUCM\[18\]/B  brg3/sample_time_set_RNIGMUCM\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_7/B  can_control/OPB_DO_1_t_0_12_0_iv_7/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[24\]/CLK  brg1/cntr_dutyA\[24\]/Q  brg1/cntr_dutyA7_0_I_44/A  brg1/cntr_dutyA7_0_I_44/Y  brg1/cntr_dutyA7_0_I_45/C  brg1/cntr_dutyA7_0_I_45/Y  brg1/cntr_dutyA7_0_I_64/A  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/clk_divider_RNIME0SG\[0\]/A  brg5/clk_divider_RNIME0SG\[0\]/Y  brg5/over_i_set_RNIEKLP61\[0\]/B  brg5/over_i_set_RNIEKLP61\[0\]/Y  brg5/CycleCount_RNIDLK0S1\[0\]/B  brg5/CycleCount_RNIDLK0S1\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[4\]/CLK  pci_target/OPB_ADDR\[4\]/Q  pci_target/OPB_ADDR_RNINP5A\[4\]/A  pci_target/OPB_ADDR_RNINP5A\[4\]/Y  Clocks/m8_e/B  Clocks/m8_e/Y  add_dec/CLOCK_RE_0_a2_6_o2/B  add_dec/CLOCK_RE_0_a2_6_o2/Y  Clocks/m1_0_2/B  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/clk_divider_RNIAEK7O\[9\]/B  brg2/clk_divider_RNIAEK7O\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_7/C  can_control/OPB_DO_1_t_0_21_0_iv_7/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/C  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/OPB_WE_0_a2_0/B  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/A  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNIG5A8A\[13\]/B  Clocks/Clk10HzDiv_RNIG5A8A\[13\]/Y  Clocks/Clk10HzDiv_RNIE57EU\[13\]/A  Clocks/Clk10HzDiv_RNIE57EU\[13\]/Y  Clocks/Clk10HzDiv_RNICNPN62\[13\]/A  Clocks/Clk10HzDiv_RNICNPN62\[13\]/Y  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/A  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[11\]/CLK  brg1/cntr_dutyA\[11\]/Q  brg1/cntr_dutyA7_0_I_74/A  brg1/cntr_dutyA7_0_I_74/Y  brg1/cntr_dutyA7_0_I_77/B  brg1/cntr_dutyA7_0_I_77/Y  brg1/cntr_dutyA7_0_I_78/C  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[15\]/CLK  brg1/cntr_dutyA\[15\]/Q  brg1/cntr_dutyA7_0_I_70/A  brg1/cntr_dutyA7_0_I_70/Y  brg1/cntr_dutyA7_0_I_76/C  brg1/cntr_dutyA7_0_I_76/Y  brg1/cntr_dutyA7_0_I_78/B  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/C  rs485_mod/eatx_in_d_RNIHMFOT4\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/C  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/C  rs485_mod/eatx_in_d_RNIDKHOT4\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/A  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[23\]/CLK  brg1/cntr_dutyA\[23\]/Q  brg1/cntr_dutyA7_0_I_1/A  brg1/cntr_dutyA7_0_I_1/Y  brg1/cntr_dutyA7_0_I_16/B  brg1/cntr_dutyA7_0_I_16/Y  brg1/cntr_dutyA7_0_I_18/B  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[26\]/CLK  brg1/cntr_dutyA\[26\]/Q  brg1/cntr_dutyA7_0_I_42/A  brg1/cntr_dutyA7_0_I_42/Y  brg1/cntr_dutyA7_0_I_45/A  brg1/cntr_dutyA7_0_I_45/Y  brg1/cntr_dutyA7_0_I_64/A  brg1/cntr_dutyA7_0_I_64/Y  brg1/cntr_dutyA7_0_I_65/B  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/coll_sp1_in_d_RNIIVNFA_0\[24\]/B  rs485_mod/coll_sp1_in_d_RNIIVNFA_0\[24\]/Y  rs485_mod/test_pattern_RNIIREBL\[24\]/A  rs485_mod/test_pattern_RNIIREBL\[24\]/Y  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/A  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/A  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[16\]/CLK  brg5/cntr_dutyC\[16\]/Q  brg5/cntr_dutyC6_0_I_86/B  brg5/cntr_dutyC6_0_I_86/Y  brg5/cntr_dutyC6_0_I_88/B  brg5/cntr_dutyC6_0_I_88/Y  brg5/cntr_dutyC6_0_I_95/A  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[25\]/CLK  brg5/cntr_dutyC\[25\]/Q  brg5/cntr_dutyC6_0_I_47/B  brg5/cntr_dutyC6_0_I_47/Y  brg5/cntr_dutyC6_0_I_49/B  brg5/cntr_dutyC6_0_I_49/Y  brg5/cntr_dutyC6_0_I_52/A  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[16\]/CLK  brg5/cntr_dutyB\[16\]/Q  brg5/cntr_dutyB6_0_I_86/B  brg5/cntr_dutyB6_0_I_86/Y  brg5/cntr_dutyB6_0_I_88/B  brg5/cntr_dutyB6_0_I_88/Y  brg5/cntr_dutyB6_0_I_95/A  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[25\]/CLK  brg5/cntr_dutyB\[25\]/Q  brg5/cntr_dutyB6_0_I_47/B  brg5/cntr_dutyB6_0_I_47/Y  brg5/cntr_dutyB6_0_I_49/B  brg5/cntr_dutyB6_0_I_49/Y  brg5/cntr_dutyB6_0_I_52/A  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[16\]/CLK  brg4/cntr_dutyC\[16\]/Q  brg4/cntr_dutyC6_0_I_86/B  brg4/cntr_dutyC6_0_I_86/Y  brg4/cntr_dutyC6_0_I_88/B  brg4/cntr_dutyC6_0_I_88/Y  brg4/cntr_dutyC6_0_I_95/A  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[25\]/CLK  brg4/cntr_dutyC\[25\]/Q  brg4/cntr_dutyC6_0_I_47/B  brg4/cntr_dutyC6_0_I_47/Y  brg4/cntr_dutyC6_0_I_49/B  brg4/cntr_dutyC6_0_I_49/Y  brg4/cntr_dutyC6_0_I_52/A  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[16\]/CLK  brg4/cntr_dutyB\[16\]/Q  brg4/cntr_dutyB6_0_I_86/B  brg4/cntr_dutyB6_0_I_86/Y  brg4/cntr_dutyB6_0_I_88/B  brg4/cntr_dutyB6_0_I_88/Y  brg4/cntr_dutyB6_0_I_95/A  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[25\]/CLK  brg4/cntr_dutyB\[25\]/Q  brg4/cntr_dutyB6_0_I_47/B  brg4/cntr_dutyB6_0_I_47/Y  brg4/cntr_dutyB6_0_I_49/B  brg4/cntr_dutyB6_0_I_49/Y  brg4/cntr_dutyB6_0_I_52/A  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[16\]/CLK  brg3/cntr_dutyC\[16\]/Q  brg3/cntr_dutyC6_0_I_86/B  brg3/cntr_dutyC6_0_I_86/Y  brg3/cntr_dutyC6_0_I_88/B  brg3/cntr_dutyC6_0_I_88/Y  brg3/cntr_dutyC6_0_I_95/A  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[25\]/CLK  brg3/cntr_dutyC\[25\]/Q  brg3/cntr_dutyC6_0_I_47/B  brg3/cntr_dutyC6_0_I_47/Y  brg3/cntr_dutyC6_0_I_49/B  brg3/cntr_dutyC6_0_I_49/Y  brg3/cntr_dutyC6_0_I_52/A  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[16\]/CLK  brg3/cntr_dutyB\[16\]/Q  brg3/cntr_dutyB6_0_I_86/B  brg3/cntr_dutyB6_0_I_86/Y  brg3/cntr_dutyB6_0_I_88/B  brg3/cntr_dutyB6_0_I_88/Y  brg3/cntr_dutyB6_0_I_95/A  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[25\]/CLK  brg3/cntr_dutyB\[25\]/Q  brg3/cntr_dutyB6_0_I_47/B  brg3/cntr_dutyB6_0_I_47/Y  brg3/cntr_dutyB6_0_I_49/B  brg3/cntr_dutyB6_0_I_49/Y  brg3/cntr_dutyB6_0_I_52/A  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[16\]/CLK  brg2/cntr_dutyC\[16\]/Q  brg2/cntr_dutyC6_0_I_86/B  brg2/cntr_dutyC6_0_I_86/Y  brg2/cntr_dutyC6_0_I_88/B  brg2/cntr_dutyC6_0_I_88/Y  brg2/cntr_dutyC6_0_I_95/A  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[25\]/CLK  brg2/cntr_dutyC\[25\]/Q  brg2/cntr_dutyC6_0_I_47/B  brg2/cntr_dutyC6_0_I_47/Y  brg2/cntr_dutyC6_0_I_49/B  brg2/cntr_dutyC6_0_I_49/Y  brg2/cntr_dutyC6_0_I_52/A  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[16\]/CLK  brg2/cntr_dutyB\[16\]/Q  brg2/cntr_dutyB6_0_I_86/B  brg2/cntr_dutyB6_0_I_86/Y  brg2/cntr_dutyB6_0_I_88/B  brg2/cntr_dutyB6_0_I_88/Y  brg2/cntr_dutyB6_0_I_95/A  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[25\]/CLK  brg2/cntr_dutyB\[25\]/Q  brg2/cntr_dutyB6_0_I_47/B  brg2/cntr_dutyB6_0_I_47/Y  brg2/cntr_dutyB6_0_I_49/B  brg2/cntr_dutyB6_0_I_49/Y  brg2/cntr_dutyB6_0_I_52/A  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/sample_time_set_RNIO5KAA\[1\]/B  brk1/sample_time_set_RNIO5KAA\[1\]/Y  brk1/sample_time_set_RNIAMDPU\[1\]/B  brk1/sample_time_set_RNIAMDPU\[1\]/Y  brk1/CycleCount_RNIHVOTJ1\[1\]/B  brk1/CycleCount_RNIHVOTJ1\[1\]/Y  pci_target/OPB_m7_0_a2_21/C  pci_target/OPB_m7_0_a2_21/Y  pci_target/sp_dr_RNIDVN66P\[1\]/B  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[30\]/CLK  brk2/cntr_dutyA\[30\]/Q  brk2/cntr_dutyA7_0_I_36/A  brk2/cntr_dutyA7_0_I_36/Y  brk2/cntr_dutyA7_0_I_40/C  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[30\]/CLK  brk1/cntr_dutyA\[30\]/Q  brk1/cntr_dutyA7_0_I_36/A  brk1/cntr_dutyA7_0_I_36/Y  brk1/cntr_dutyA7_0_I_40/C  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[30\]/CLK  brg1/cntr_dutyC\[30\]/Q  brg1/cntr_dutyC6_0_I_36/A  brg1/cntr_dutyC6_0_I_36/Y  brg1/cntr_dutyC6_0_I_40/C  brg1/cntr_dutyC6_0_I_40/Y  brg1/cntr_dutyC6_0_I_41/A  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[30\]/CLK  brg1/cntr_dutyB\[30\]/Q  brg1/cntr_dutyB6_0_I_36/A  brg1/cntr_dutyB6_0_I_36/Y  brg1/cntr_dutyB6_0_I_40/C  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/imtx_in_d_RNING4HA_0\[24\]/B  rs485_mod/imtx_in_d_RNING4HA_0\[24\]/Y  rs485_mod/bmpls_d_RNI0KS9L\[24\]/A  rs485_mod/bmpls_d_RNI0KS9L\[24\]/Y  rs485_mod/tctx_in_d_RNI12K001\[24\]/A  rs485_mod/tctx_in_d_RNI12K001\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/B  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/sp485_2_data_RNIATDDA_0\[24\]/B  rs485_mod/sp485_2_data_RNIATDDA_0\[24\]/Y  rs485_mod/eatx_in_d_RNIGSSSK\[24\]/A  rs485_mod/eatx_in_d_RNIGSSSK\[24\]/Y  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/B  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/A  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[29\]/CLK  brg4/cntr_dutyA\[29\]/Q  brg4/cntr_dutyA7_0_I_37/A  brg4/cntr_dutyA7_0_I_37/Y  brg4/cntr_dutyA7_0_I_40/B  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[29\]/CLK  brg3/cntr_dutyA\[29\]/Q  brg3/cntr_dutyA7_0_I_37/A  brg3/cntr_dutyA7_0_I_37/Y  brg3/cntr_dutyA7_0_I_40/B  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/state_RNIR8BV2\[1\]/A  ad1_mod/state_RNIR8BV2\[1\]/Y  ad1_mod/aq_en_RNIBN0R5/A  ad1_mod/aq_en_RNIBN0R5/Y  ad1_mod/state_RNIDN5L6\[0\]/A  ad1_mod/state_RNIDN5L6\[0\]/Y  ad1_mod/control_RNIQH507\[1\]/A  ad1_mod/control_RNIQH507\[1\]/Y  ad1_mod/time_out_count\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/state_RNIM66H\[1\]/B  ad2_mod/state_RNIM66H\[1\]/Y  ad2_mod/un1_AD_BUSY_2_RNI5D6R/A  ad2_mod/un1_AD_BUSY_2_RNI5D6R/Y  ad2_mod/un1_AD_BUSY_2_RNIVI6S2/A  ad2_mod/un1_AD_BUSY_2_RNIVI6S2/Y  ad2_mod/state_RNI3CSK3\[0\]/A  ad2_mod/state_RNI3CSK3\[0\]/Y  ad2_mod/control_RNIHL5Q3\[1\]/A  ad2_mod/control_RNIHL5Q3\[1\]/Y  ad2_mod/time_out_count\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/sample_trig_RNIKJ68A/B  brk1/sample_trig_RNIKJ68A/Y  brk1/CycleCount_RNI9LVHK\[0\]/B  brk1/CycleCount_RNI9LVHK\[0\]/Y  brk1/CycleCount_RNIJIDL91\[0\]/A  brk1/CycleCount_RNIJIDL91\[0\]/Y  brk1/over_i_set_RNI881SI2\[0\]/A  brk1/over_i_set_RNI881SI2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/clk_divider_RNI5L66A\[0\]/B  brk1/clk_divider_RNI5L66A\[0\]/Y  brk1/clk_divider_RNIK48PK\[0\]/A  brk1/clk_divider_RNIK48PK\[0\]/Y  brk1/CycleCount_RNIJIDL91\[0\]/B  brk1/CycleCount_RNIJIDL91\[0\]/Y  brk1/over_i_set_RNI881SI2\[0\]/A  brk1/over_i_set_RNI881SI2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIQTE4B\[27\]/B  brg4/sample_time_set_RNIQTE4B\[27\]/Y  brg4/CycleCount_RNIHER701\[27\]/B  brg4/CycleCount_RNIHER701\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/B  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIQSD4B\[18\]/B  brg4/sample_time_set_RNIQSD4B\[18\]/Y  brg4/CycleCount_RNIHCP701\[18\]/B  brg4/CycleCount_RNIHCP701\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_6/C  can_control/OPB_DO_1_t_0_12_0_iv_6/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/B  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIJME4B\[20\]/B  brg4/sample_time_set_RNIJME4B\[20\]/Y  brg4/CycleCount_RNI30R701\[20\]/B  brg4/CycleCount_RNI30R701\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/B  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[17\]/CLK  brg1/cntr_dutyA\[17\]/Q  brg1/cntr_dutyA7_0_I_68/A  brg1/cntr_dutyA7_0_I_68/Y  brg1/cntr_dutyA7_0_I_75/B  brg1/cntr_dutyA7_0_I_75/Y  brg1/cntr_dutyA7_0_I_78/A  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[8\]/CLK  brg5/cntr_dutyA\[8\]/Q  brg5/cntr_dutyA7_0_I_110/A  brg5/cntr_dutyA7_0_I_110/Y  brg5/cntr_dutyA7_0_I_114/B  brg5/cntr_dutyA7_0_I_114/Y  brg5/cntr_dutyA7_0_I_115/A  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[8\]/CLK  brg4/cntr_dutyA\[8\]/Q  brg4/cntr_dutyA7_0_I_110/A  brg4/cntr_dutyA7_0_I_110/Y  brg4/cntr_dutyA7_0_I_114/B  brg4/cntr_dutyA7_0_I_114/Y  brg4/cntr_dutyA7_0_I_115/A  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[8\]/CLK  brg3/cntr_dutyA\[8\]/Q  brg3/cntr_dutyA7_0_I_110/A  brg3/cntr_dutyA7_0_I_110/Y  brg3/cntr_dutyA7_0_I_114/B  brg3/cntr_dutyA7_0_I_114/Y  brg3/cntr_dutyA7_0_I_115/A  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[8\]/CLK  brg2/cntr_dutyA\[8\]/Q  brg2/cntr_dutyA7_0_I_110/A  brg2/cntr_dutyA7_0_I_110/Y  brg2/cntr_dutyA7_0_I_114/B  brg2/cntr_dutyA7_0_I_114/Y  brg2/cntr_dutyA7_0_I_115/A  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[7\]/CLK  brg5/cntr_dutyA\[7\]/Q  brg5/cntr_dutyA7_0_I_111/A  brg5/cntr_dutyA7_0_I_111/Y  brg5/cntr_dutyA7_0_I_113/C  brg5/cntr_dutyA7_0_I_113/Y  brg5/cntr_dutyA7_0_I_115/B  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[7\]/CLK  brg4/cntr_dutyA\[7\]/Q  brg4/cntr_dutyA7_0_I_111/A  brg4/cntr_dutyA7_0_I_111/Y  brg4/cntr_dutyA7_0_I_113/C  brg4/cntr_dutyA7_0_I_113/Y  brg4/cntr_dutyA7_0_I_115/B  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[7\]/CLK  brg3/cntr_dutyA\[7\]/Q  brg3/cntr_dutyA7_0_I_111/A  brg3/cntr_dutyA7_0_I_111/Y  brg3/cntr_dutyA7_0_I_113/C  brg3/cntr_dutyA7_0_I_113/Y  brg3/cntr_dutyA7_0_I_115/B  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[7\]/CLK  brg2/cntr_dutyA\[7\]/Q  brg2/cntr_dutyA7_0_I_111/A  brg2/cntr_dutyA7_0_I_111/Y  brg2/cntr_dutyA7_0_I_113/C  brg2/cntr_dutyA7_0_I_113/Y  brg2/cntr_dutyA7_0_I_115/B  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[14\]/CLK  brg1/cntr_dutyA\[14\]/Q  brg1/cntr_dutyA7_0_I_67/A  brg1/cntr_dutyA7_0_I_67/Y  brg1/cntr_dutyA7_0_I_76/B  brg1/cntr_dutyA7_0_I_76/Y  brg1/cntr_dutyA7_0_I_78/B  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/pdenable_RNIOLR8A/B  brk1/pdenable_RNIOLR8A/Y  brk1/clk_divider_RNIK48PK\[0\]/B  brk1/clk_divider_RNIK48PK\[0\]/Y  brk1/CycleCount_RNIJIDL91\[0\]/B  brk1/CycleCount_RNIJIDL91\[0\]/Y  brk1/over_i_set_RNI881SI2\[0\]/A  brk1/over_i_set_RNI881SI2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/faultB_buf_RNIN6F2A/B  brk1/faultB_buf_RNIN6F2A/Y  brk1/over_i_set_RNI2FT8K\[0\]/B  brk1/over_i_set_RNI2FT8K\[0\]/Y  brk1/over_i_set_RNI0UDS81\[0\]/A  brk1/over_i_set_RNI0UDS81\[0\]/Y  brk1/over_i_set_RNI881SI2\[0\]/B  brk1/over_i_set_RNI881SI2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/sample_time_set_RNI0BE0A\[0\]/B  brk1/sample_time_set_RNI0BE0A\[0\]/Y  brk1/polarity_RNI8MA9K/A  brk1/polarity_RNI8MA9K/Y  brk1/over_i_set_RNI0UDS81\[0\]/B  brk1/over_i_set_RNI0UDS81\[0\]/Y  brk1/over_i_set_RNI881SI2\[0\]/B  brk1/over_i_set_RNI881SI2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIGP81M\[26\]/B  brg4/sample_time_set_RNIGP81M\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/B  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/C  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/polarity_RNIHHMU9/B  brk1/polarity_RNIHHMU9/Y  brk1/polarity_RNI8MA9K/B  brk1/polarity_RNI8MA9K/Y  brk1/over_i_set_RNI0UDS81\[0\]/B  brk1/over_i_set_RNI0UDS81\[0\]/Y  brk1/over_i_set_RNI881SI2\[0\]/B  brk1/over_i_set_RNI881SI2\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[15\]/CLK  brg5/cntr_dutyA\[15\]/Q  brg5/cntr_dutyA7_0_I_82/A  brg5/cntr_dutyA7_0_I_82/Y  brg5/cntr_dutyA7_0_I_83/A  brg5/cntr_dutyA7_0_I_83/Y  brg5/cntr_dutyA7_0_I_84/B  brg5/cntr_dutyA7_0_I_84/Y  brg5/cntr_dutyA7_0_I_107/A  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[15\]/CLK  brg4/cntr_dutyA\[15\]/Q  brg4/cntr_dutyA7_0_I_82/A  brg4/cntr_dutyA7_0_I_82/Y  brg4/cntr_dutyA7_0_I_83/A  brg4/cntr_dutyA7_0_I_83/Y  brg4/cntr_dutyA7_0_I_84/B  brg4/cntr_dutyA7_0_I_84/Y  brg4/cntr_dutyA7_0_I_107/A  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[15\]/CLK  brg3/cntr_dutyA\[15\]/Q  brg3/cntr_dutyA7_0_I_82/A  brg3/cntr_dutyA7_0_I_82/Y  brg3/cntr_dutyA7_0_I_83/A  brg3/cntr_dutyA7_0_I_83/Y  brg3/cntr_dutyA7_0_I_84/B  brg3/cntr_dutyA7_0_I_84/Y  brg3/cntr_dutyA7_0_I_107/A  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[15\]/CLK  brg2/cntr_dutyA\[15\]/Q  brg2/cntr_dutyA7_0_I_82/A  brg2/cntr_dutyA7_0_I_82/Y  brg2/cntr_dutyA7_0_I_83/A  brg2/cntr_dutyA7_0_I_83/Y  brg2/cntr_dutyA7_0_I_84/B  brg2/cntr_dutyA7_0_I_84/Y  brg2/cntr_dutyA7_0_I_107/A  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/CycleCount_RNIEARSV\[26\]/B  brk1/CycleCount_RNIEARSV\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_6/C  can_control/OPB_DO_1_t_0_4_0_iv_6/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/C  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNINQOTD\[2\]/C  brg4/CycleCount_RNINQOTD\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_30/A  can_control/OPB_DO_1_t_0_28_iv_30/Y  can_control/control_RNI2NVQ6C\[2\]/A  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[29\]/CLK  brk2/cntr_dutyA\[29\]/Q  brk2/cntr_dutyA7_0_I_37/A  brk2/cntr_dutyA7_0_I_37/Y  brk2/cntr_dutyA7_0_I_40/B  brk2/cntr_dutyA7_0_I_40/Y  brk2/cntr_dutyA7_0_I_41/A  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[29\]/CLK  brk1/cntr_dutyA\[29\]/Q  brk1/cntr_dutyA7_0_I_37/A  brk1/cntr_dutyA7_0_I_37/Y  brk1/cntr_dutyA7_0_I_40/B  brk1/cntr_dutyA7_0_I_40/Y  brk1/cntr_dutyA7_0_I_41/A  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[29\]/CLK  brg1/cntr_dutyB\[29\]/Q  brg1/cntr_dutyB6_0_I_37/A  brg1/cntr_dutyB6_0_I_37/Y  brg1/cntr_dutyB6_0_I_40/B  brg1/cntr_dutyB6_0_I_40/Y  brg1/cntr_dutyB6_0_I_41/A  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg2/CycleCount_RNIKS58B\[16\]/B  brg2/CycleCount_RNIKS58B\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_7/C  can_control/OPB_DO_1_t_0_14_0_iv_7/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/B  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/sp485_1_data_RNI9K98A_0\[24\]/B  rs485_mod/sp485_1_data_RNI9K98A_0\[24\]/Y  rs485_mod/tst_spi_miso_d_RNI3NRIK\[24\]/A  rs485_mod/tst_spi_miso_d_RNI3NRIK\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIE44JK\[24\]/A  rs485_mod/tst_spi_miso_d_RNIE44JK\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/A  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/A  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIITJ6B\[31\]/B  brg1/sample_time_set_RNIITJ6B\[31\]/Y  brg1/CycleCount_RNI1T4B01\[31\]/B  brg1/CycleCount_RNI1T4B01\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_4/C  can_control/OPB_DO_1_t_0_27_iv_0_4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/C  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[3\]/CLK  hotlink/out_ram_rd_pt\[3\]/Q  hotlink/un3_out_ram_rd_pt_I_18/A  hotlink/un3_out_ram_rd_pt_I_18/Y  hotlink/un3_out_ram_rd_pt_I_22/B  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_18/B  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[30\]/CLK  brg5/cntr_dutyA\[30\]/Q  brg5/cntr_dutyA7_0_I_36/A  brg5/cntr_dutyA7_0_I_36/Y  brg5/cntr_dutyA7_0_I_40/C  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[30\]/CLK  brg4/cntr_dutyA\[30\]/Q  brg4/cntr_dutyA7_0_I_36/A  brg4/cntr_dutyA7_0_I_36/Y  brg4/cntr_dutyA7_0_I_40/C  brg4/cntr_dutyA7_0_I_40/Y  brg4/cntr_dutyA7_0_I_41/A  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[30\]/CLK  brg3/cntr_dutyA\[30\]/Q  brg3/cntr_dutyA7_0_I_36/A  brg3/cntr_dutyA7_0_I_36/Y  brg3/cntr_dutyA7_0_I_40/C  brg3/cntr_dutyA7_0_I_40/Y  brg3/cntr_dutyA7_0_I_41/A  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[30\]/CLK  brg2/cntr_dutyA\[30\]/Q  brg2/cntr_dutyA7_0_I_36/A  brg2/cntr_dutyA7_0_I_36/Y  brg2/cntr_dutyA7_0_I_40/C  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_79/A  brg1/cntr_dutyA7_0_I_79/Y  brg1/cntr_dutyA7_0_I_84/A  brg1/cntr_dutyA7_0_I_84/Y  brg1/cntr_dutyA7_0_I_107/A  brg1/cntr_dutyA7_0_I_107/Y  brg1/cntr_dutyA7_0_I_139/C  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[18\]/CLK  brk2/cntr_dutyA\[18\]/Q  brk2/cntr_dutyA7_0_I_90/B  brk2/cntr_dutyA7_0_I_90/Y  brk2/cntr_dutyA7_0_I_94/C  brk2/cntr_dutyA7_0_I_94/Y  brk2/cntr_dutyA7_0_I_95/C  brk2/cntr_dutyA7_0_I_95/Y  brk2/cntr_dutyA7_0_I_107/C  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[18\]/CLK  brk1/cntr_dutyA\[18\]/Q  brk1/cntr_dutyA7_0_I_90/B  brk1/cntr_dutyA7_0_I_90/Y  brk1/cntr_dutyA7_0_I_94/C  brk1/cntr_dutyA7_0_I_94/Y  brk1/cntr_dutyA7_0_I_95/C  brk1/cntr_dutyA7_0_I_95/Y  brk1/cntr_dutyA7_0_I_107/C  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[18\]/CLK  brg1/cntr_dutyC\[18\]/Q  brg1/cntr_dutyC6_0_I_90/B  brg1/cntr_dutyC6_0_I_90/Y  brg1/cntr_dutyC6_0_I_94/C  brg1/cntr_dutyC6_0_I_94/Y  brg1/cntr_dutyC6_0_I_95/C  brg1/cntr_dutyC6_0_I_95/Y  brg1/cntr_dutyC6_0_I_107/C  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[18\]/CLK  brg1/cntr_dutyB\[18\]/Q  brg1/cntr_dutyB6_0_I_90/B  brg1/cntr_dutyB6_0_I_90/Y  brg1/cntr_dutyB6_0_I_94/C  brg1/cntr_dutyB6_0_I_94/Y  brg1/cntr_dutyB6_0_I_95/C  brg1/cntr_dutyB6_0_I_95/Y  brg1/cntr_dutyB6_0_I_107/C  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[7\]/CLK  brk2/cntr_dutyA\[7\]/Q  brk2/cntr_dutyA7_0_I_111/A  brk2/cntr_dutyA7_0_I_111/Y  brk2/cntr_dutyA7_0_I_113/C  brk2/cntr_dutyA7_0_I_113/Y  brk2/cntr_dutyA7_0_I_115/B  brk2/cntr_dutyA7_0_I_115/Y  brk2/cntr_dutyA7_0_I_138/A  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[7\]/CLK  brk1/cntr_dutyA\[7\]/Q  brk1/cntr_dutyA7_0_I_111/A  brk1/cntr_dutyA7_0_I_111/Y  brk1/cntr_dutyA7_0_I_113/C  brk1/cntr_dutyA7_0_I_113/Y  brk1/cntr_dutyA7_0_I_115/B  brk1/cntr_dutyA7_0_I_115/Y  brk1/cntr_dutyA7_0_I_138/A  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[7\]/CLK  brg1/cntr_dutyC\[7\]/Q  brg1/cntr_dutyC6_0_I_111/A  brg1/cntr_dutyC6_0_I_111/Y  brg1/cntr_dutyC6_0_I_113/C  brg1/cntr_dutyC6_0_I_113/Y  brg1/cntr_dutyC6_0_I_115/B  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[7\]/CLK  brg1/cntr_dutyB\[7\]/Q  brg1/cntr_dutyB6_0_I_111/A  brg1/cntr_dutyB6_0_I_111/Y  brg1/cntr_dutyB6_0_I_113/C  brg1/cntr_dutyB6_0_I_113/Y  brg1/cntr_dutyB6_0_I_115/B  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[12\]/CLK  brg1/cntr_dutyA\[12\]/Q  brg1/cntr_dutyA7_0_I_73/A  brg1/cntr_dutyA7_0_I_73/Y  brg1/cntr_dutyA7_0_I_77/C  brg1/cntr_dutyA7_0_I_77/Y  brg1/cntr_dutyA7_0_I_78/C  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[28\]/CLK  brg1/cntr_dutyA\[28\]/Q  brg1/cntr_dutyA7_0_I_13/A  brg1/cntr_dutyA7_0_I_13/Y  brg1/cntr_dutyA7_0_I_14/A  brg1/cntr_dutyA7_0_I_14/Y  brg1/cntr_dutyA7_0_I_19/B  brg1/cntr_dutyA7_0_I_19/Y  brg1/cntr_dutyA7_0_I_20/A  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg3/CycleCount_RNIBFDHN1\[1\]/B  brg3/CycleCount_RNIBFDHN1\[1\]/Y  pci_target/OPB_m7_0_a2_26/A  pci_target/OPB_m7_0_a2_26/Y  pci_target/sp_dr_RNIFFQV261\[1\]/B  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIOLH0B\[27\]/B  brg2/sample_time_set_RNIOLH0B\[27\]/Y  brg2/sample_time_set_RNID8BF01\[27\]/B  brg2/sample_time_set_RNID8BF01\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_8/B  can_control/OPB_DO_1_t_0_3_0_iv_8/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/B  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4/B  brk2/m4/Y  brk2/sample_time_set_RNI43T8A1\[27\]/B  brk2/sample_time_set_RNI43T8A1\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_8/C  can_control/OPB_DO_1_t_0_3_0_iv_8/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/B  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[3\]/CLK  brg1/cntr_dutyA\[3\]/Q  brg1/cntr_dutyA7_0_I_135/A  brg1/cntr_dutyA7_0_I_135/Y  brg1/cntr_dutyA7_0_I_137/B  brg1/cntr_dutyA7_0_I_137/Y  brg1/cntr_dutyA7_0_I_138/B  brg1/cntr_dutyA7_0_I_138/Y  brg1/cntr_dutyA7_0_I_139/B  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/m9/A  brk1/m9/Y  brk1/clk_divider_RNITFCGA\[1\]/A  brk1/clk_divider_RNITFCGA\[1\]/Y  brk1/CycleCount_RNIIH5QK\[1\]/B  brk1/CycleCount_RNIIH5QK\[1\]/Y  brk1/CycleCount_RNIHVOTJ1\[1\]/A  brk1/CycleCount_RNIHVOTJ1\[1\]/Y  pci_target/OPB_m7_0_a2_21/C  pci_target/OPB_m7_0_a2_21/Y  pci_target/sp_dr_RNIDVN66P\[1\]/B  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNIJ5B41\[1\]/C  ad2_mod/state_RNIJ5B41\[1\]/Y  ad2_mod/state_RNIOGA42\[23\]/B  ad2_mod/state_RNIOGA42\[23\]/Y  ad2_mod/status_RNO\[2\]/B  ad2_mod/status_RNO\[2\]/Y  ad2_mod/status\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[27\]/CLK  brg1/cntr_dutyA\[27\]/Q  brg1/cntr_dutyA7_0_I_23/A  brg1/cntr_dutyA7_0_I_23/Y  brg1/cntr_dutyA7_0_I_28/A  brg1/cntr_dutyA7_0_I_28/Y  brg1/cntr_dutyA7_0_I_30/B  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[6\]/CLK  brk2/cntr_dutyA\[6\]/Q  brk2/cntr_dutyA7_0_I_109/A  brk2/cntr_dutyA7_0_I_109/Y  brk2/cntr_dutyA7_0_I_113/B  brk2/cntr_dutyA7_0_I_113/Y  brk2/cntr_dutyA7_0_I_115/B  brk2/cntr_dutyA7_0_I_115/Y  brk2/cntr_dutyA7_0_I_138/A  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[6\]/CLK  brk1/cntr_dutyA\[6\]/Q  brk1/cntr_dutyA7_0_I_109/A  brk1/cntr_dutyA7_0_I_109/Y  brk1/cntr_dutyA7_0_I_113/B  brk1/cntr_dutyA7_0_I_113/Y  brk1/cntr_dutyA7_0_I_115/B  brk1/cntr_dutyA7_0_I_115/Y  brk1/cntr_dutyA7_0_I_138/A  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[6\]/CLK  brg1/cntr_dutyC\[6\]/Q  brg1/cntr_dutyC6_0_I_109/A  brg1/cntr_dutyC6_0_I_109/Y  brg1/cntr_dutyC6_0_I_113/B  brg1/cntr_dutyC6_0_I_113/Y  brg1/cntr_dutyC6_0_I_115/B  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[6\]/CLK  brg1/cntr_dutyB\[6\]/Q  brg1/cntr_dutyB6_0_I_109/A  brg1/cntr_dutyB6_0_I_109/Y  brg1/cntr_dutyB6_0_I_113/B  brg1/cntr_dutyB6_0_I_113/Y  brg1/cntr_dutyB6_0_I_115/B  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[29\]/CLK  brg5/cntr_dutyA\[29\]/Q  brg5/cntr_dutyA7_0_I_37/A  brg5/cntr_dutyA7_0_I_37/Y  brg5/cntr_dutyA7_0_I_40/B  brg5/cntr_dutyA7_0_I_40/Y  brg5/cntr_dutyA7_0_I_41/A  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[29\]/CLK  brg2/cntr_dutyA\[29\]/Q  brg2/cntr_dutyA7_0_I_37/A  brg2/cntr_dutyA7_0_I_37/Y  brg2/cntr_dutyA7_0_I_40/B  brg2/cntr_dutyA7_0_I_40/Y  brg2/cntr_dutyA7_0_I_41/A  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[18\]/CLK  brg1/cntr_dutyA\[18\]/Q  brg1/cntr_dutyA7_0_I_66/A  brg1/cntr_dutyA7_0_I_66/Y  brg1/cntr_dutyA7_0_I_75/C  brg1/cntr_dutyA7_0_I_75/Y  brg1/cntr_dutyA7_0_I_78/A  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/over_i_set_RNIV00NA\[6\]/B  brk2/over_i_set_RNIV00NA\[6\]/Y  brk2/CycleCount_RNI3PL301\[6\]/B  brk2/CycleCount_RNI3PL301\[6\]/Y  brk2/clk_divider_RNIF11RV1\[6\]/B  brk2/clk_divider_RNIF11RV1\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/C  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIJ2EU9\[23\]/B  brk1/CycleCount_RNIJ2EU9\[23\]/Y  brk1/CycleCount_RNIAKB7L\[23\]/A  brk1/CycleCount_RNIAKB7L\[23\]/Y  brk1/CycleCount_RNI84RSV\[23\]/A  brk1/CycleCount_RNI84RSV\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/A  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i_0/A  brg1/G_426_i_0/Y  brg1/CycleCount_RNI2NN0E\[3\]/C  brg1/CycleCount_RNI2NN0E\[3\]/Y  pci_target/OPB_m7_12/A  pci_target/OPB_m7_12/Y  pci_target/OPB_m7_14/C  pci_target/OPB_m7_14/Y  pci_target/OPB_m7_19/A  pci_target/OPB_m7_19/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/B  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[3\]/CLK  pci_target/OPB_ADDR\[3\]/Q  pci_target/OPB_ADDR_RNIMO5A\[3\]/A  pci_target/OPB_ADDR_RNIMO5A\[3\]/Y  Clocks/m8_e/A  Clocks/m8_e/Y  add_dec/CLOCK_RE_0_a2_6_o2/B  add_dec/CLOCK_RE_0_a2_6_o2/Y  Clocks/m1_0_2/B  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNIJ5B41\[1\]/C  ad2_mod/state_RNIJ5B41\[1\]/Y  ad2_mod/state_RNIOGA42\[23\]/B  ad2_mod/state_RNIOGA42\[23\]/Y  ad2_mod/status_RNO\[3\]/B  ad2_mod/status_RNO\[3\]/Y  ad2_mod/status\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  can_control/OPB_DO_1_t_0_18_0_iv_15/B  can_control/OPB_DO_1_t_0_18_0_iv_15/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/C  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/A  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/over_i_set_RNIKOAVA\[0\]/C  brg3/over_i_set_RNIKOAVA\[0\]/Y  brg3/over_i_set_RNI73CO71\[0\]/A  brg3/over_i_set_RNI73CO71\[0\]/Y  brg3/CycleCount_RNI48K1T1\[0\]/B  brg3/CycleCount_RNI48K1T1\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[9\]/CLK  brg5/cntr_dutyA\[9\]/Q  brg5/cntr_dutyA7_0_I_112/A  brg5/cntr_dutyA7_0_I_112/Y  brg5/cntr_dutyA7_0_I_114/A  brg5/cntr_dutyA7_0_I_114/Y  brg5/cntr_dutyA7_0_I_115/A  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[9\]/CLK  brg4/cntr_dutyA\[9\]/Q  brg4/cntr_dutyA7_0_I_112/A  brg4/cntr_dutyA7_0_I_112/Y  brg4/cntr_dutyA7_0_I_114/A  brg4/cntr_dutyA7_0_I_114/Y  brg4/cntr_dutyA7_0_I_115/A  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[9\]/CLK  brg3/cntr_dutyA\[9\]/Q  brg3/cntr_dutyA7_0_I_112/A  brg3/cntr_dutyA7_0_I_112/Y  brg3/cntr_dutyA7_0_I_114/A  brg3/cntr_dutyA7_0_I_114/Y  brg3/cntr_dutyA7_0_I_115/A  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[9\]/CLK  brg2/cntr_dutyA\[9\]/Q  brg2/cntr_dutyA7_0_I_112/A  brg2/cntr_dutyA7_0_I_112/Y  brg2/cntr_dutyA7_0_I_114/A  brg2/cntr_dutyA7_0_I_114/Y  brg2/cntr_dutyA7_0_I_115/A  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[20\]/CLK  brg1/cntr_dutyA\[20\]/Q  brg1/cntr_dutyA7_0_I_6/A  brg1/cntr_dutyA7_0_I_6/Y  brg1/cntr_dutyA7_0_I_17/B  brg1/cntr_dutyA7_0_I_17/Y  brg1/cntr_dutyA7_0_I_18/A  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[22\]/CLK  brg1/cntr_dutyA\[22\]/Q  brg1/cntr_dutyA7_0_I_11/A  brg1/cntr_dutyA7_0_I_11/Y  brg1/cntr_dutyA7_0_I_16/A  brg1/cntr_dutyA7_0_I_16/Y  brg1/cntr_dutyA7_0_I_18/B  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/over_i_set_RNI54QCA\[1\]/B  brk2/over_i_set_RNI54QCA\[1\]/Y  brk2/over_curr_buf_RNIV90PK/A  brk2/over_curr_buf_RNIV90PK/Y  brk2/sample_time_set_RNI0B5HV\[1\]/A  brk2/sample_time_set_RNI0B5HV\[1\]/Y  brk2/CycleCount_RNIA7BLK1\[1\]/B  brk2/CycleCount_RNIA7BLK1\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/C  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIUAE91\[1\]/C  ad1_mod/state_RNIUAE91\[1\]/Y  ad1_mod/status_RNO_2\[1\]/A  ad1_mod/status_RNO_2\[1\]/Y  ad1_mod/status_RNO\[1\]/C  ad1_mod/status_RNO\[1\]/Y  ad1_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[7\]/CLK  brg5/cntr_dutyC\[7\]/Q  brg5/cntr_dutyC6_0_I_117/A  brg5/cntr_dutyC6_0_I_117/Y  brg5/cntr_dutyC6_0_I_121/C  brg5/cntr_dutyC6_0_I_121/Y  brg5/cntr_dutyC6_0_I_125/C  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[12\]/CLK  brg5/cntr_dutyC\[12\]/Q  brg5/cntr_dutyC6_0_I_97/A  brg5/cntr_dutyC6_0_I_97/Y  brg5/cntr_dutyC6_0_I_101/C  brg5/cntr_dutyC6_0_I_101/Y  brg5/cntr_dutyC6_0_I_105/C  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[21\]/CLK  brg5/cntr_dutyC\[21\]/Q  brg5/cntr_dutyC6_0_I_54/A  brg5/cntr_dutyC6_0_I_54/Y  brg5/cntr_dutyC6_0_I_58/C  brg5/cntr_dutyC6_0_I_58/Y  brg5/cntr_dutyC6_0_I_62/C  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[7\]/CLK  brg5/cntr_dutyB\[7\]/Q  brg5/cntr_dutyB6_0_I_117/A  brg5/cntr_dutyB6_0_I_117/Y  brg5/cntr_dutyB6_0_I_121/C  brg5/cntr_dutyB6_0_I_121/Y  brg5/cntr_dutyB6_0_I_125/C  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[12\]/CLK  brg5/cntr_dutyB\[12\]/Q  brg5/cntr_dutyB6_0_I_97/A  brg5/cntr_dutyB6_0_I_97/Y  brg5/cntr_dutyB6_0_I_101/C  brg5/cntr_dutyB6_0_I_101/Y  brg5/cntr_dutyB6_0_I_105/C  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[21\]/CLK  brg5/cntr_dutyB\[21\]/Q  brg5/cntr_dutyB6_0_I_54/A  brg5/cntr_dutyB6_0_I_54/Y  brg5/cntr_dutyB6_0_I_58/C  brg5/cntr_dutyB6_0_I_58/Y  brg5/cntr_dutyB6_0_I_62/C  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[7\]/CLK  brg4/cntr_dutyC\[7\]/Q  brg4/cntr_dutyC6_0_I_117/A  brg4/cntr_dutyC6_0_I_117/Y  brg4/cntr_dutyC6_0_I_121/C  brg4/cntr_dutyC6_0_I_121/Y  brg4/cntr_dutyC6_0_I_125/C  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[12\]/CLK  brg4/cntr_dutyC\[12\]/Q  brg4/cntr_dutyC6_0_I_97/A  brg4/cntr_dutyC6_0_I_97/Y  brg4/cntr_dutyC6_0_I_101/C  brg4/cntr_dutyC6_0_I_101/Y  brg4/cntr_dutyC6_0_I_105/C  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[21\]/CLK  brg4/cntr_dutyC\[21\]/Q  brg4/cntr_dutyC6_0_I_54/A  brg4/cntr_dutyC6_0_I_54/Y  brg4/cntr_dutyC6_0_I_58/C  brg4/cntr_dutyC6_0_I_58/Y  brg4/cntr_dutyC6_0_I_62/C  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[7\]/CLK  brg4/cntr_dutyB\[7\]/Q  brg4/cntr_dutyB6_0_I_117/A  brg4/cntr_dutyB6_0_I_117/Y  brg4/cntr_dutyB6_0_I_121/C  brg4/cntr_dutyB6_0_I_121/Y  brg4/cntr_dutyB6_0_I_125/C  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[12\]/CLK  brg4/cntr_dutyB\[12\]/Q  brg4/cntr_dutyB6_0_I_97/A  brg4/cntr_dutyB6_0_I_97/Y  brg4/cntr_dutyB6_0_I_101/C  brg4/cntr_dutyB6_0_I_101/Y  brg4/cntr_dutyB6_0_I_105/C  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[21\]/CLK  brg4/cntr_dutyB\[21\]/Q  brg4/cntr_dutyB6_0_I_54/A  brg4/cntr_dutyB6_0_I_54/Y  brg4/cntr_dutyB6_0_I_58/C  brg4/cntr_dutyB6_0_I_58/Y  brg4/cntr_dutyB6_0_I_62/C  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[7\]/CLK  brg3/cntr_dutyC\[7\]/Q  brg3/cntr_dutyC6_0_I_117/A  brg3/cntr_dutyC6_0_I_117/Y  brg3/cntr_dutyC6_0_I_121/C  brg3/cntr_dutyC6_0_I_121/Y  brg3/cntr_dutyC6_0_I_125/C  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[12\]/CLK  brg3/cntr_dutyC\[12\]/Q  brg3/cntr_dutyC6_0_I_97/A  brg3/cntr_dutyC6_0_I_97/Y  brg3/cntr_dutyC6_0_I_101/C  brg3/cntr_dutyC6_0_I_101/Y  brg3/cntr_dutyC6_0_I_105/C  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[21\]/CLK  brg3/cntr_dutyC\[21\]/Q  brg3/cntr_dutyC6_0_I_54/A  brg3/cntr_dutyC6_0_I_54/Y  brg3/cntr_dutyC6_0_I_58/C  brg3/cntr_dutyC6_0_I_58/Y  brg3/cntr_dutyC6_0_I_62/C  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[7\]/CLK  brg3/cntr_dutyB\[7\]/Q  brg3/cntr_dutyB6_0_I_117/A  brg3/cntr_dutyB6_0_I_117/Y  brg3/cntr_dutyB6_0_I_121/C  brg3/cntr_dutyB6_0_I_121/Y  brg3/cntr_dutyB6_0_I_125/C  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[12\]/CLK  brg3/cntr_dutyB\[12\]/Q  brg3/cntr_dutyB6_0_I_97/A  brg3/cntr_dutyB6_0_I_97/Y  brg3/cntr_dutyB6_0_I_101/C  brg3/cntr_dutyB6_0_I_101/Y  brg3/cntr_dutyB6_0_I_105/C  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[21\]/CLK  brg3/cntr_dutyB\[21\]/Q  brg3/cntr_dutyB6_0_I_54/A  brg3/cntr_dutyB6_0_I_54/Y  brg3/cntr_dutyB6_0_I_58/C  brg3/cntr_dutyB6_0_I_58/Y  brg3/cntr_dutyB6_0_I_62/C  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[7\]/CLK  brg2/cntr_dutyC\[7\]/Q  brg2/cntr_dutyC6_0_I_117/A  brg2/cntr_dutyC6_0_I_117/Y  brg2/cntr_dutyC6_0_I_121/C  brg2/cntr_dutyC6_0_I_121/Y  brg2/cntr_dutyC6_0_I_125/C  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[12\]/CLK  brg2/cntr_dutyC\[12\]/Q  brg2/cntr_dutyC6_0_I_97/A  brg2/cntr_dutyC6_0_I_97/Y  brg2/cntr_dutyC6_0_I_101/C  brg2/cntr_dutyC6_0_I_101/Y  brg2/cntr_dutyC6_0_I_105/C  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[21\]/CLK  brg2/cntr_dutyC\[21\]/Q  brg2/cntr_dutyC6_0_I_54/A  brg2/cntr_dutyC6_0_I_54/Y  brg2/cntr_dutyC6_0_I_58/C  brg2/cntr_dutyC6_0_I_58/Y  brg2/cntr_dutyC6_0_I_62/C  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[7\]/CLK  brg2/cntr_dutyB\[7\]/Q  brg2/cntr_dutyB6_0_I_117/A  brg2/cntr_dutyB6_0_I_117/Y  brg2/cntr_dutyB6_0_I_121/C  brg2/cntr_dutyB6_0_I_121/Y  brg2/cntr_dutyB6_0_I_125/C  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[12\]/CLK  brg2/cntr_dutyB\[12\]/Q  brg2/cntr_dutyB6_0_I_97/A  brg2/cntr_dutyB6_0_I_97/Y  brg2/cntr_dutyB6_0_I_101/C  brg2/cntr_dutyB6_0_I_101/Y  brg2/cntr_dutyB6_0_I_105/C  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[21\]/CLK  brg2/cntr_dutyB\[21\]/Q  brg2/cntr_dutyB6_0_I_54/A  brg2/cntr_dutyB6_0_I_54/Y  brg2/cntr_dutyB6_0_I_58/C  brg2/cntr_dutyB6_0_I_58/Y  brg2/cntr_dutyB6_0_I_62/C  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIU457B\[0\]/B  brg1/sample_time_set_RNIU457B\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_4/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/eatx_in_d_RNIQVSS9\[0\]/B  rs485_mod/eatx_in_d_RNIQVSS9\[0\]/Y  rs485_mod/eatx_in_d_RNIENCCK\[0\]/A  rs485_mod/eatx_in_d_RNIENCCK\[0\]/Y  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/B  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/A  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/bmpls_d_RNIGQKAA\[0\]/B  rs485_mod/bmpls_d_RNIGQKAA\[0\]/Y  rs485_mod/imtx_in_d_RNIHOKTK\[0\]/A  rs485_mod/imtx_in_d_RNIHOKTK\[0\]/Y  rs485_mod/tctx_in_d_RNISIIQV\[0\]/A  rs485_mod/tctx_in_d_RNISIIQV\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/B  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_4/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_8/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_8/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/aq_en_RNI4HIP2/A  ad1_mod/aq_en_RNI4HIP2/Y  ad1_mod/aq_en_RNIBN0R5/B  ad1_mod/aq_en_RNIBN0R5/Y  ad1_mod/state_RNIDN5L6\[0\]/A  ad1_mod/state_RNIDN5L6\[0\]/Y  ad1_mod/control_RNIQH507\[1\]/A  ad1_mod/control_RNIQH507\[1\]/Y  ad1_mod/time_out_count\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/imtx_in_d_RNIA4Q8A\[0\]/B  rs485_mod/imtx_in_d_RNIA4Q8A\[0\]/Y  rs485_mod/imtx_in_d_RNIHOKTK\[0\]/B  rs485_mod/imtx_in_d_RNIHOKTK\[0\]/Y  rs485_mod/tctx_in_d_RNISIIQV\[0\]/A  rs485_mod/tctx_in_d_RNISIIQV\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/B  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_2_data_RNITT95A\[0\]/B  rs485_mod/sp485_2_data_RNITT95A\[0\]/Y  rs485_mod/eatx_in_d_RNIENCCK\[0\]/B  rs485_mod/eatx_in_d_RNIENCCK\[0\]/Y  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/B  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/A  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4_0/B  brk2/m4_0/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/B  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/C  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[5\]/CLK  brg1/cntr_dutyA\[5\]/Q  brg1/cntr_dutyA_RNI99P62\[5\]/B  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[5\]/CLK  brk2/cntr_dutyA\[5\]/Q  brk2/cntr_dutyA_RNI761N\[5\]/B  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNIT33BA\[29\]/A  brk2/cntr_dutyA_RNIT33BA\[29\]/Y  brk2/cntr_dutyA_RNO\[31\]/A  brk2/cntr_dutyA_RNO\[31\]/Y  brk2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[5\]/CLK  brk1/cntr_dutyA\[5\]/Q  brk1/cntr_dutyA_RNI1IST\[5\]/B  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNIVAJ84\[29\]/A  brk1/cntr_dutyA_RNIVAJ84\[29\]/Y  brk1/cntr_dutyA_RNO\[31\]/A  brk1/cntr_dutyA_RNO\[31\]/Y  brk1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/state_RNIM66H\[1\]/B  ad2_mod/state_RNIM66H\[1\]/Y  ad2_mod/aq_en_RNID4NQ1/A  ad2_mod/aq_en_RNID4NQ1/Y  ad2_mod/un1_AD_BUSY_2_RNIVI6S2/B  ad2_mod/un1_AD_BUSY_2_RNIVI6S2/Y  ad2_mod/state_RNI3CSK3\[0\]/A  ad2_mod/state_RNI3CSK3\[0\]/Y  ad2_mod/control_RNIHL5Q3\[1\]/A  ad2_mod/control_RNIHL5Q3\[1\]/Y  ad2_mod/time_out_count\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[16\]/CLK  brg1/cntr_dutyA\[16\]/Q  brg1/cntr_dutyA7_0_I_69/A  brg1/cntr_dutyA7_0_I_69/Y  brg1/cntr_dutyA7_0_I_75/A  brg1/cntr_dutyA7_0_I_75/Y  brg1/cntr_dutyA7_0_I_78/A  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[13\]/CLK  brg1/cntr_dutyA\[13\]/Q  brg1/cntr_dutyA7_0_I_72/A  brg1/cntr_dutyA7_0_I_72/Y  brg1/cntr_dutyA7_0_I_76/A  brg1/cntr_dutyA7_0_I_76/Y  brg1/cntr_dutyA7_0_I_78/B  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[5\]/CLK  brg5/cntr_dutyA\[5\]/Q  brg5/cntr_dutyA7_0_I_108/A  brg5/cntr_dutyA7_0_I_108/Y  brg5/cntr_dutyA7_0_I_113/A  brg5/cntr_dutyA7_0_I_113/Y  brg5/cntr_dutyA7_0_I_115/B  brg5/cntr_dutyA7_0_I_115/Y  brg5/cntr_dutyA7_0_I_138/A  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[5\]/CLK  brg4/cntr_dutyA\[5\]/Q  brg4/cntr_dutyA7_0_I_108/A  brg4/cntr_dutyA7_0_I_108/Y  brg4/cntr_dutyA7_0_I_113/A  brg4/cntr_dutyA7_0_I_113/Y  brg4/cntr_dutyA7_0_I_115/B  brg4/cntr_dutyA7_0_I_115/Y  brg4/cntr_dutyA7_0_I_138/A  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[5\]/CLK  brg3/cntr_dutyA\[5\]/Q  brg3/cntr_dutyA7_0_I_108/A  brg3/cntr_dutyA7_0_I_108/Y  brg3/cntr_dutyA7_0_I_113/A  brg3/cntr_dutyA7_0_I_113/Y  brg3/cntr_dutyA7_0_I_115/B  brg3/cntr_dutyA7_0_I_115/Y  brg3/cntr_dutyA7_0_I_138/A  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[5\]/CLK  brg2/cntr_dutyA\[5\]/Q  brg2/cntr_dutyA7_0_I_108/A  brg2/cntr_dutyA7_0_I_108/Y  brg2/cntr_dutyA7_0_I_113/A  brg2/cntr_dutyA7_0_I_113/Y  brg2/cntr_dutyA7_0_I_115/B  brg2/cntr_dutyA7_0_I_115/Y  brg2/cntr_dutyA7_0_I_138/A  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[26\]/CLK  brk2/cntr_dutyA\[26\]/Q  brk2/cntr_dutyA7_0_I_50/B  brk2/cntr_dutyA7_0_I_50/Y  brk2/cntr_dutyA7_0_I_52/B  brk2/cntr_dutyA7_0_I_52/Y  brk2/cntr_dutyA7_0_I_64/C  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[26\]/CLK  brk1/cntr_dutyA\[26\]/Q  brk1/cntr_dutyA7_0_I_50/B  brk1/cntr_dutyA7_0_I_50/Y  brk1/cntr_dutyA7_0_I_52/B  brk1/cntr_dutyA7_0_I_52/Y  brk1/cntr_dutyA7_0_I_64/C  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[26\]/CLK  brg1/cntr_dutyC\[26\]/Q  brg1/cntr_dutyC6_0_I_50/B  brg1/cntr_dutyC6_0_I_50/Y  brg1/cntr_dutyC6_0_I_52/B  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[26\]/CLK  brg1/cntr_dutyB\[26\]/Q  brg1/cntr_dutyB6_0_I_50/B  brg1/cntr_dutyB6_0_I_50/Y  brg1/cntr_dutyB6_0_I_52/B  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[31\]/CLK  brg1/cntr_dutyA\[31\]/Q  brg1/cntr_dutyA7_0_I_27/A  brg1/cntr_dutyA7_0_I_27/Y  brg1/cntr_dutyA7_0_I_29/A  brg1/cntr_dutyA7_0_I_29/Y  brg1/cntr_dutyA7_0_I_30/A  brg1/cntr_dutyA7_0_I_30/Y  brg1/cntr_dutyA7_0_I_65/A  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[2\]/CLK  brg2/cntr_freq\[2\]/Q  brg2/cntr_freq_RNIKBG5\[0\]/B  brg2/cntr_freq_RNIKBG5\[0\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/C  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[15\]/CLK  brk2/cntr_dutyA\[15\]/Q  brk2/cntr_dutyA7_0_I_82/A  brk2/cntr_dutyA7_0_I_82/Y  brk2/cntr_dutyA7_0_I_83/A  brk2/cntr_dutyA7_0_I_83/Y  brk2/cntr_dutyA7_0_I_84/B  brk2/cntr_dutyA7_0_I_84/Y  brk2/cntr_dutyA7_0_I_107/A  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[15\]/CLK  brk1/cntr_dutyA\[15\]/Q  brk1/cntr_dutyA7_0_I_82/A  brk1/cntr_dutyA7_0_I_82/Y  brk1/cntr_dutyA7_0_I_83/A  brk1/cntr_dutyA7_0_I_83/Y  brk1/cntr_dutyA7_0_I_84/B  brk1/cntr_dutyA7_0_I_84/Y  brk1/cntr_dutyA7_0_I_107/A  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[15\]/CLK  brg1/cntr_dutyC\[15\]/Q  brg1/cntr_dutyC6_0_I_82/A  brg1/cntr_dutyC6_0_I_82/Y  brg1/cntr_dutyC6_0_I_83/A  brg1/cntr_dutyC6_0_I_83/Y  brg1/cntr_dutyC6_0_I_84/B  brg1/cntr_dutyC6_0_I_84/Y  brg1/cntr_dutyC6_0_I_107/A  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[15\]/CLK  brg1/cntr_dutyB\[15\]/Q  brg1/cntr_dutyB6_0_I_82/A  brg1/cntr_dutyB6_0_I_82/Y  brg1/cntr_dutyB6_0_I_83/A  brg1/cntr_dutyB6_0_I_83/Y  brg1/cntr_dutyB6_0_I_84/B  brg1/cntr_dutyB6_0_I_84/Y  brg1/cntr_dutyB6_0_I_107/A  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m27_e/A  ad2_mod/m27_e/Y  ad2_mod/m29/A  ad2_mod/m29/Y  ad2_mod/status_RNI1H4UA\[1\]/A  ad2_mod/status_RNI1H4UA\[1\]/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNIUSO1I/C  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNIUSO1I/Y  ad2_mod/control_0_RNIBAHLM1\[1\]/C  ad2_mod/control_0_RNIBAHLM1\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/A  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_freq\[8\]/CLK  brg4/cntr_freq\[8\]/Q  brg4/cntr_freq_RNIRQFL4\[8\]/B  brg4/cntr_freq_RNIRQFL4\[8\]/Y  brg4/cntr_freq_RNIIGPU9\[9\]/C  brg4/cntr_freq_RNIIGPU9\[9\]/Y  brg4/cntr_freq_RNILLFUA\[1\]/C  brg4/cntr_freq_RNILLFUA\[1\]/Y  brg4/cntr_freq_RNIH81GI\[3\]/C  brg4/cntr_freq_RNIH81GI\[3\]/Y  brg4/cntr_freq_RNI7BVT22\[3\]/C  brg4/cntr_freq_RNI7BVT22\[3\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_19_0_iv_0/B  can_control/OPB_DO_1_t_0_19_0_iv_0/Y  can_control/OPB_DO_1_t_0_19_0_iv_2/B  can_control/OPB_DO_1_t_0_19_0_iv_2/Y  can_control/OPB_DO_1_t_0_19_0_iv_4/C  can_control/OPB_DO_1_t_0_19_0_iv_4/Y  can_control/OPB_DO_1_t_0_19_0_iv_5/C  can_control/OPB_DO_1_t_0_19_0_iv_5/Y  can_control/OPB_DO_1_t_0_19_0_iv_6/A  can_control/OPB_DO_1_t_0_19_0_iv_6/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/A  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_7/A  can_control/OPB_DO_1_t_0_17_0_iv_7/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/A  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[6\]/CLK  brg5/cntr_dutyC\[6\]/Q  brg5/cntr_dutyC6_0_I_120/B  brg5/cntr_dutyC6_0_I_120/Y  brg5/cntr_dutyC6_0_I_125/A  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[11\]/CLK  brg5/cntr_dutyC\[11\]/Q  brg5/cntr_dutyC6_0_I_100/B  brg5/cntr_dutyC6_0_I_100/Y  brg5/cntr_dutyC6_0_I_105/A  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[20\]/CLK  brg5/cntr_dutyC\[20\]/Q  brg5/cntr_dutyC6_0_I_57/B  brg5/cntr_dutyC6_0_I_57/Y  brg5/cntr_dutyC6_0_I_62/A  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[6\]/CLK  brg5/cntr_dutyB\[6\]/Q  brg5/cntr_dutyB6_0_I_120/B  brg5/cntr_dutyB6_0_I_120/Y  brg5/cntr_dutyB6_0_I_125/A  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[11\]/CLK  brg5/cntr_dutyB\[11\]/Q  brg5/cntr_dutyB6_0_I_100/B  brg5/cntr_dutyB6_0_I_100/Y  brg5/cntr_dutyB6_0_I_105/A  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[20\]/CLK  brg5/cntr_dutyB\[20\]/Q  brg5/cntr_dutyB6_0_I_57/B  brg5/cntr_dutyB6_0_I_57/Y  brg5/cntr_dutyB6_0_I_62/A  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[6\]/CLK  brg4/cntr_dutyC\[6\]/Q  brg4/cntr_dutyC6_0_I_120/B  brg4/cntr_dutyC6_0_I_120/Y  brg4/cntr_dutyC6_0_I_125/A  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[11\]/CLK  brg4/cntr_dutyC\[11\]/Q  brg4/cntr_dutyC6_0_I_100/B  brg4/cntr_dutyC6_0_I_100/Y  brg4/cntr_dutyC6_0_I_105/A  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[20\]/CLK  brg4/cntr_dutyC\[20\]/Q  brg4/cntr_dutyC6_0_I_57/B  brg4/cntr_dutyC6_0_I_57/Y  brg4/cntr_dutyC6_0_I_62/A  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[6\]/CLK  brg4/cntr_dutyB\[6\]/Q  brg4/cntr_dutyB6_0_I_120/B  brg4/cntr_dutyB6_0_I_120/Y  brg4/cntr_dutyB6_0_I_125/A  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[11\]/CLK  brg4/cntr_dutyB\[11\]/Q  brg4/cntr_dutyB6_0_I_100/B  brg4/cntr_dutyB6_0_I_100/Y  brg4/cntr_dutyB6_0_I_105/A  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[20\]/CLK  brg4/cntr_dutyB\[20\]/Q  brg4/cntr_dutyB6_0_I_57/B  brg4/cntr_dutyB6_0_I_57/Y  brg4/cntr_dutyB6_0_I_62/A  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[6\]/CLK  brg3/cntr_dutyC\[6\]/Q  brg3/cntr_dutyC6_0_I_120/B  brg3/cntr_dutyC6_0_I_120/Y  brg3/cntr_dutyC6_0_I_125/A  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[11\]/CLK  brg3/cntr_dutyC\[11\]/Q  brg3/cntr_dutyC6_0_I_100/B  brg3/cntr_dutyC6_0_I_100/Y  brg3/cntr_dutyC6_0_I_105/A  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[20\]/CLK  brg3/cntr_dutyC\[20\]/Q  brg3/cntr_dutyC6_0_I_57/B  brg3/cntr_dutyC6_0_I_57/Y  brg3/cntr_dutyC6_0_I_62/A  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[6\]/CLK  brg3/cntr_dutyB\[6\]/Q  brg3/cntr_dutyB6_0_I_120/B  brg3/cntr_dutyB6_0_I_120/Y  brg3/cntr_dutyB6_0_I_125/A  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[11\]/CLK  brg3/cntr_dutyB\[11\]/Q  brg3/cntr_dutyB6_0_I_100/B  brg3/cntr_dutyB6_0_I_100/Y  brg3/cntr_dutyB6_0_I_105/A  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[20\]/CLK  brg3/cntr_dutyB\[20\]/Q  brg3/cntr_dutyB6_0_I_57/B  brg3/cntr_dutyB6_0_I_57/Y  brg3/cntr_dutyB6_0_I_62/A  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[6\]/CLK  brg2/cntr_dutyC\[6\]/Q  brg2/cntr_dutyC6_0_I_120/B  brg2/cntr_dutyC6_0_I_120/Y  brg2/cntr_dutyC6_0_I_125/A  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[11\]/CLK  brg2/cntr_dutyC\[11\]/Q  brg2/cntr_dutyC6_0_I_100/B  brg2/cntr_dutyC6_0_I_100/Y  brg2/cntr_dutyC6_0_I_105/A  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[20\]/CLK  brg2/cntr_dutyC\[20\]/Q  brg2/cntr_dutyC6_0_I_57/B  brg2/cntr_dutyC6_0_I_57/Y  brg2/cntr_dutyC6_0_I_62/A  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[6\]/CLK  brg2/cntr_dutyB\[6\]/Q  brg2/cntr_dutyB6_0_I_120/B  brg2/cntr_dutyB6_0_I_120/Y  brg2/cntr_dutyB6_0_I_125/A  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[11\]/CLK  brg2/cntr_dutyB\[11\]/Q  brg2/cntr_dutyB6_0_I_100/B  brg2/cntr_dutyB6_0_I_100/Y  brg2/cntr_dutyB6_0_I_105/A  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[20\]/CLK  brg2/cntr_dutyB\[20\]/Q  brg2/cntr_dutyB6_0_I_57/B  brg2/cntr_dutyB6_0_I_57/Y  brg2/cntr_dutyB6_0_I_62/A  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIO2J6B\[28\]/B  brg1/sample_time_set_RNIO2J6B\[28\]/Y  brg1/CycleCount_RNID73B01\[28\]/B  brg1/CycleCount_RNID73B01\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_3/C  can_control/OPB_DO_1_t_0_2_0_iv_3/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/B  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIM0J6B\[26\]/B  brg1/sample_time_set_RNIM0J6B\[26\]/Y  brg1/CycleCount_RNI933B01\[26\]/B  brg1/CycleCount_RNI933B01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_5/C  can_control/OPB_DO_1_t_0_4_0_iv_5/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/B  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIUAE91\[1\]/C  ad1_mod/state_RNIUAE91\[1\]/Y  ad1_mod/state_RNIEQ3G2\[0\]/B  ad1_mod/state_RNIEQ3G2\[0\]/Y  ad1_mod/status_RNO\[3\]/B  ad1_mod/status_RNO\[3\]/Y  ad1_mod/status\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIIMQUN\[10\]/B  brg4/CycleCount_RNIIMQUN\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_10/C  can_control/OPB_DO_1_t_0_20_0_iv_10/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/A  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[8\]/CLK  brk2/cntr_dutyA\[8\]/Q  brk2/cntr_dutyA7_0_I_110/A  brk2/cntr_dutyA7_0_I_110/Y  brk2/cntr_dutyA7_0_I_114/B  brk2/cntr_dutyA7_0_I_114/Y  brk2/cntr_dutyA7_0_I_115/A  brk2/cntr_dutyA7_0_I_115/Y  brk2/cntr_dutyA7_0_I_138/A  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[8\]/CLK  brk1/cntr_dutyA\[8\]/Q  brk1/cntr_dutyA7_0_I_110/A  brk1/cntr_dutyA7_0_I_110/Y  brk1/cntr_dutyA7_0_I_114/B  brk1/cntr_dutyA7_0_I_114/Y  brk1/cntr_dutyA7_0_I_115/A  brk1/cntr_dutyA7_0_I_115/Y  brk1/cntr_dutyA7_0_I_138/A  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[8\]/CLK  brg1/cntr_dutyC\[8\]/Q  brg1/cntr_dutyC6_0_I_110/A  brg1/cntr_dutyC6_0_I_110/Y  brg1/cntr_dutyC6_0_I_114/B  brg1/cntr_dutyC6_0_I_114/Y  brg1/cntr_dutyC6_0_I_115/A  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[8\]/CLK  brg1/cntr_dutyB\[8\]/Q  brg1/cntr_dutyB6_0_I_110/A  brg1/cntr_dutyB6_0_I_110/Y  brg1/cntr_dutyB6_0_I_114/B  brg1/cntr_dutyB6_0_I_114/Y  brg1/cntr_dutyB6_0_I_115/A  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_8/A  can_control/OPB_DO_1_t_0_22_0_iv_8/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/C  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_8/A  can_control/OPB_DO_1_t_0_19_0_iv_8/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/C  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/sample_time_set_RNIE2N9E\[14\]/C  brg2/sample_time_set_RNIE2N9E\[14\]/Y  brg2/sample_time_set_RNIQ27QO\[14\]/A  brg2/sample_time_set_RNIQ27QO\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/B  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[27\]/CLK  brg5/cntr_dutyC\[27\]/Q  brg5/cntr_dutyC6_0_I_33/B  brg5/cntr_dutyC6_0_I_33/Y  brg5/cntr_dutyC6_0_I_35/C  brg5/cntr_dutyC6_0_I_35/Y  brg5/cntr_dutyC6_0_I_40/A  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[27\]/CLK  brg5/cntr_dutyB\[27\]/Q  brg5/cntr_dutyB6_0_I_33/B  brg5/cntr_dutyB6_0_I_33/Y  brg5/cntr_dutyB6_0_I_35/C  brg5/cntr_dutyB6_0_I_35/Y  brg5/cntr_dutyB6_0_I_40/A  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[27\]/CLK  brg4/cntr_dutyC\[27\]/Q  brg4/cntr_dutyC6_0_I_33/B  brg4/cntr_dutyC6_0_I_33/Y  brg4/cntr_dutyC6_0_I_35/C  brg4/cntr_dutyC6_0_I_35/Y  brg4/cntr_dutyC6_0_I_40/A  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[27\]/CLK  brg4/cntr_dutyB\[27\]/Q  brg4/cntr_dutyB6_0_I_33/B  brg4/cntr_dutyB6_0_I_33/Y  brg4/cntr_dutyB6_0_I_35/C  brg4/cntr_dutyB6_0_I_35/Y  brg4/cntr_dutyB6_0_I_40/A  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[27\]/CLK  brg3/cntr_dutyC\[27\]/Q  brg3/cntr_dutyC6_0_I_33/B  brg3/cntr_dutyC6_0_I_33/Y  brg3/cntr_dutyC6_0_I_35/C  brg3/cntr_dutyC6_0_I_35/Y  brg3/cntr_dutyC6_0_I_40/A  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[27\]/CLK  brg3/cntr_dutyB\[27\]/Q  brg3/cntr_dutyB6_0_I_33/B  brg3/cntr_dutyB6_0_I_33/Y  brg3/cntr_dutyB6_0_I_35/C  brg3/cntr_dutyB6_0_I_35/Y  brg3/cntr_dutyB6_0_I_40/A  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[27\]/CLK  brg2/cntr_dutyC\[27\]/Q  brg2/cntr_dutyC6_0_I_33/B  brg2/cntr_dutyC6_0_I_33/Y  brg2/cntr_dutyC6_0_I_35/C  brg2/cntr_dutyC6_0_I_35/Y  brg2/cntr_dutyC6_0_I_40/A  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[27\]/CLK  brg2/cntr_dutyB\[27\]/Q  brg2/cntr_dutyB6_0_I_33/B  brg2/cntr_dutyB6_0_I_33/Y  brg2/cntr_dutyB6_0_I_35/C  brg2/cntr_dutyB6_0_I_35/Y  brg2/cntr_dutyB6_0_I_40/A  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIMULTA\[24\]/B  brk2/sample_time_set_RNIMULTA\[24\]/Y  brk2/sample_time_set_RNIIOILL\[24\]/B  brk2/sample_time_set_RNIIOILL\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/A  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/C  pci_target/pci_cmd_RNIMDJM\[2\]/Y  add_dec/CAN_WE_0_a2_0_a2_1/A  add_dec/CAN_WE_0_a2_0_a2_1/Y  add_dec/CAN_WE_0_a2_0_a2/A  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/state017/A  can_control/state017/Y  can_control/state1/D  	(30.8:30.8:30.8) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNO\[26\]/B  brk2/cntr_dutyA_RNO\[26\]/Y  brk2/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNO\[26\]/B  brk1/cntr_dutyA_RNO\[26\]/Y  brk1/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/over_i_set_RNIM76UA\[1\]/C  brg4/over_i_set_RNIM76UA\[1\]/Y  brg4/over_i_set_RNIERR211\[1\]/C  brg4/over_i_set_RNIERR211\[1\]/Y  brg4/sample_time_set_RNIGQ35C1\[1\]/C  brg4/sample_time_set_RNIGQ35C1\[1\]/Y  brg4/CycleCount_RNIFE7D12\[1\]/B  brg4/CycleCount_RNIFE7D12\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/C  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[10\]/CLK  brg1/cntr_dutyA\[10\]/Q  brg1/cntr_dutyA7_0_I_71/A  brg1/cntr_dutyA7_0_I_71/Y  brg1/cntr_dutyA7_0_I_77/A  brg1/cntr_dutyA7_0_I_77/Y  brg1/cntr_dutyA7_0_I_78/C  brg1/cntr_dutyA7_0_I_78/Y  brg1/cntr_dutyA7_0_I_139/A  brg1/cntr_dutyA7_0_I_139/Y  brg1/cntr_dutyA7_0_I_140/B  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[21\]/CLK  brg1/cntr_dutyA\[21\]/Q  brg1/cntr_dutyA7_0_I_12/A  brg1/cntr_dutyA7_0_I_12/Y  brg1/cntr_dutyA7_0_I_17/C  brg1/cntr_dutyA7_0_I_17/Y  brg1/cntr_dutyA7_0_I_18/A  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_freq\[0\]/CLK  brg5/cntr_freq\[0\]/Q  brg5/clk_divider_RNIGJK5\[0\]/B  brg5/clk_divider_RNIGJK5\[0\]/Y  brg5/cntr_freq_RNI8CFF\[1\]/C  brg5/cntr_freq_RNI8CFF\[1\]/Y  brg5/cntr_freq_RNIA0115\[1\]/C  brg5/cntr_freq_RNIA0115\[1\]/Y  brg5/cntr_freq_RNIU08S8\[3\]/C  brg5/cntr_freq_RNIU08S8\[3\]/Y  brg5/cntr_freq_RNISKCS91\[3\]/C  brg5/cntr_freq_RNISKCS91\[3\]/Y  brg5/StrobeC_RNO/B  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/sample_time_set_RNIB49F01\[17\]/C  brg2/sample_time_set_RNIB49F01\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_4/C  can_control/OPB_DO_1_t_0_13_0_iv_4/Y  can_control/OPB_DO_1_t_0_13_0_iv_5/C  can_control/OPB_DO_1_t_0_13_0_iv_5/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/C  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/C  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[26\]/CLK  brg5/cntr_dutyA\[26\]/Q  brg5/cntr_dutyA7_0_I_50/B  brg5/cntr_dutyA7_0_I_50/Y  brg5/cntr_dutyA7_0_I_52/B  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[26\]/CLK  brg4/cntr_dutyA\[26\]/Q  brg4/cntr_dutyA7_0_I_50/B  brg4/cntr_dutyA7_0_I_50/Y  brg4/cntr_dutyA7_0_I_52/B  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[26\]/CLK  brg3/cntr_dutyA\[26\]/Q  brg3/cntr_dutyA7_0_I_50/B  brg3/cntr_dutyA7_0_I_50/Y  brg3/cntr_dutyA7_0_I_52/B  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[26\]/CLK  brg2/cntr_dutyA\[26\]/Q  brg2/cntr_dutyA7_0_I_50/B  brg2/cntr_dutyA7_0_I_50/Y  brg2/cntr_dutyA7_0_I_52/B  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/SP1_RE_0_a2_0_a2/A  add_dec/SP1_RE_0_a2_0_a2/Y  brg3/dev_sp1_m\[9\]/B  brg3/dev_sp1_m\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_2/A  can_control/OPB_DO_1_t_0_21_0_iv_2/Y  can_control/OPB_DO_1_t_0_21_0_iv_4/C  can_control/OPB_DO_1_t_0_21_0_iv_4/Y  can_control/OPB_DO_1_t_0_21_0_iv_5/C  can_control/OPB_DO_1_t_0_21_0_iv_5/Y  can_control/OPB_DO_1_t_0_21_0_iv_7/B  can_control/OPB_DO_1_t_0_21_0_iv_7/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/C  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIMPE4B\[23\]/B  brg4/sample_time_set_RNIMPE4B\[23\]/Y  brg4/CycleCount_RNI96R701\[23\]/B  brg4/CycleCount_RNI96R701\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/B  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIKTMTA\[31\]/B  brk2/sample_time_set_RNIKTMTA\[31\]/Y  brk2/sample_time_set_RNIEMKLL\[31\]/B  brk2/sample_time_set_RNIEMKLL\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/A  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNIQ1LTA\[19\]/B  brk2/sample_time_set_RNIQ1LTA\[19\]/Y  brk2/sample_time_set_RNIQUGLL\[19\]/B  brk2/sample_time_set_RNIQUGLL\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/A  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/B  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI14S0M\[4\]/C  ilim_dac_mod/data_RNI14S0M\[4\]/Y  pci_target/sp_dr_RNI29FU23\[4\]/C  pci_target/sp_dr_RNI29FU23\[4\]/Y  pci_target/sp_dr_RNIVTA945\[4\]/C  pci_target/sp_dr_RNIVTA945\[4\]/Y  pci_target/sp_dr_RNIQRSU97\[4\]/C  pci_target/sp_dr_RNIQRSU97\[4\]/Y  pci_target/sp_dr_RNIKJSC28\[4\]/C  pci_target/sp_dr_RNIKJSC28\[4\]/Y  pci_target/sp_dr_RNID76R8D\[4\]/A  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIUAE91\[1\]/C  ad1_mod/state_RNIUAE91\[1\]/Y  ad1_mod/status_RNO_1\[0\]/A  ad1_mod/status_RNO_1\[0\]/Y  ad1_mod/status_RNO\[0\]/C  ad1_mod/status_RNO\[0\]/Y  ad1_mod/status\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/sample_time_set_RNIEM6QO\[11\]/C  brg2/sample_time_set_RNIEM6QO\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/B  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/A  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/B  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m4/A  brk2/m4/Y  brk2/sample_time_set_RNI43T8A1\[27\]/B  brk2/sample_time_set_RNI43T8A1\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_8/C  can_control/OPB_DO_1_t_0_3_0_iv_8/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/B  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[17\]/CLK  brg5/cntr_dutyC\[17\]/Q  brg5/cntr_dutyC6_0_I_89/B  brg5/cntr_dutyC6_0_I_89/Y  brg5/cntr_dutyC6_0_I_91/A  brg5/cntr_dutyC6_0_I_91/Y  brg5/cntr_dutyC6_0_I_95/B  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[17\]/CLK  brg5/cntr_dutyB\[17\]/Q  brg5/cntr_dutyB6_0_I_89/B  brg5/cntr_dutyB6_0_I_89/Y  brg5/cntr_dutyB6_0_I_91/A  brg5/cntr_dutyB6_0_I_91/Y  brg5/cntr_dutyB6_0_I_95/B  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[17\]/CLK  brg4/cntr_dutyC\[17\]/Q  brg4/cntr_dutyC6_0_I_89/B  brg4/cntr_dutyC6_0_I_89/Y  brg4/cntr_dutyC6_0_I_91/A  brg4/cntr_dutyC6_0_I_91/Y  brg4/cntr_dutyC6_0_I_95/B  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[17\]/CLK  brg4/cntr_dutyB\[17\]/Q  brg4/cntr_dutyB6_0_I_89/B  brg4/cntr_dutyB6_0_I_89/Y  brg4/cntr_dutyB6_0_I_91/A  brg4/cntr_dutyB6_0_I_91/Y  brg4/cntr_dutyB6_0_I_95/B  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[17\]/CLK  brg3/cntr_dutyC\[17\]/Q  brg3/cntr_dutyC6_0_I_89/B  brg3/cntr_dutyC6_0_I_89/Y  brg3/cntr_dutyC6_0_I_91/A  brg3/cntr_dutyC6_0_I_91/Y  brg3/cntr_dutyC6_0_I_95/B  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[17\]/CLK  brg3/cntr_dutyB\[17\]/Q  brg3/cntr_dutyB6_0_I_89/B  brg3/cntr_dutyB6_0_I_89/Y  brg3/cntr_dutyB6_0_I_91/A  brg3/cntr_dutyB6_0_I_91/Y  brg3/cntr_dutyB6_0_I_95/B  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[17\]/CLK  brg2/cntr_dutyC\[17\]/Q  brg2/cntr_dutyC6_0_I_89/B  brg2/cntr_dutyC6_0_I_89/Y  brg2/cntr_dutyC6_0_I_91/A  brg2/cntr_dutyC6_0_I_91/Y  brg2/cntr_dutyC6_0_I_95/B  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[17\]/CLK  brg2/cntr_dutyB\[17\]/Q  brg2/cntr_dutyB6_0_I_89/B  brg2/cntr_dutyB6_0_I_89/Y  brg2/cntr_dutyB6_0_I_91/A  brg2/cntr_dutyB6_0_I_91/Y  brg2/cntr_dutyB6_0_I_95/B  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[31\]/CLK  brk2/cntr_dutyA\[31\]/Q  brk2/cntr_dutyA7_0_I_34/B  brk2/cntr_dutyA7_0_I_34/Y  brk2/cntr_dutyA7_0_I_39/C  brk2/cntr_dutyA7_0_I_39/Y  brk2/cntr_dutyA7_0_I_41/B  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[31\]/CLK  brk1/cntr_dutyA\[31\]/Q  brk1/cntr_dutyA7_0_I_34/B  brk1/cntr_dutyA7_0_I_34/Y  brk1/cntr_dutyA7_0_I_39/C  brk1/cntr_dutyA7_0_I_39/Y  brk1/cntr_dutyA7_0_I_41/B  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[31\]/CLK  brg1/cntr_dutyC\[31\]/Q  brg1/cntr_dutyC6_0_I_34/B  brg1/cntr_dutyC6_0_I_34/Y  brg1/cntr_dutyC6_0_I_39/C  brg1/cntr_dutyC6_0_I_39/Y  brg1/cntr_dutyC6_0_I_41/B  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[31\]/CLK  brg1/cntr_dutyB\[31\]/Q  brg1/cntr_dutyB6_0_I_34/B  brg1/cntr_dutyB6_0_I_34/Y  brg1/cntr_dutyB6_0_I_39/C  brg1/cntr_dutyB6_0_I_39/Y  brg1/cntr_dutyB6_0_I_41/B  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/A  brg1/OPB_DO_2_0_iv_0_a2_5\[1\]/Y  brg1/CycleCount_RNITMU4B\[1\]/B  brg1/CycleCount_RNITMU4B\[1\]/Y  brg1/CycleCount_RNI8FBJ12\[1\]/A  brg1/CycleCount_RNI8FBJ12\[1\]/Y  pci_target/OPB_m7_0_a2_22/C  pci_target/OPB_m7_0_a2_22/Y  pci_target/sp_dr_RNIDVN66P\[1\]/A  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNI6G8HO\[9\]/B  brg1/CycleCount_RNI6G8HO\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_7/A  can_control/OPB_DO_1_t_0_21_0_iv_7/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/C  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  pci_target/sp_dr_RNIIM76H8\[1\]/B  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_freq\[2\]/CLK  brg3/cntr_freq\[2\]/Q  brg3/cntr_freq_RNIPABF1\[2\]/B  brg3/cntr_freq_RNIPABF1\[2\]/Y  brg3/cntr_freq_RNI06TT3\[3\]/C  brg3/cntr_freq_RNI06TT3\[3\]/Y  brg3/cntr_freq_RNI0MKOB\[3\]/C  brg3/cntr_freq_RNI0MKOB\[3\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/C  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[2\]/CLK  brg2/cntr_freq\[2\]/Q  brg2/cntr_freq_RNIKBG5\[0\]/B  brg2/cntr_freq_RNIKBG5\[0\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/C  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeB_RNO_0/B  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNO\[26\]/A  brg5/cntr_dutyA_RNO\[26\]/Y  brg5/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNO\[26\]/A  brg2/cntr_dutyA_RNO\[26\]/Y  brg2/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNO\[26\]/A  brg4/cntr_dutyA_RNO\[26\]/Y  brg4/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIAI161\[3\]/A  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNO\[26\]/A  brg3/cntr_dutyA_RNO\[26\]/Y  brg3/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4/B  brk2/m4/Y  brk2/sample_time_set_RNIOMS8A1\[21\]/B  brk2/sample_time_set_RNIOMS8A1\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/C  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/B  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIJHI0B\[31\]/B  brg2/sample_time_set_RNIJHI0B\[31\]/Y  brg2/sample_time_set_RNI30DF01\[31\]/B  brg2/sample_time_set_RNI30DF01\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_4/A  can_control/OPB_DO_1_t_0_27_iv_0_4/Y  can_control/OPB_DO_1_t_0_27_iv_0_7/C  can_control/OPB_DO_1_t_0_27_iv_0_7/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/B  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIHRI6B\[21\]/B  brg1/sample_time_set_RNIHRI6B\[21\]/Y  brg1/CycleCount_RNIVO2B01\[21\]/B  brg1/CycleCount_RNIVO2B01\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/B  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/B  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[9\]/CLK  brk2/cntr_dutyA\[9\]/Q  brk2/cntr_dutyA7_0_I_112/A  brk2/cntr_dutyA7_0_I_112/Y  brk2/cntr_dutyA7_0_I_114/A  brk2/cntr_dutyA7_0_I_114/Y  brk2/cntr_dutyA7_0_I_115/A  brk2/cntr_dutyA7_0_I_115/Y  brk2/cntr_dutyA7_0_I_138/A  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[9\]/CLK  brk1/cntr_dutyA\[9\]/Q  brk1/cntr_dutyA7_0_I_112/A  brk1/cntr_dutyA7_0_I_112/Y  brk1/cntr_dutyA7_0_I_114/A  brk1/cntr_dutyA7_0_I_114/Y  brk1/cntr_dutyA7_0_I_115/A  brk1/cntr_dutyA7_0_I_115/Y  brk1/cntr_dutyA7_0_I_138/A  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[9\]/CLK  brg1/cntr_dutyC\[9\]/Q  brg1/cntr_dutyC6_0_I_112/A  brg1/cntr_dutyC6_0_I_112/Y  brg1/cntr_dutyC6_0_I_114/A  brg1/cntr_dutyC6_0_I_114/Y  brg1/cntr_dutyC6_0_I_115/A  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[9\]/CLK  brg1/cntr_dutyB\[9\]/Q  brg1/cntr_dutyB6_0_I_112/A  brg1/cntr_dutyB6_0_I_112/Y  brg1/cntr_dutyB6_0_I_114/A  brg1/cntr_dutyB6_0_I_114/Y  brg1/cntr_dutyB6_0_I_115/A  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/over_curr_buf_RNI3C02A/B  brk2/over_curr_buf_RNI3C02A/Y  brk2/over_curr_buf_RNIV90PK/B  brk2/over_curr_buf_RNIV90PK/Y  brk2/sample_time_set_RNI0B5HV\[1\]/A  brk2/sample_time_set_RNI0B5HV\[1\]/Y  brk2/CycleCount_RNIA7BLK1\[1\]/B  brk2/CycleCount_RNIA7BLK1\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/C  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[2\]/CLK  brg5/cntr_dutyC\[2\]/Q  brg5/cntr_dutyC6_0_I_128/A  brg5/cntr_dutyC6_0_I_128/Y  brg5/cntr_dutyC6_0_I_132/C  brg5/cntr_dutyC6_0_I_132/Y  brg5/cntr_dutyC6_0_I_136/C  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[2\]/CLK  brg5/cntr_dutyB\[2\]/Q  brg5/cntr_dutyB6_0_I_128/A  brg5/cntr_dutyB6_0_I_128/Y  brg5/cntr_dutyB6_0_I_132/C  brg5/cntr_dutyB6_0_I_132/Y  brg5/cntr_dutyB6_0_I_136/C  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[2\]/CLK  brg4/cntr_dutyC\[2\]/Q  brg4/cntr_dutyC6_0_I_128/A  brg4/cntr_dutyC6_0_I_128/Y  brg4/cntr_dutyC6_0_I_132/C  brg4/cntr_dutyC6_0_I_132/Y  brg4/cntr_dutyC6_0_I_136/C  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[2\]/CLK  brg4/cntr_dutyB\[2\]/Q  brg4/cntr_dutyB6_0_I_128/A  brg4/cntr_dutyB6_0_I_128/Y  brg4/cntr_dutyB6_0_I_132/C  brg4/cntr_dutyB6_0_I_132/Y  brg4/cntr_dutyB6_0_I_136/C  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[2\]/CLK  brg3/cntr_dutyC\[2\]/Q  brg3/cntr_dutyC6_0_I_128/A  brg3/cntr_dutyC6_0_I_128/Y  brg3/cntr_dutyC6_0_I_132/C  brg3/cntr_dutyC6_0_I_132/Y  brg3/cntr_dutyC6_0_I_136/C  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[2\]/CLK  brg3/cntr_dutyB\[2\]/Q  brg3/cntr_dutyB6_0_I_128/A  brg3/cntr_dutyB6_0_I_128/Y  brg3/cntr_dutyB6_0_I_132/C  brg3/cntr_dutyB6_0_I_132/Y  brg3/cntr_dutyB6_0_I_136/C  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[2\]/CLK  brg2/cntr_dutyC\[2\]/Q  brg2/cntr_dutyC6_0_I_128/A  brg2/cntr_dutyC6_0_I_128/Y  brg2/cntr_dutyC6_0_I_132/C  brg2/cntr_dutyC6_0_I_132/Y  brg2/cntr_dutyC6_0_I_136/C  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[2\]/CLK  brg2/cntr_dutyB\[2\]/Q  brg2/cntr_dutyB6_0_I_128/A  brg2/cntr_dutyB6_0_I_128/Y  brg2/cntr_dutyB6_0_I_132/C  brg2/cntr_dutyB6_0_I_132/Y  brg2/cntr_dutyB6_0_I_136/C  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNI4GFM\[1\]/B  ad2_mod/state_RNI4GFM\[1\]/Y  ad2_mod/time_out_count15_RNISQBR/B  ad2_mod/time_out_count15_RNISQBR/Y  ad2_mod/state_RNO\[23\]/C  ad2_mod/state_RNO\[23\]/Y  ad2_mod/state\[23\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i_0/A  brg1/G_426_i_0/Y  brg1/CycleCount_RNIISS7O\[13\]/B  brg1/CycleCount_RNIISS7O\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_5/B  can_control/OPB_DO_1_t_0_17_0_iv_5/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/C  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/B  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[6\]/CLK  hotlink/out_ram_rd_pt\[6\]/Q  hotlink/un3_out_ram_rd_pt_I_21/A  hotlink/un3_out_ram_rd_pt_I_21/Y  hotlink/un3_out_ram_rd_pt_I_22/C  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_18/B  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/sample_time_set_RNIUHM9E\[10\]/C  brg2/sample_time_set_RNIUHM9E\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_8/B  can_control/OPB_DO_1_t_0_20_0_iv_8/Y  can_control/OPB_DO_1_t_0_20_0_iv_9/C  can_control/OPB_DO_1_t_0_20_0_iv_9/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[31\]/CLK  brg5/cntr_dutyA\[31\]/Q  brg5/cntr_dutyA7_0_I_34/B  brg5/cntr_dutyA7_0_I_34/Y  brg5/cntr_dutyA7_0_I_39/C  brg5/cntr_dutyA7_0_I_39/Y  brg5/cntr_dutyA7_0_I_41/B  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[31\]/CLK  brg4/cntr_dutyA\[31\]/Q  brg4/cntr_dutyA7_0_I_34/B  brg4/cntr_dutyA7_0_I_34/Y  brg4/cntr_dutyA7_0_I_39/C  brg4/cntr_dutyA7_0_I_39/Y  brg4/cntr_dutyA7_0_I_41/B  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[31\]/CLK  brg3/cntr_dutyA\[31\]/Q  brg3/cntr_dutyA7_0_I_34/B  brg3/cntr_dutyA7_0_I_34/Y  brg3/cntr_dutyA7_0_I_39/C  brg3/cntr_dutyA7_0_I_39/Y  brg3/cntr_dutyA7_0_I_41/B  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[31\]/CLK  brg2/cntr_dutyA\[31\]/Q  brg2/cntr_dutyA7_0_I_34/B  brg2/cntr_dutyA7_0_I_34/Y  brg2/cntr_dutyA7_0_I_39/C  brg2/cntr_dutyA7_0_I_39/Y  brg2/cntr_dutyA7_0_I_41/B  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[0\]/CLK  brg2/cntr_freq\[0\]/Q  brg2/cntr_freq_RNIAVC5\[0\]/A  brg2/cntr_freq_RNIAVC5\[0\]/Y  brg2/cntr_freq_RNIM0QA\[1\]/C  brg2/cntr_freq_RNIM0QA\[1\]/Y  brg2/cntr_freq_RNIC2LL\[1\]/C  brg2/cntr_freq_RNIC2LL\[1\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[5\]/CLK  brk2/cntr_dutyA\[5\]/Q  brk2/cntr_dutyA7_0_I_108/A  brk2/cntr_dutyA7_0_I_108/Y  brk2/cntr_dutyA7_0_I_113/A  brk2/cntr_dutyA7_0_I_113/Y  brk2/cntr_dutyA7_0_I_115/B  brk2/cntr_dutyA7_0_I_115/Y  brk2/cntr_dutyA7_0_I_138/A  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[5\]/CLK  brk1/cntr_dutyA\[5\]/Q  brk1/cntr_dutyA7_0_I_108/A  brk1/cntr_dutyA7_0_I_108/Y  brk1/cntr_dutyA7_0_I_113/A  brk1/cntr_dutyA7_0_I_113/Y  brk1/cntr_dutyA7_0_I_115/B  brk1/cntr_dutyA7_0_I_115/Y  brk1/cntr_dutyA7_0_I_138/A  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[5\]/CLK  brg1/cntr_dutyC\[5\]/Q  brg1/cntr_dutyC6_0_I_108/A  brg1/cntr_dutyC6_0_I_108/Y  brg1/cntr_dutyC6_0_I_113/A  brg1/cntr_dutyC6_0_I_113/Y  brg1/cntr_dutyC6_0_I_115/B  brg1/cntr_dutyC6_0_I_115/Y  brg1/cntr_dutyC6_0_I_138/A  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[5\]/CLK  brg1/cntr_dutyB\[5\]/Q  brg1/cntr_dutyB6_0_I_108/A  brg1/cntr_dutyB6_0_I_108/Y  brg1/cntr_dutyB6_0_I_113/A  brg1/cntr_dutyB6_0_I_113/Y  brg1/cntr_dutyB6_0_I_115/B  brg1/cntr_dutyB6_0_I_115/Y  brg1/cntr_dutyB6_0_I_138/A  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIQUPFA/B  can_control/state1_RNIQUPFA/Y  can_control/state1_RNIP3Q822/A  can_control/state1_RNIP3Q822/Y  can_control/state1_RNIK8SSM3/C  can_control/state1_RNIK8SSM3/Y  can_control/state1_RNI74MU76/B  can_control/state1_RNI74MU76/Y  can_control/state1_RNIIQ321B/A  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/OPB_WE_0_a2_0/B  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/C  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/Y  pci_target/OPB_ADDR_RNIU4TDE_0\[3\]/B  pci_target/OPB_ADDR_RNIU4TDE_0\[3\]/Y  pci_target/pci_cmd_RNILDJFE_1\[0\]/A  pci_target/pci_cmd_RNILDJFE_1\[0\]/Y  pci_target/pci_cmd_RNIS5ESE\[0\]/B  pci_target/pci_cmd_RNIS5ESE\[0\]/Y  pci_target/sp_dr_RNIO6RLC1\[1\]/B  pci_target/sp_dr_RNIO6RLC1\[1\]/Y  pci_target/sp_dr_RNIEKECD1\[1\]/B  pci_target/sp_dr_RNIEKECD1\[1\]/Y  pci_target/sp_dr_RNI8R88N1\[1\]/C  pci_target/sp_dr_RNI8R88N1\[1\]/Y  pci_target/sp_dr_RNIJ4BNH2\[1\]/A  pci_target/sp_dr_RNIJ4BNH2\[1\]/Y  pci_target/sp_dr_RNIK8GGR2\[1\]/C  pci_target/sp_dr_RNIK8GGR2\[1\]/Y  pci_target/sp_dr_RNIFK84K5\[1\]/B  pci_target/sp_dr_RNIFK84K5\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/C  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNI6GS7O\[10\]/B  brg1/CycleCount_RNI6GS7O\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_8/C  can_control/OPB_DO_1_t_0_20_0_iv_8/Y  can_control/OPB_DO_1_t_0_20_0_iv_9/C  can_control/OPB_DO_1_t_0_20_0_iv_9/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[8\]/CLK  brg2/cntr_freq\[8\]/Q  brg2/cntr_freq_RNIVK0L2\[8\]/B  brg2/cntr_freq_RNIVK0L2\[8\]/Y  brg2/cntr_freq_RNIM8LK5\[9\]/C  brg2/cntr_freq_RNIM8LK5\[9\]/Y  brg2/cntr_freq_RNIFVO46\[1\]/C  brg2/cntr_freq_RNIFVO46\[1\]/Y  brg2/cntr_freq_RNI3LNPA\[3\]/C  brg2/cntr_freq_RNI3LNPA\[3\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/B  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/m11_0/A  rs485_mod/m11_0/Y  rs485_mod/m168/A  rs485_mod/m168/Y  rs485_mod/m173/A  rs485_mod/m173/Y  rs485_mod/imtx_in_d_RNIRRDLB\[6\]/B  rs485_mod/imtx_in_d_RNIRRDLB\[6\]/Y  rs485_mod/test_pattern_RNIL4LH21\[6\]/C  rs485_mod/test_pattern_RNIL4LH21\[6\]/Y  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/C  rs485_mod/sp485_1_data_RNIS6BM42\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/A  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIK3EU9\[24\]/B  brk1/CycleCount_RNIK3EU9\[24\]/Y  brk1/CycleCount_RNICMB7L\[24\]/A  brk1/CycleCount_RNICMB7L\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/A  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[0\]/CLK  hotlink/out_ram_rd_pt\[0\]/Q  hotlink/un3_out_ram_rd_pt_I_10/A  hotlink/un3_out_ram_rd_pt_I_10/Y  hotlink/un3_out_ram_rd_pt_I_22/A  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_6/B  hotlink/un1_out_ram_rd_pt_0_I_6/Y  hotlink/un1_out_ram_rd_pt_0_I_31/A  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[19\]/CLK  brg1/cntr_dutyA\[19\]/Q  brg1/cntr_dutyA7_0_I_2/A  brg1/cntr_dutyA7_0_I_2/Y  brg1/cntr_dutyA7_0_I_17/A  brg1/cntr_dutyA7_0_I_17/Y  brg1/cntr_dutyA7_0_I_18/A  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/m12/A  brk2/m12/Y  brk2/sample_time_set_RNINPA2B\[2\]/B  brk2/sample_time_set_RNINPA2B\[2\]/Y  can_control/control_RNIPHBG771\[2\]/B  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[1\]/CLK  brg5/cntr_freq\[1\]/Q  brg5/clk_divider_RNIHKK5\[0\]/A  brg5/clk_divider_RNIHKK5\[0\]/Y  brg5/cntr_freq_RNI4B9B\[2\]/C  brg5/cntr_freq_RNI4B9B\[2\]/Y  brg5/cntr_freq_RNI3KCI\[0\]/C  brg5/cntr_freq_RNI3KCI\[0\]/Y  brg5/cntr_freq_RNIBB091\[0\]/C  brg5/cntr_freq_RNIBB091\[0\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/C  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeA_RNO/B  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[1\]/CLK  brg5/cntr_dutyC\[1\]/Q  brg5/cntr_dutyC6_0_I_131/B  brg5/cntr_dutyC6_0_I_131/Y  brg5/cntr_dutyC6_0_I_136/A  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[1\]/CLK  brg5/cntr_dutyB\[1\]/Q  brg5/cntr_dutyB6_0_I_131/B  brg5/cntr_dutyB6_0_I_131/Y  brg5/cntr_dutyB6_0_I_136/A  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[1\]/CLK  brg4/cntr_dutyC\[1\]/Q  brg4/cntr_dutyC6_0_I_131/B  brg4/cntr_dutyC6_0_I_131/Y  brg4/cntr_dutyC6_0_I_136/A  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[1\]/CLK  brg4/cntr_dutyB\[1\]/Q  brg4/cntr_dutyB6_0_I_131/B  brg4/cntr_dutyB6_0_I_131/Y  brg4/cntr_dutyB6_0_I_136/A  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[1\]/CLK  brg3/cntr_dutyC\[1\]/Q  brg3/cntr_dutyC6_0_I_131/B  brg3/cntr_dutyC6_0_I_131/Y  brg3/cntr_dutyC6_0_I_136/A  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[1\]/CLK  brg3/cntr_dutyB\[1\]/Q  brg3/cntr_dutyB6_0_I_131/B  brg3/cntr_dutyB6_0_I_131/Y  brg3/cntr_dutyB6_0_I_136/A  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[1\]/CLK  brg2/cntr_dutyC\[1\]/Q  brg2/cntr_dutyC6_0_I_131/B  brg2/cntr_dutyC6_0_I_131/Y  brg2/cntr_dutyC6_0_I_136/A  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[1\]/CLK  brg2/cntr_dutyB\[1\]/Q  brg2/cntr_dutyB6_0_I_131/B  brg2/cntr_dutyB6_0_I_131/Y  brg2/cntr_dutyB6_0_I_136/A  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/CycleCount_RNI62RSV\[22\]/B  brk1/CycleCount_RNI62RSV\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/A  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[18\]/CLK  pci_target/OPB_ADDR\[18\]/Q  add_dec/CLOCK_RE_0_a2_6_a2_1/A  add_dec/CLOCK_RE_0_a2_6_a2_1/Y  add_dec/CLOCK_RE_0_a2_6_a2_2/A  add_dec/CLOCK_RE_0_a2_6_a2_2/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[8\]/CLK  brg5/cntr_dutyC\[8\]/Q  brg5/cntr_dutyC6_0_I_121/A  brg5/cntr_dutyC6_0_I_121/Y  brg5/cntr_dutyC6_0_I_125/C  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[13\]/CLK  brg5/cntr_dutyC\[13\]/Q  brg5/cntr_dutyC6_0_I_101/A  brg5/cntr_dutyC6_0_I_101/Y  brg5/cntr_dutyC6_0_I_105/C  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[22\]/CLK  brg5/cntr_dutyC\[22\]/Q  brg5/cntr_dutyC6_0_I_58/A  brg5/cntr_dutyC6_0_I_58/Y  brg5/cntr_dutyC6_0_I_62/C  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[8\]/CLK  brg5/cntr_dutyB\[8\]/Q  brg5/cntr_dutyB6_0_I_121/A  brg5/cntr_dutyB6_0_I_121/Y  brg5/cntr_dutyB6_0_I_125/C  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[13\]/CLK  brg5/cntr_dutyB\[13\]/Q  brg5/cntr_dutyB6_0_I_101/A  brg5/cntr_dutyB6_0_I_101/Y  brg5/cntr_dutyB6_0_I_105/C  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[22\]/CLK  brg5/cntr_dutyB\[22\]/Q  brg5/cntr_dutyB6_0_I_58/A  brg5/cntr_dutyB6_0_I_58/Y  brg5/cntr_dutyB6_0_I_62/C  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[8\]/CLK  brg4/cntr_dutyC\[8\]/Q  brg4/cntr_dutyC6_0_I_121/A  brg4/cntr_dutyC6_0_I_121/Y  brg4/cntr_dutyC6_0_I_125/C  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[13\]/CLK  brg4/cntr_dutyC\[13\]/Q  brg4/cntr_dutyC6_0_I_101/A  brg4/cntr_dutyC6_0_I_101/Y  brg4/cntr_dutyC6_0_I_105/C  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[22\]/CLK  brg4/cntr_dutyC\[22\]/Q  brg4/cntr_dutyC6_0_I_58/A  brg4/cntr_dutyC6_0_I_58/Y  brg4/cntr_dutyC6_0_I_62/C  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[8\]/CLK  brg4/cntr_dutyB\[8\]/Q  brg4/cntr_dutyB6_0_I_121/A  brg4/cntr_dutyB6_0_I_121/Y  brg4/cntr_dutyB6_0_I_125/C  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[13\]/CLK  brg4/cntr_dutyB\[13\]/Q  brg4/cntr_dutyB6_0_I_101/A  brg4/cntr_dutyB6_0_I_101/Y  brg4/cntr_dutyB6_0_I_105/C  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[22\]/CLK  brg4/cntr_dutyB\[22\]/Q  brg4/cntr_dutyB6_0_I_58/A  brg4/cntr_dutyB6_0_I_58/Y  brg4/cntr_dutyB6_0_I_62/C  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[8\]/CLK  brg3/cntr_dutyC\[8\]/Q  brg3/cntr_dutyC6_0_I_121/A  brg3/cntr_dutyC6_0_I_121/Y  brg3/cntr_dutyC6_0_I_125/C  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[13\]/CLK  brg3/cntr_dutyC\[13\]/Q  brg3/cntr_dutyC6_0_I_101/A  brg3/cntr_dutyC6_0_I_101/Y  brg3/cntr_dutyC6_0_I_105/C  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[22\]/CLK  brg3/cntr_dutyC\[22\]/Q  brg3/cntr_dutyC6_0_I_58/A  brg3/cntr_dutyC6_0_I_58/Y  brg3/cntr_dutyC6_0_I_62/C  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[8\]/CLK  brg3/cntr_dutyB\[8\]/Q  brg3/cntr_dutyB6_0_I_121/A  brg3/cntr_dutyB6_0_I_121/Y  brg3/cntr_dutyB6_0_I_125/C  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[13\]/CLK  brg3/cntr_dutyB\[13\]/Q  brg3/cntr_dutyB6_0_I_101/A  brg3/cntr_dutyB6_0_I_101/Y  brg3/cntr_dutyB6_0_I_105/C  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[22\]/CLK  brg3/cntr_dutyB\[22\]/Q  brg3/cntr_dutyB6_0_I_58/A  brg3/cntr_dutyB6_0_I_58/Y  brg3/cntr_dutyB6_0_I_62/C  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[8\]/CLK  brg2/cntr_dutyC\[8\]/Q  brg2/cntr_dutyC6_0_I_121/A  brg2/cntr_dutyC6_0_I_121/Y  brg2/cntr_dutyC6_0_I_125/C  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[13\]/CLK  brg2/cntr_dutyC\[13\]/Q  brg2/cntr_dutyC6_0_I_101/A  brg2/cntr_dutyC6_0_I_101/Y  brg2/cntr_dutyC6_0_I_105/C  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[22\]/CLK  brg2/cntr_dutyC\[22\]/Q  brg2/cntr_dutyC6_0_I_58/A  brg2/cntr_dutyC6_0_I_58/Y  brg2/cntr_dutyC6_0_I_62/C  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[8\]/CLK  brg2/cntr_dutyB\[8\]/Q  brg2/cntr_dutyB6_0_I_121/A  brg2/cntr_dutyB6_0_I_121/Y  brg2/cntr_dutyB6_0_I_125/C  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[13\]/CLK  brg2/cntr_dutyB\[13\]/Q  brg2/cntr_dutyB6_0_I_101/A  brg2/cntr_dutyB6_0_I_101/Y  brg2/cntr_dutyB6_0_I_105/C  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[22\]/CLK  brg2/cntr_dutyB\[22\]/Q  brg2/cntr_dutyB6_0_I_58/A  brg2/cntr_dutyB6_0_I_58/Y  brg2/cntr_dutyB6_0_I_62/C  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIULB4O\[4\]/C  brg4/CycleCount_RNIULB4O\[4\]/Y  pci_target/OPB_m8_13/C  pci_target/OPB_m8_13/Y  pci_target/OPB_m8_15/C  pci_target/OPB_m8_15/Y  pci_target/sp_dr_RNID76R8D\[4\]/B  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/CycleCount_RNI2CGTD\[9\]/C  brg3/CycleCount_RNI2CGTD\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_9/B  can_control/OPB_DO_1_t_0_21_0_iv_9/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/B  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/clk_divider_RNIM8OQN\[9\]/B  brg5/clk_divider_RNIM8OQN\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_9/C  can_control/OPB_DO_1_t_0_21_0_iv_9/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/B  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[15\]/CLK  brg5/cntr_dutyC\[15\]/Q  brg5/cntr_dutyC6_0_I_85/B  brg5/cntr_dutyC6_0_I_85/Y  brg5/cntr_dutyC6_0_I_88/A  brg5/cntr_dutyC6_0_I_88/Y  brg5/cntr_dutyC6_0_I_95/A  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[24\]/CLK  brg5/cntr_dutyC\[24\]/Q  brg5/cntr_dutyC6_0_I_46/B  brg5/cntr_dutyC6_0_I_46/Y  brg5/cntr_dutyC6_0_I_49/A  brg5/cntr_dutyC6_0_I_49/Y  brg5/cntr_dutyC6_0_I_52/A  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[15\]/CLK  brg5/cntr_dutyB\[15\]/Q  brg5/cntr_dutyB6_0_I_85/B  brg5/cntr_dutyB6_0_I_85/Y  brg5/cntr_dutyB6_0_I_88/A  brg5/cntr_dutyB6_0_I_88/Y  brg5/cntr_dutyB6_0_I_95/A  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[24\]/CLK  brg5/cntr_dutyB\[24\]/Q  brg5/cntr_dutyB6_0_I_46/B  brg5/cntr_dutyB6_0_I_46/Y  brg5/cntr_dutyB6_0_I_49/A  brg5/cntr_dutyB6_0_I_49/Y  brg5/cntr_dutyB6_0_I_52/A  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[15\]/CLK  brg4/cntr_dutyC\[15\]/Q  brg4/cntr_dutyC6_0_I_85/B  brg4/cntr_dutyC6_0_I_85/Y  brg4/cntr_dutyC6_0_I_88/A  brg4/cntr_dutyC6_0_I_88/Y  brg4/cntr_dutyC6_0_I_95/A  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[24\]/CLK  brg4/cntr_dutyC\[24\]/Q  brg4/cntr_dutyC6_0_I_46/B  brg4/cntr_dutyC6_0_I_46/Y  brg4/cntr_dutyC6_0_I_49/A  brg4/cntr_dutyC6_0_I_49/Y  brg4/cntr_dutyC6_0_I_52/A  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[15\]/CLK  brg4/cntr_dutyB\[15\]/Q  brg4/cntr_dutyB6_0_I_85/B  brg4/cntr_dutyB6_0_I_85/Y  brg4/cntr_dutyB6_0_I_88/A  brg4/cntr_dutyB6_0_I_88/Y  brg4/cntr_dutyB6_0_I_95/A  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[24\]/CLK  brg4/cntr_dutyB\[24\]/Q  brg4/cntr_dutyB6_0_I_46/B  brg4/cntr_dutyB6_0_I_46/Y  brg4/cntr_dutyB6_0_I_49/A  brg4/cntr_dutyB6_0_I_49/Y  brg4/cntr_dutyB6_0_I_52/A  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[15\]/CLK  brg3/cntr_dutyC\[15\]/Q  brg3/cntr_dutyC6_0_I_85/B  brg3/cntr_dutyC6_0_I_85/Y  brg3/cntr_dutyC6_0_I_88/A  brg3/cntr_dutyC6_0_I_88/Y  brg3/cntr_dutyC6_0_I_95/A  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[24\]/CLK  brg3/cntr_dutyC\[24\]/Q  brg3/cntr_dutyC6_0_I_46/B  brg3/cntr_dutyC6_0_I_46/Y  brg3/cntr_dutyC6_0_I_49/A  brg3/cntr_dutyC6_0_I_49/Y  brg3/cntr_dutyC6_0_I_52/A  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[15\]/CLK  brg3/cntr_dutyB\[15\]/Q  brg3/cntr_dutyB6_0_I_85/B  brg3/cntr_dutyB6_0_I_85/Y  brg3/cntr_dutyB6_0_I_88/A  brg3/cntr_dutyB6_0_I_88/Y  brg3/cntr_dutyB6_0_I_95/A  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[24\]/CLK  brg3/cntr_dutyB\[24\]/Q  brg3/cntr_dutyB6_0_I_46/B  brg3/cntr_dutyB6_0_I_46/Y  brg3/cntr_dutyB6_0_I_49/A  brg3/cntr_dutyB6_0_I_49/Y  brg3/cntr_dutyB6_0_I_52/A  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[15\]/CLK  brg2/cntr_dutyC\[15\]/Q  brg2/cntr_dutyC6_0_I_85/B  brg2/cntr_dutyC6_0_I_85/Y  brg2/cntr_dutyC6_0_I_88/A  brg2/cntr_dutyC6_0_I_88/Y  brg2/cntr_dutyC6_0_I_95/A  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[24\]/CLK  brg2/cntr_dutyC\[24\]/Q  brg2/cntr_dutyC6_0_I_46/B  brg2/cntr_dutyC6_0_I_46/Y  brg2/cntr_dutyC6_0_I_49/A  brg2/cntr_dutyC6_0_I_49/Y  brg2/cntr_dutyC6_0_I_52/A  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[15\]/CLK  brg2/cntr_dutyB\[15\]/Q  brg2/cntr_dutyB6_0_I_85/B  brg2/cntr_dutyB6_0_I_85/Y  brg2/cntr_dutyB6_0_I_88/A  brg2/cntr_dutyB6_0_I_88/Y  brg2/cntr_dutyB6_0_I_95/A  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[24\]/CLK  brg2/cntr_dutyB\[24\]/Q  brg2/cntr_dutyB6_0_I_46/B  brg2/cntr_dutyB6_0_I_46/Y  brg2/cntr_dutyB6_0_I_49/A  brg2/cntr_dutyB6_0_I_49/Y  brg2/cntr_dutyB6_0_I_52/A  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4/B  brk2/m4/Y  brk2/sample_time_set_RNI0VS8A1\[25\]/B  brk2/sample_time_set_RNI0VS8A1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/C  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/C  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[16\]/CLK  brg5/cntr_dutyC\[16\]/Q  brg5/cntr_dutyC6_0_I_87/B  brg5/cntr_dutyC6_0_I_87/Y  brg5/cntr_dutyC6_0_I_88/C  brg5/cntr_dutyC6_0_I_88/Y  brg5/cntr_dutyC6_0_I_95/A  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[25\]/CLK  brg5/cntr_dutyC\[25\]/Q  brg5/cntr_dutyC6_0_I_48/B  brg5/cntr_dutyC6_0_I_48/Y  brg5/cntr_dutyC6_0_I_49/C  brg5/cntr_dutyC6_0_I_49/Y  brg5/cntr_dutyC6_0_I_52/A  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[16\]/CLK  brg5/cntr_dutyB\[16\]/Q  brg5/cntr_dutyB6_0_I_87/B  brg5/cntr_dutyB6_0_I_87/Y  brg5/cntr_dutyB6_0_I_88/C  brg5/cntr_dutyB6_0_I_88/Y  brg5/cntr_dutyB6_0_I_95/A  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[25\]/CLK  brg5/cntr_dutyB\[25\]/Q  brg5/cntr_dutyB6_0_I_48/B  brg5/cntr_dutyB6_0_I_48/Y  brg5/cntr_dutyB6_0_I_49/C  brg5/cntr_dutyB6_0_I_49/Y  brg5/cntr_dutyB6_0_I_52/A  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[16\]/CLK  brg4/cntr_dutyC\[16\]/Q  brg4/cntr_dutyC6_0_I_87/B  brg4/cntr_dutyC6_0_I_87/Y  brg4/cntr_dutyC6_0_I_88/C  brg4/cntr_dutyC6_0_I_88/Y  brg4/cntr_dutyC6_0_I_95/A  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[25\]/CLK  brg4/cntr_dutyC\[25\]/Q  brg4/cntr_dutyC6_0_I_48/B  brg4/cntr_dutyC6_0_I_48/Y  brg4/cntr_dutyC6_0_I_49/C  brg4/cntr_dutyC6_0_I_49/Y  brg4/cntr_dutyC6_0_I_52/A  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[16\]/CLK  brg4/cntr_dutyB\[16\]/Q  brg4/cntr_dutyB6_0_I_87/B  brg4/cntr_dutyB6_0_I_87/Y  brg4/cntr_dutyB6_0_I_88/C  brg4/cntr_dutyB6_0_I_88/Y  brg4/cntr_dutyB6_0_I_95/A  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[25\]/CLK  brg4/cntr_dutyB\[25\]/Q  brg4/cntr_dutyB6_0_I_48/B  brg4/cntr_dutyB6_0_I_48/Y  brg4/cntr_dutyB6_0_I_49/C  brg4/cntr_dutyB6_0_I_49/Y  brg4/cntr_dutyB6_0_I_52/A  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[16\]/CLK  brg3/cntr_dutyC\[16\]/Q  brg3/cntr_dutyC6_0_I_87/B  brg3/cntr_dutyC6_0_I_87/Y  brg3/cntr_dutyC6_0_I_88/C  brg3/cntr_dutyC6_0_I_88/Y  brg3/cntr_dutyC6_0_I_95/A  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[25\]/CLK  brg3/cntr_dutyC\[25\]/Q  brg3/cntr_dutyC6_0_I_48/B  brg3/cntr_dutyC6_0_I_48/Y  brg3/cntr_dutyC6_0_I_49/C  brg3/cntr_dutyC6_0_I_49/Y  brg3/cntr_dutyC6_0_I_52/A  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[16\]/CLK  brg3/cntr_dutyB\[16\]/Q  brg3/cntr_dutyB6_0_I_87/B  brg3/cntr_dutyB6_0_I_87/Y  brg3/cntr_dutyB6_0_I_88/C  brg3/cntr_dutyB6_0_I_88/Y  brg3/cntr_dutyB6_0_I_95/A  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[25\]/CLK  brg3/cntr_dutyB\[25\]/Q  brg3/cntr_dutyB6_0_I_48/B  brg3/cntr_dutyB6_0_I_48/Y  brg3/cntr_dutyB6_0_I_49/C  brg3/cntr_dutyB6_0_I_49/Y  brg3/cntr_dutyB6_0_I_52/A  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[16\]/CLK  brg2/cntr_dutyC\[16\]/Q  brg2/cntr_dutyC6_0_I_87/B  brg2/cntr_dutyC6_0_I_87/Y  brg2/cntr_dutyC6_0_I_88/C  brg2/cntr_dutyC6_0_I_88/Y  brg2/cntr_dutyC6_0_I_95/A  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[25\]/CLK  brg2/cntr_dutyC\[25\]/Q  brg2/cntr_dutyC6_0_I_48/B  brg2/cntr_dutyC6_0_I_48/Y  brg2/cntr_dutyC6_0_I_49/C  brg2/cntr_dutyC6_0_I_49/Y  brg2/cntr_dutyC6_0_I_52/A  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[16\]/CLK  brg2/cntr_dutyB\[16\]/Q  brg2/cntr_dutyB6_0_I_87/B  brg2/cntr_dutyB6_0_I_87/Y  brg2/cntr_dutyB6_0_I_88/C  brg2/cntr_dutyB6_0_I_88/Y  brg2/cntr_dutyB6_0_I_95/A  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[25\]/CLK  brg2/cntr_dutyB\[25\]/Q  brg2/cntr_dutyB6_0_I_48/B  brg2/cntr_dutyB6_0_I_48/Y  brg2/cntr_dutyB6_0_I_49/C  brg2/cntr_dutyB6_0_I_49/Y  brg2/cntr_dutyB6_0_I_52/A  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIOEIKA\[14\]/B  brk2/CycleCount_RNIOEIKA\[14\]/Y  brk2/sample_time_set_RNIGERI01\[14\]/A  brk2/sample_time_set_RNIGERI01\[14\]/Y  brk2/clk_divider_RNIBIS502\[14\]/B  brk2/clk_divider_RNIBIS502\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/A  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNINDIKA\[13\]/B  brk2/CycleCount_RNINDIKA\[13\]/Y  brk2/sample_time_set_RNIDBRI01\[13\]/A  brk2/sample_time_set_RNIDBRI01\[13\]/Y  brk2/clk_divider_RNI7ES502\[13\]/B  brk2/clk_divider_RNI7ES502\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/A  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNILVI6B\[25\]/B  brg1/sample_time_set_RNILVI6B\[25\]/Y  brg1/CycleCount_RNI713B01\[25\]/B  brg1/CycleCount_RNI713B01\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/B  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/C  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[1\]/CLK  brg5/cntr_freq\[1\]/Q  brg5/clk_divider_RNIHKK5\[0\]/A  brg5/clk_divider_RNIHKK5\[0\]/Y  brg5/cntr_freq_RNI4B9B\[2\]/C  brg5/cntr_freq_RNI4B9B\[2\]/Y  brg5/cntr_freq_RNI3KCI\[0\]/C  brg5/cntr_freq_RNI3KCI\[0\]/Y  brg5/cntr_freq_RNIBB091\[0\]/C  brg5/cntr_freq_RNIBB091\[0\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/C  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeC_RNO/A  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[7\]/CLK  brg5/cntr_dutyC\[7\]/Q  brg5/cntr_dutyC6_0_I_122/A  brg5/cntr_dutyC6_0_I_122/Y  brg5/cntr_dutyC6_0_I_125/B  brg5/cntr_dutyC6_0_I_125/Y  brg5/cntr_dutyC6_0_I_126/A  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[12\]/CLK  brg5/cntr_dutyC\[12\]/Q  brg5/cntr_dutyC6_0_I_102/A  brg5/cntr_dutyC6_0_I_102/Y  brg5/cntr_dutyC6_0_I_105/B  brg5/cntr_dutyC6_0_I_105/Y  brg5/cntr_dutyC6_0_I_106/A  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[21\]/CLK  brg5/cntr_dutyC\[21\]/Q  brg5/cntr_dutyC6_0_I_59/A  brg5/cntr_dutyC6_0_I_59/Y  brg5/cntr_dutyC6_0_I_62/B  brg5/cntr_dutyC6_0_I_62/Y  brg5/cntr_dutyC6_0_I_63/A  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[7\]/CLK  brg5/cntr_dutyB\[7\]/Q  brg5/cntr_dutyB6_0_I_122/A  brg5/cntr_dutyB6_0_I_122/Y  brg5/cntr_dutyB6_0_I_125/B  brg5/cntr_dutyB6_0_I_125/Y  brg5/cntr_dutyB6_0_I_126/A  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[12\]/CLK  brg5/cntr_dutyB\[12\]/Q  brg5/cntr_dutyB6_0_I_102/A  brg5/cntr_dutyB6_0_I_102/Y  brg5/cntr_dutyB6_0_I_105/B  brg5/cntr_dutyB6_0_I_105/Y  brg5/cntr_dutyB6_0_I_106/A  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[21\]/CLK  brg5/cntr_dutyB\[21\]/Q  brg5/cntr_dutyB6_0_I_59/A  brg5/cntr_dutyB6_0_I_59/Y  brg5/cntr_dutyB6_0_I_62/B  brg5/cntr_dutyB6_0_I_62/Y  brg5/cntr_dutyB6_0_I_63/A  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[7\]/CLK  brg4/cntr_dutyC\[7\]/Q  brg4/cntr_dutyC6_0_I_122/A  brg4/cntr_dutyC6_0_I_122/Y  brg4/cntr_dutyC6_0_I_125/B  brg4/cntr_dutyC6_0_I_125/Y  brg4/cntr_dutyC6_0_I_126/A  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[12\]/CLK  brg4/cntr_dutyC\[12\]/Q  brg4/cntr_dutyC6_0_I_102/A  brg4/cntr_dutyC6_0_I_102/Y  brg4/cntr_dutyC6_0_I_105/B  brg4/cntr_dutyC6_0_I_105/Y  brg4/cntr_dutyC6_0_I_106/A  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[21\]/CLK  brg4/cntr_dutyC\[21\]/Q  brg4/cntr_dutyC6_0_I_59/A  brg4/cntr_dutyC6_0_I_59/Y  brg4/cntr_dutyC6_0_I_62/B  brg4/cntr_dutyC6_0_I_62/Y  brg4/cntr_dutyC6_0_I_63/A  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[7\]/CLK  brg4/cntr_dutyB\[7\]/Q  brg4/cntr_dutyB6_0_I_122/A  brg4/cntr_dutyB6_0_I_122/Y  brg4/cntr_dutyB6_0_I_125/B  brg4/cntr_dutyB6_0_I_125/Y  brg4/cntr_dutyB6_0_I_126/A  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[12\]/CLK  brg4/cntr_dutyB\[12\]/Q  brg4/cntr_dutyB6_0_I_102/A  brg4/cntr_dutyB6_0_I_102/Y  brg4/cntr_dutyB6_0_I_105/B  brg4/cntr_dutyB6_0_I_105/Y  brg4/cntr_dutyB6_0_I_106/A  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[21\]/CLK  brg4/cntr_dutyB\[21\]/Q  brg4/cntr_dutyB6_0_I_59/A  brg4/cntr_dutyB6_0_I_59/Y  brg4/cntr_dutyB6_0_I_62/B  brg4/cntr_dutyB6_0_I_62/Y  brg4/cntr_dutyB6_0_I_63/A  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[7\]/CLK  brg3/cntr_dutyC\[7\]/Q  brg3/cntr_dutyC6_0_I_122/A  brg3/cntr_dutyC6_0_I_122/Y  brg3/cntr_dutyC6_0_I_125/B  brg3/cntr_dutyC6_0_I_125/Y  brg3/cntr_dutyC6_0_I_126/A  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[12\]/CLK  brg3/cntr_dutyC\[12\]/Q  brg3/cntr_dutyC6_0_I_102/A  brg3/cntr_dutyC6_0_I_102/Y  brg3/cntr_dutyC6_0_I_105/B  brg3/cntr_dutyC6_0_I_105/Y  brg3/cntr_dutyC6_0_I_106/A  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[21\]/CLK  brg3/cntr_dutyC\[21\]/Q  brg3/cntr_dutyC6_0_I_59/A  brg3/cntr_dutyC6_0_I_59/Y  brg3/cntr_dutyC6_0_I_62/B  brg3/cntr_dutyC6_0_I_62/Y  brg3/cntr_dutyC6_0_I_63/A  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[7\]/CLK  brg3/cntr_dutyB\[7\]/Q  brg3/cntr_dutyB6_0_I_122/A  brg3/cntr_dutyB6_0_I_122/Y  brg3/cntr_dutyB6_0_I_125/B  brg3/cntr_dutyB6_0_I_125/Y  brg3/cntr_dutyB6_0_I_126/A  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[12\]/CLK  brg3/cntr_dutyB\[12\]/Q  brg3/cntr_dutyB6_0_I_102/A  brg3/cntr_dutyB6_0_I_102/Y  brg3/cntr_dutyB6_0_I_105/B  brg3/cntr_dutyB6_0_I_105/Y  brg3/cntr_dutyB6_0_I_106/A  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[21\]/CLK  brg3/cntr_dutyB\[21\]/Q  brg3/cntr_dutyB6_0_I_59/A  brg3/cntr_dutyB6_0_I_59/Y  brg3/cntr_dutyB6_0_I_62/B  brg3/cntr_dutyB6_0_I_62/Y  brg3/cntr_dutyB6_0_I_63/A  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[7\]/CLK  brg2/cntr_dutyC\[7\]/Q  brg2/cntr_dutyC6_0_I_122/A  brg2/cntr_dutyC6_0_I_122/Y  brg2/cntr_dutyC6_0_I_125/B  brg2/cntr_dutyC6_0_I_125/Y  brg2/cntr_dutyC6_0_I_126/A  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[12\]/CLK  brg2/cntr_dutyC\[12\]/Q  brg2/cntr_dutyC6_0_I_102/A  brg2/cntr_dutyC6_0_I_102/Y  brg2/cntr_dutyC6_0_I_105/B  brg2/cntr_dutyC6_0_I_105/Y  brg2/cntr_dutyC6_0_I_106/A  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[21\]/CLK  brg2/cntr_dutyC\[21\]/Q  brg2/cntr_dutyC6_0_I_59/A  brg2/cntr_dutyC6_0_I_59/Y  brg2/cntr_dutyC6_0_I_62/B  brg2/cntr_dutyC6_0_I_62/Y  brg2/cntr_dutyC6_0_I_63/A  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[7\]/CLK  brg2/cntr_dutyB\[7\]/Q  brg2/cntr_dutyB6_0_I_122/A  brg2/cntr_dutyB6_0_I_122/Y  brg2/cntr_dutyB6_0_I_125/B  brg2/cntr_dutyB6_0_I_125/Y  brg2/cntr_dutyB6_0_I_126/A  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[12\]/CLK  brg2/cntr_dutyB\[12\]/Q  brg2/cntr_dutyB6_0_I_102/A  brg2/cntr_dutyB6_0_I_102/Y  brg2/cntr_dutyB6_0_I_105/B  brg2/cntr_dutyB6_0_I_105/Y  brg2/cntr_dutyB6_0_I_106/A  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[21\]/CLK  brg2/cntr_dutyB\[21\]/Q  brg2/cntr_dutyB6_0_I_59/A  brg2/cntr_dutyB6_0_I_59/Y  brg2/cntr_dutyB6_0_I_62/B  brg2/cntr_dutyB6_0_I_62/Y  brg2/cntr_dutyB6_0_I_63/A  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg5/CycleCount_RNIFD5KD\[7\]/C  brg5/CycleCount_RNIFD5KD\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/C  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_20/C  can_control/OPB_DO_1_t_0_23_0_iv_20/Y  pci_target/G_1/A  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNICGE4M\[18\]/B  brg1/sample_time_set_RNICGE4M\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/B  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_8/C  can_control/OPB_DO_1_t_0_12_0_iv_8/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/C  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/clk_divider_RNII41SD\[14\]/B  brg3/clk_divider_RNII41SD\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_8/B  can_control/OPB_DO_1_t_0_16_0_iv_8/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/B  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT SYSCLK/CLK  SYSCLK/Q  TP156_inferred_clock/A  TP156_inferred_clock/Y  Clocks/sclk/clkout_netprop_RNIS1SR5/A  Clocks/sclk/clkout_netprop_RNIS1SR5/Y  Clocks/sclk/clkout_netprop_RNIS1SR5_0/A  Clocks/sclk/clkout_netprop_RNIS1SR5_0/Y  TP152_pad/D  TP152_pad/PAD  TP152  	(12.5:12.5:12.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/clk_divider_RNIILJ7O\[3\]/B  brg2/clk_divider_RNIILJ7O\[3\]/Y  pci_target/OPB_m7_12/C  pci_target/OPB_m7_12/Y  pci_target/OPB_m7_14/C  pci_target/OPB_m7_14/Y  pci_target/OPB_m7_19/A  pci_target/OPB_m7_19/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/B  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNIPMH0B\[28\]/B  brg2/sample_time_set_RNIPMH0B\[28\]/Y  brg2/sample_time_set_RNIFABF01\[28\]/B  brg2/sample_time_set_RNIFABF01\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_3/A  can_control/OPB_DO_1_t_0_2_0_iv_3/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/B  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNINKH0B\[26\]/B  brg2/sample_time_set_RNINKH0B\[26\]/Y  brg2/sample_time_set_RNIB6BF01\[26\]/B  brg2/sample_time_set_RNIB6BF01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_5/A  can_control/OPB_DO_1_t_0_4_0_iv_5/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/B  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/coll_sp1_in_d_RNIHUNFA_0\[23\]/B  rs485_mod/coll_sp1_in_d_RNIHUNFA_0\[23\]/Y  rs485_mod/test_pattern_RNIFOEBL\[23\]/A  rs485_mod/test_pattern_RNIFOEBL\[23\]/Y  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/A  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/A  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/coll_sp1_in_d_RNIGTNFA_0\[22\]/B  rs485_mod/coll_sp1_in_d_RNIGTNFA_0\[22\]/Y  rs485_mod/test_pattern_RNICLEBL\[22\]/A  rs485_mod/test_pattern_RNICLEBL\[22\]/Y  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/A  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/Y  rs485_mod/eatx_in_d_RNIE571B2\[22\]/A  rs485_mod/eatx_in_d_RNIE571B2\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/B  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/sample_time_set_RNIAD5HO\[15\]/B  brg5/sample_time_set_RNIAD5HO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/B  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNI2CK37/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNI2CK37/Y  ad2_mod/data_length_RNIN0QJO1\[6\]/A  ad2_mod/data_length_RNIN0QJO1\[6\]/Y  can_control/state1_RNILJMGF5/C  can_control/state1_RNILJMGF5/Y  can_control/state1_RNICR4A08/A  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[6\]/CLK  brg1/cntr_dutyB\[6\]/Q  brg1/cntr_dutyB_RNILJ8Q2\[6\]/B  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNI5U9U9\[29\]/A  brg1/cntr_dutyB_RNI5U9U9\[29\]/Y  brg1/cntr_dutyB_RNO_0\[31\]/B  brg1/cntr_dutyB_RNO_0\[31\]/Y  brg1/cntr_dutyB_RNO\[31\]/C  brg1/cntr_dutyB_RNO\[31\]/Y  brg1/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[6\]/CLK  brg5/cntr_dutyA\[6\]/Q  brg5/cntr_dutyA_RNIA7JI1\[6\]/B  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO_0\[31\]/B  brg5/cntr_dutyA_RNO_0\[31\]/Y  brg5/cntr_dutyA_RNO\[31\]/C  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[6\]/CLK  brg2/cntr_dutyA\[6\]/Q  brg2/cntr_dutyA_RNIL0JA2\[6\]/B  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_2_data_RNI8RDDA_0\[22\]/B  rs485_mod/sp485_2_data_RNI8RDDA_0\[22\]/Y  rs485_mod/eatx_in_d_RNIAMSSK\[22\]/A  rs485_mod/eatx_in_d_RNIAMSSK\[22\]/Y  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/B  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/Y  rs485_mod/eatx_in_d_RNIE571B2\[22\]/A  rs485_mod/eatx_in_d_RNIE571B2\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/B  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/imtx_in_d_RNILE4HA_0\[22\]/B  rs485_mod/imtx_in_d_RNILE4HA_0\[22\]/Y  rs485_mod/bmpls_d_RNIQDS9L\[22\]/A  rs485_mod/bmpls_d_RNIQDS9L\[22\]/Y  rs485_mod/tctx_in_d_RNIPPJ001\[22\]/A  rs485_mod/tctx_in_d_RNIPPJ001\[22\]/Y  rs485_mod/eatx_in_d_RNIE571B2\[22\]/B  rs485_mod/eatx_in_d_RNIE571B2\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/B  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/imtx_in_d_RNIMF4HA_0\[23\]/B  rs485_mod/imtx_in_d_RNIMF4HA_0\[23\]/Y  rs485_mod/bmpls_d_RNITGS9L\[23\]/A  rs485_mod/bmpls_d_RNITGS9L\[23\]/Y  rs485_mod/tctx_in_d_RNITTJ001\[23\]/A  rs485_mod/tctx_in_d_RNITTJ001\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/B  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_2_data_RNI9SDDA_0\[23\]/B  rs485_mod/sp485_2_data_RNI9SDDA_0\[23\]/Y  rs485_mod/eatx_in_d_RNIDPSSK\[23\]/A  rs485_mod/eatx_in_d_RNIDPSSK\[23\]/Y  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/B  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/A  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/imtx_in_d_RNIKD4HA_0\[21\]/B  rs485_mod/imtx_in_d_RNIKD4HA_0\[21\]/Y  rs485_mod/bmpls_d_RNINAS9L\[21\]/A  rs485_mod/bmpls_d_RNINAS9L\[21\]/Y  rs485_mod/tctx_in_d_RNILLJ001\[21\]/A  rs485_mod/tctx_in_d_RNILLJ001\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/B  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/B  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_2_data_RNI7QDDA_0\[21\]/B  rs485_mod/sp485_2_data_RNI7QDDA_0\[21\]/Y  rs485_mod/eatx_in_d_RNI7JSSK\[21\]/A  rs485_mod/eatx_in_d_RNI7JSSK\[21\]/Y  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/B  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/A  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/B  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[14\]/CLK  brg2/cntr_freq\[14\]/Q  brg2/cntr_freq_RNIJ83F7\[14\]/B  brg2/cntr_freq_RNIJ83F7\[14\]/Y  brg2/cntr_freq_RNIIV96B\[10\]/C  brg2/cntr_freq_RNIIV96B\[10\]/Y  brg2/cntr_freq_RNIGJKEL\[10\]/C  brg2/cntr_freq_RNIGJKEL\[10\]/Y  brg2/cntr_freq_RNIMS0N81\[7\]/C  brg2/cntr_freq_RNIMS0N81\[7\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/A  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/sample_time_set_RNI695HO\[14\]/B  brg5/sample_time_set_RNI695HO\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_8/C  can_control/OPB_DO_1_t_0_16_0_iv_8/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/B  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/WEBUBBLEB/A  hotlink/data_in_ram/WEBUBBLEB/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0/REN  	(31.2:31.2:31.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/in_ram_re_RNISME151/A  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/B  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i/B  brg4/G_426_i/Y  brg4/CycleCount_RNIEHRJD\[3\]/B  brg4/CycleCount_RNIEHRJD\[3\]/Y  pci_target/OPB_m7_14/A  pci_target/OPB_m7_14/Y  pci_target/OPB_m7_19/A  pci_target/OPB_m7_19/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/B  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNI4GFM\[1\]/B  ad2_mod/state_RNI4GFM\[1\]/Y  ad2_mod/time_out_count15_RNISQBR/B  ad2_mod/time_out_count15_RNISQBR/Y  ad2_mod/status_RNO\[3\]/A  ad2_mod/status_RNO\[3\]/Y  ad2_mod/status\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i_0/A  brg1/G_426_i_0/Y  brg1/CycleCount_RNIA0DND\[14\]/C  brg1/CycleCount_RNIA0DND\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_5/B  can_control/OPB_DO_1_t_0_16_0_iv_5/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/A  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNIE4DND\[15\]/C  brg1/CycleCount_RNIE4DND\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_5/B  can_control/OPB_DO_1_t_0_15_0_iv_5/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/A  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNIFGHGA\[24\]/B  rs485_mod/amtx_in_d_RNIFGHGA\[24\]/Y  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/B  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/B  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/A  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[14\]/CLK  pci_target/OPB_ADDR\[14\]/Q  add_dec/BRK2_RE_0_a2_3_o2/A  add_dec/BRK2_RE_0_a2_3_o2/Y  add_dec/AD1_WE_0_a2_0_a2_0/A  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE/A  ad1_mod/un1_OPB_RE/Y  ad1_mod/data_in_ram/WEBUBBLEB/A  ad1_mod/data_in_ram/WEBUBBLEB/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C1/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNIO6L8A\[24\]/B  rs485_mod/tctx_in_d_RNIO6L8A\[24\]/Y  rs485_mod/tctx_in_d_RNI12K001\[24\]/B  rs485_mod/tctx_in_d_RNI12K001\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/B  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/CycleCount_RNI6AK7O\[8\]/B  brg2/CycleCount_RNI6AK7O\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/B  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIV557B\[1\]/B  brg1/sample_time_set_RNIV557B\[1\]/Y  brg1/over_i_set_RNIC5Q7C1\[1\]/C  brg1/over_i_set_RNIC5Q7C1\[1\]/Y  brg1/CycleCount_RNI8FBJ12\[1\]/B  brg1/CycleCount_RNI8FBJ12\[1\]/Y  pci_target/OPB_m7_0_a2_22/C  pci_target/OPB_m7_0_a2_22/Y  pci_target/sp_dr_RNIDVN66P\[1\]/A  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_1_data_RNI7I98A_0\[22\]/B  rs485_mod/sp485_1_data_RNI7I98A_0\[22\]/Y  rs485_mod/tst_spi_miso_d_RNITGRIK\[22\]/A  rs485_mod/tst_spi_miso_d_RNITGRIK\[22\]/Y  rs485_mod/tst_spi_miso_d_RNI8U3JK\[22\]/A  rs485_mod/tst_spi_miso_d_RNI8U3JK\[22\]/Y  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/A  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/A  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_1_data_RNI8J98A_0\[23\]/B  rs485_mod/sp485_1_data_RNI8J98A_0\[23\]/Y  rs485_mod/tst_spi_miso_d_RNI0KRIK\[23\]/A  rs485_mod/tst_spi_miso_d_RNI0KRIK\[23\]/Y  rs485_mod/tst_spi_miso_d_RNIB14JK\[23\]/A  rs485_mod/tst_spi_miso_d_RNIB14JK\[23\]/Y  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/A  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/A  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m11/A  rs485_mod/m11/Y  rs485_mod/sp485_1_data_RNI6H98A_0\[21\]/B  rs485_mod/sp485_1_data_RNI6H98A_0\[21\]/Y  rs485_mod/tst_spi_miso_d_RNIQDRIK\[21\]/A  rs485_mod/tst_spi_miso_d_RNIQDRIK\[21\]/Y  rs485_mod/tst_spi_miso_d_RNI5R3JK\[21\]/A  rs485_mod/tst_spi_miso_d_RNI5R3JK\[21\]/Y  rs485_mod/amtx_in_d_RNISGK9B1\[21\]/A  rs485_mod/amtx_in_d_RNISGK9B1\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/A  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[9\]/CLK  brg5/cntr_dutyA\[9\]/Q  brg5/cntr_dutyA7_0_I_123/A  brg5/cntr_dutyA7_0_I_123/Y  brg5/cntr_dutyA7_0_I_126/C  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[14\]/CLK  brg5/cntr_dutyA\[14\]/Q  brg5/cntr_dutyA7_0_I_103/A  brg5/cntr_dutyA7_0_I_103/Y  brg5/cntr_dutyA7_0_I_106/C  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[23\]/CLK  brg5/cntr_dutyA\[23\]/Q  brg5/cntr_dutyA7_0_I_60/A  brg5/cntr_dutyA7_0_I_60/Y  brg5/cntr_dutyA7_0_I_63/C  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[9\]/CLK  brg4/cntr_dutyA\[9\]/Q  brg4/cntr_dutyA7_0_I_123/A  brg4/cntr_dutyA7_0_I_123/Y  brg4/cntr_dutyA7_0_I_126/C  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[14\]/CLK  brg4/cntr_dutyA\[14\]/Q  brg4/cntr_dutyA7_0_I_103/A  brg4/cntr_dutyA7_0_I_103/Y  brg4/cntr_dutyA7_0_I_106/C  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[23\]/CLK  brg4/cntr_dutyA\[23\]/Q  brg4/cntr_dutyA7_0_I_60/A  brg4/cntr_dutyA7_0_I_60/Y  brg4/cntr_dutyA7_0_I_63/C  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[9\]/CLK  brg3/cntr_dutyA\[9\]/Q  brg3/cntr_dutyA7_0_I_123/A  brg3/cntr_dutyA7_0_I_123/Y  brg3/cntr_dutyA7_0_I_126/C  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[14\]/CLK  brg3/cntr_dutyA\[14\]/Q  brg3/cntr_dutyA7_0_I_103/A  brg3/cntr_dutyA7_0_I_103/Y  brg3/cntr_dutyA7_0_I_106/C  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[23\]/CLK  brg3/cntr_dutyA\[23\]/Q  brg3/cntr_dutyA7_0_I_60/A  brg3/cntr_dutyA7_0_I_60/Y  brg3/cntr_dutyA7_0_I_63/C  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[9\]/CLK  brg2/cntr_dutyA\[9\]/Q  brg2/cntr_dutyA7_0_I_123/A  brg2/cntr_dutyA7_0_I_123/Y  brg2/cntr_dutyA7_0_I_126/C  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[14\]/CLK  brg2/cntr_dutyA\[14\]/Q  brg2/cntr_dutyA7_0_I_103/A  brg2/cntr_dutyA7_0_I_103/Y  brg2/cntr_dutyA7_0_I_106/C  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[23\]/CLK  brg2/cntr_dutyA\[23\]/Q  brg2/cntr_dutyA7_0_I_60/A  brg2/cntr_dutyA7_0_I_60/Y  brg2/cntr_dutyA7_0_I_63/C  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[9\]/CLK  brg5/cntr_dutyC\[9\]/Q  brg5/cntr_dutyC6_0_I_119/B  brg5/cntr_dutyC6_0_I_119/Y  brg5/cntr_dutyC6_0_I_124/C  brg5/cntr_dutyC6_0_I_124/Y  brg5/cntr_dutyC6_0_I_126/B  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[14\]/CLK  brg5/cntr_dutyC\[14\]/Q  brg5/cntr_dutyC6_0_I_99/B  brg5/cntr_dutyC6_0_I_99/Y  brg5/cntr_dutyC6_0_I_104/C  brg5/cntr_dutyC6_0_I_104/Y  brg5/cntr_dutyC6_0_I_106/B  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[23\]/CLK  brg5/cntr_dutyC\[23\]/Q  brg5/cntr_dutyC6_0_I_56/B  brg5/cntr_dutyC6_0_I_56/Y  brg5/cntr_dutyC6_0_I_61/C  brg5/cntr_dutyC6_0_I_61/Y  brg5/cntr_dutyC6_0_I_63/B  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[9\]/CLK  brg5/cntr_dutyB\[9\]/Q  brg5/cntr_dutyB6_0_I_119/B  brg5/cntr_dutyB6_0_I_119/Y  brg5/cntr_dutyB6_0_I_124/C  brg5/cntr_dutyB6_0_I_124/Y  brg5/cntr_dutyB6_0_I_126/B  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[14\]/CLK  brg5/cntr_dutyB\[14\]/Q  brg5/cntr_dutyB6_0_I_99/B  brg5/cntr_dutyB6_0_I_99/Y  brg5/cntr_dutyB6_0_I_104/C  brg5/cntr_dutyB6_0_I_104/Y  brg5/cntr_dutyB6_0_I_106/B  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[23\]/CLK  brg5/cntr_dutyB\[23\]/Q  brg5/cntr_dutyB6_0_I_56/B  brg5/cntr_dutyB6_0_I_56/Y  brg5/cntr_dutyB6_0_I_61/C  brg5/cntr_dutyB6_0_I_61/Y  brg5/cntr_dutyB6_0_I_63/B  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[9\]/CLK  brg4/cntr_dutyC\[9\]/Q  brg4/cntr_dutyC6_0_I_119/B  brg4/cntr_dutyC6_0_I_119/Y  brg4/cntr_dutyC6_0_I_124/C  brg4/cntr_dutyC6_0_I_124/Y  brg4/cntr_dutyC6_0_I_126/B  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[14\]/CLK  brg4/cntr_dutyC\[14\]/Q  brg4/cntr_dutyC6_0_I_99/B  brg4/cntr_dutyC6_0_I_99/Y  brg4/cntr_dutyC6_0_I_104/C  brg4/cntr_dutyC6_0_I_104/Y  brg4/cntr_dutyC6_0_I_106/B  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[23\]/CLK  brg4/cntr_dutyC\[23\]/Q  brg4/cntr_dutyC6_0_I_56/B  brg4/cntr_dutyC6_0_I_56/Y  brg4/cntr_dutyC6_0_I_61/C  brg4/cntr_dutyC6_0_I_61/Y  brg4/cntr_dutyC6_0_I_63/B  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[9\]/CLK  brg4/cntr_dutyB\[9\]/Q  brg4/cntr_dutyB6_0_I_119/B  brg4/cntr_dutyB6_0_I_119/Y  brg4/cntr_dutyB6_0_I_124/C  brg4/cntr_dutyB6_0_I_124/Y  brg4/cntr_dutyB6_0_I_126/B  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[14\]/CLK  brg4/cntr_dutyB\[14\]/Q  brg4/cntr_dutyB6_0_I_99/B  brg4/cntr_dutyB6_0_I_99/Y  brg4/cntr_dutyB6_0_I_104/C  brg4/cntr_dutyB6_0_I_104/Y  brg4/cntr_dutyB6_0_I_106/B  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[23\]/CLK  brg4/cntr_dutyB\[23\]/Q  brg4/cntr_dutyB6_0_I_56/B  brg4/cntr_dutyB6_0_I_56/Y  brg4/cntr_dutyB6_0_I_61/C  brg4/cntr_dutyB6_0_I_61/Y  brg4/cntr_dutyB6_0_I_63/B  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[9\]/CLK  brg3/cntr_dutyC\[9\]/Q  brg3/cntr_dutyC6_0_I_119/B  brg3/cntr_dutyC6_0_I_119/Y  brg3/cntr_dutyC6_0_I_124/C  brg3/cntr_dutyC6_0_I_124/Y  brg3/cntr_dutyC6_0_I_126/B  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[14\]/CLK  brg3/cntr_dutyC\[14\]/Q  brg3/cntr_dutyC6_0_I_99/B  brg3/cntr_dutyC6_0_I_99/Y  brg3/cntr_dutyC6_0_I_104/C  brg3/cntr_dutyC6_0_I_104/Y  brg3/cntr_dutyC6_0_I_106/B  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[23\]/CLK  brg3/cntr_dutyC\[23\]/Q  brg3/cntr_dutyC6_0_I_56/B  brg3/cntr_dutyC6_0_I_56/Y  brg3/cntr_dutyC6_0_I_61/C  brg3/cntr_dutyC6_0_I_61/Y  brg3/cntr_dutyC6_0_I_63/B  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[9\]/CLK  brg3/cntr_dutyB\[9\]/Q  brg3/cntr_dutyB6_0_I_119/B  brg3/cntr_dutyB6_0_I_119/Y  brg3/cntr_dutyB6_0_I_124/C  brg3/cntr_dutyB6_0_I_124/Y  brg3/cntr_dutyB6_0_I_126/B  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[14\]/CLK  brg3/cntr_dutyB\[14\]/Q  brg3/cntr_dutyB6_0_I_99/B  brg3/cntr_dutyB6_0_I_99/Y  brg3/cntr_dutyB6_0_I_104/C  brg3/cntr_dutyB6_0_I_104/Y  brg3/cntr_dutyB6_0_I_106/B  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[23\]/CLK  brg3/cntr_dutyB\[23\]/Q  brg3/cntr_dutyB6_0_I_56/B  brg3/cntr_dutyB6_0_I_56/Y  brg3/cntr_dutyB6_0_I_61/C  brg3/cntr_dutyB6_0_I_61/Y  brg3/cntr_dutyB6_0_I_63/B  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[9\]/CLK  brg2/cntr_dutyC\[9\]/Q  brg2/cntr_dutyC6_0_I_119/B  brg2/cntr_dutyC6_0_I_119/Y  brg2/cntr_dutyC6_0_I_124/C  brg2/cntr_dutyC6_0_I_124/Y  brg2/cntr_dutyC6_0_I_126/B  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[14\]/CLK  brg2/cntr_dutyC\[14\]/Q  brg2/cntr_dutyC6_0_I_99/B  brg2/cntr_dutyC6_0_I_99/Y  brg2/cntr_dutyC6_0_I_104/C  brg2/cntr_dutyC6_0_I_104/Y  brg2/cntr_dutyC6_0_I_106/B  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[23\]/CLK  brg2/cntr_dutyC\[23\]/Q  brg2/cntr_dutyC6_0_I_56/B  brg2/cntr_dutyC6_0_I_56/Y  brg2/cntr_dutyC6_0_I_61/C  brg2/cntr_dutyC6_0_I_61/Y  brg2/cntr_dutyC6_0_I_63/B  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[9\]/CLK  brg2/cntr_dutyB\[9\]/Q  brg2/cntr_dutyB6_0_I_119/B  brg2/cntr_dutyB6_0_I_119/Y  brg2/cntr_dutyB6_0_I_124/C  brg2/cntr_dutyB6_0_I_124/Y  brg2/cntr_dutyB6_0_I_126/B  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[14\]/CLK  brg2/cntr_dutyB\[14\]/Q  brg2/cntr_dutyB6_0_I_99/B  brg2/cntr_dutyB6_0_I_99/Y  brg2/cntr_dutyB6_0_I_104/C  brg2/cntr_dutyB6_0_I_104/Y  brg2/cntr_dutyB6_0_I_106/B  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[23\]/CLK  brg2/cntr_dutyB\[23\]/Q  brg2/cntr_dutyB6_0_I_56/B  brg2/cntr_dutyB6_0_I_56/Y  brg2/cntr_dutyB6_0_I_61/C  brg2/cntr_dutyB6_0_I_61/Y  brg2/cntr_dutyB6_0_I_63/B  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/OPB_WE_0_a2_0/B  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/C  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/Y  pci_target/OPB_ADDR_RNIU4TDE\[3\]/B  pci_target/OPB_ADDR_RNIU4TDE\[3\]/Y  pci_target/pci_cmd_RNILDJFE_2\[0\]/A  pci_target/pci_cmd_RNILDJFE_2\[0\]/Y  pci_target/sp_dr_RNI9CMQE\[4\]/B  pci_target/sp_dr_RNI9CMQE\[4\]/Y  pci_target/sp_dr_RNIVHRLC1\[4\]/C  pci_target/sp_dr_RNIVHRLC1\[4\]/Y  pci_target/sp_dr_RNILVECD1\[4\]/B  pci_target/sp_dr_RNILVECD1\[4\]/Y  pci_target/sp_dr_RNI87PD22\[4\]/A  pci_target/sp_dr_RNI87PD22\[4\]/Y  pci_target/sp_dr_RNI29FU23\[4\]/A  pci_target/sp_dr_RNI29FU23\[4\]/Y  pci_target/sp_dr_RNIVTA945\[4\]/C  pci_target/sp_dr_RNIVTA945\[4\]/Y  pci_target/sp_dr_RNIQRSU97\[4\]/C  pci_target/sp_dr_RNIQRSU97\[4\]/Y  pci_target/sp_dr_RNIKJSC28\[4\]/C  pci_target/sp_dr_RNIKJSC28\[4\]/Y  pci_target/sp_dr_RNID76R8D\[4\]/A  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[29\]/CLK  brg4/cntr_dutyA\[29\]/Q  brg4/cntr_dutyA7_0_I_26/A  brg4/cntr_dutyA7_0_I_26/Y  brg4/cntr_dutyA7_0_I_28/C  brg4/cntr_dutyA7_0_I_28/Y  brg4/cntr_dutyA7_0_I_30/B  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[29\]/CLK  brg3/cntr_dutyA\[29\]/Q  brg3/cntr_dutyA7_0_I_26/A  brg3/cntr_dutyA7_0_I_26/Y  brg3/cntr_dutyA7_0_I_28/C  brg3/cntr_dutyA7_0_I_28/Y  brg3/cntr_dutyA7_0_I_30/B  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m2/A  brk1/m2/Y  brk1/over_curr_buf_RNIGE5U9/B  brk1/over_curr_buf_RNIGE5U9/Y  brk1/over_i_set_RNISNJ4K\[1\]/B  brk1/over_i_set_RNISNJ4K\[1\]/Y  brk1/sample_time_set_RNIAMDPU\[1\]/A  brk1/sample_time_set_RNIAMDPU\[1\]/Y  brk1/CycleCount_RNIHVOTJ1\[1\]/B  brk1/CycleCount_RNIHVOTJ1\[1\]/Y  pci_target/OPB_m7_0_a2_21/C  pci_target/OPB_m7_0_a2_21/Y  pci_target/sp_dr_RNIDVN66P\[1\]/B  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIG21S\[1\]/B  ad1_mod/state_RNIG21S\[1\]/Y  ad1_mod/state_RNINR143\[1\]/A  ad1_mod/state_RNINR143\[1\]/Y  ad1_mod/state_RNO\[23\]/C  ad1_mod/state_RNO\[23\]/Y  ad1_mod/state\[23\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNI7OAAA\[4\]/B  brk2/CycleCount_RNI7OAAA\[4\]/Y  brk2/CycleCount_RNITIL301\[4\]/A  brk2/CycleCount_RNITIL301\[4\]/Y  brk2/clk_divider_RNI7P0RV1\[4\]/B  brk2/clk_divider_RNI7P0RV1\[4\]/Y  pci_target/OPB_m8_s/A  pci_target/OPB_m8_s/Y  pci_target/sp_dr_RNI7C2NST\[4\]/C  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNILJ3C01\[28\]/C  brg5/sample_time_set_RNILJ3C01\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_5/C  can_control/OPB_DO_1_t_0_2_0_iv_5/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/C  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNI775C01\[30\]/C  brg5/sample_time_set_RNI775C01\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_6/C  can_control/OPB_DO_1_t_0_0_0_iv_6/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/C  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C7/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C13/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C5/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C12/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C6/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C3/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C2/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C0/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C8/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C4/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C9/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD2_WE_0_a2_0_a2_1/A  add_dec/AD2_WE_0_a2_0_a2_1/Y  ad2_mod/un1_OPB_RE/B  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/WEBUBBLEB/A  ad2_mod/data_in_ram/WEBUBBLEB/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11/BLKB  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_7/B  can_control/OPB_DO_1_t_0_14_0_iv_7/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/A  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/B  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/clk_divider_RNIQ0HCO\[13\]/B  brg3/clk_divider_RNIQ0HCO\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/B  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  brg3/clk_divider_RNI29HCO\[15\]/B  brg3/clk_divider_RNI29HCO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_8/A  can_control/OPB_DO_1_t_0_15_0_iv_8/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/B  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[31\]/CLK  brg1/cntr_dutyA\[31\]/Q  brg1/cntr_dutyA7_0_I_38/A  brg1/cntr_dutyA7_0_I_38/Y  brg1/cntr_dutyA7_0_I_41/C  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNI28G4M\[22\]/B  brg1/sample_time_set_RNI28G4M\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_5/B  can_control/OPB_DO_1_t_0_8_0_iv_5/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/B  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[1\]/CLK  brg5/cntr_freq\[1\]/Q  brg5/clk_divider_RNIHKK5\[0\]/A  brg5/clk_divider_RNIHKK5\[0\]/Y  brg5/cntr_freq_RNI4B9B\[2\]/C  brg5/cntr_freq_RNI4B9B\[2\]/Y  brg5/cntr_freq_RNI3KCI\[0\]/C  brg5/cntr_freq_RNI3KCI\[0\]/Y  brg5/cntr_freq_RNIBB091\[0\]/C  brg5/cntr_freq_RNIBB091\[0\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/C  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeB_RNO/A  brg5/StrobeB_RNO/Y  brg5/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[30\]/CLK  brg1/cntr_dutyA\[30\]/Q  brg1/cntr_dutyA7_0_I_39/A  brg1/cntr_dutyA7_0_I_39/Y  brg1/cntr_dutyA7_0_I_41/B  brg1/cntr_dutyA7_0_I_41/Y  brg1/cntr_dutyA7_0_I_65/C  brg1/cntr_dutyA7_0_I_65/Y  brg1/cntr_dutyA7_0_I_140/C  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[6\]/CLK  brg1/cntr_dutyC\[6\]/Q  brg1/cntr_dutyC_RNIS8U13\[6\]/B  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[6\]/CLK  brg4/cntr_dutyA\[6\]/Q  brg4/cntr_dutyA_RNI35JQ1\[6\]/B  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[6\]/CLK  brg3/cntr_dutyA\[6\]/Q  brg3/cntr_dutyA_RNIS2J22\[6\]/B  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO_0\[30\]/B  brg3/cntr_dutyA_RNO_0\[30\]/Y  brg3/cntr_dutyA_RNO\[30\]/A  brg3/cntr_dutyA_RNO\[30\]/Y  brg3/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[6\]/CLK  brg5/cntr_dutyC\[6\]/Q  brg5/cntr_dutyC_RNIOHU12\[6\]/B  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO_0\[30\]/B  brg5/cntr_dutyC_RNO_0\[30\]/Y  brg5/cntr_dutyC_RNO\[30\]/B  brg5/cntr_dutyC_RNO\[30\]/Y  brg5/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[6\]/CLK  brg5/cntr_dutyB\[6\]/Q  brg5/cntr_dutyB_RNIHS8Q1\[6\]/B  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[6\]/CLK  brg4/cntr_dutyC\[6\]/Q  brg4/cntr_dutyC_RNIHFU92\[6\]/B  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO_0\[30\]/B  brg4/cntr_dutyC_RNO_0\[30\]/Y  brg4/cntr_dutyC_RNO\[30\]/B  brg4/cntr_dutyC_RNO\[30\]/Y  brg4/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[6\]/CLK  brg4/cntr_dutyB\[6\]/Q  brg4/cntr_dutyB_RNIAQ822\[6\]/B  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO_0\[30\]/B  brg4/cntr_dutyB_RNO_0\[30\]/Y  brg4/cntr_dutyB_RNO\[30\]/B  brg4/cntr_dutyB_RNO\[30\]/Y  brg4/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[6\]/CLK  brg3/cntr_dutyC\[6\]/Q  brg3/cntr_dutyC_RNIADUH2\[6\]/B  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO_0\[30\]/B  brg3/cntr_dutyC_RNO_0\[30\]/Y  brg3/cntr_dutyC_RNO\[30\]/B  brg3/cntr_dutyC_RNO\[30\]/Y  brg3/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[6\]/CLK  brg3/cntr_dutyB\[6\]/Q  brg3/cntr_dutyB_RNI3O8A2\[6\]/B  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO_0\[30\]/B  brg3/cntr_dutyB_RNO_0\[30\]/Y  brg3/cntr_dutyB_RNO\[30\]/B  brg3/cntr_dutyB_RNO\[30\]/Y  brg3/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[6\]/CLK  brg2/cntr_dutyC\[6\]/Q  brg2/cntr_dutyC_RNI3BUP2\[6\]/B  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[6\]/CLK  brg2/cntr_dutyB\[6\]/Q  brg2/cntr_dutyB_RNISL8I2\[6\]/B  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO_0\[30\]/B  brg2/cntr_dutyB_RNO_0\[30\]/Y  brg2/cntr_dutyB_RNO\[30\]/B  brg2/cntr_dutyB_RNO\[30\]/Y  brg2/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[3\]/CLK  brg5/cntr_dutyC\[3\]/Q  brg5/cntr_dutyC6_0_I_132/A  brg5/cntr_dutyC6_0_I_132/Y  brg5/cntr_dutyC6_0_I_136/C  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[3\]/CLK  brg5/cntr_dutyB\[3\]/Q  brg5/cntr_dutyB6_0_I_132/A  brg5/cntr_dutyB6_0_I_132/Y  brg5/cntr_dutyB6_0_I_136/C  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[3\]/CLK  brg4/cntr_dutyC\[3\]/Q  brg4/cntr_dutyC6_0_I_132/A  brg4/cntr_dutyC6_0_I_132/Y  brg4/cntr_dutyC6_0_I_136/C  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[3\]/CLK  brg4/cntr_dutyB\[3\]/Q  brg4/cntr_dutyB6_0_I_132/A  brg4/cntr_dutyB6_0_I_132/Y  brg4/cntr_dutyB6_0_I_136/C  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[3\]/CLK  brg3/cntr_dutyC\[3\]/Q  brg3/cntr_dutyC6_0_I_132/A  brg3/cntr_dutyC6_0_I_132/Y  brg3/cntr_dutyC6_0_I_136/C  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[3\]/CLK  brg3/cntr_dutyB\[3\]/Q  brg3/cntr_dutyB6_0_I_132/A  brg3/cntr_dutyB6_0_I_132/Y  brg3/cntr_dutyB6_0_I_136/C  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[3\]/CLK  brg2/cntr_dutyC\[3\]/Q  brg2/cntr_dutyC6_0_I_132/A  brg2/cntr_dutyC6_0_I_132/Y  brg2/cntr_dutyC6_0_I_136/C  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[3\]/CLK  brg2/cntr_dutyB\[3\]/Q  brg2/cntr_dutyB6_0_I_132/A  brg2/cntr_dutyB6_0_I_132/Y  brg2/cntr_dutyB6_0_I_136/C  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/CAN_RE_0_a2_4_a2/A  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/un6_OPB_DO/B  can_control/un6_OPB_DO/Y  can_control/control_RNINHLPG\[2\]/B  can_control/control_RNINHLPG\[2\]/Y  can_control/control_RNIQ3H051\[2\]/A  can_control/control_RNIQ3H051\[2\]/Y  can_control/control_RNI1M5PR1\[2\]/B  can_control/control_RNI1M5PR1\[2\]/Y  can_control/control_RNI39Q972\[2\]/C  can_control/control_RNI39Q972\[2\]/Y  can_control/control_RNI3V3H55\[2\]/B  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  ad2_mod/data_length_RNILVPJO1\[5\]/C  ad2_mod/data_length_RNILVPJO1\[5\]/Y  can_control/state1_RNI74MU76/A  can_control/state1_RNI74MU76/Y  can_control/state1_RNIIQ321B/A  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[26\]/CLK  brk2/cntr_dutyA\[26\]/Q  brk2/cntr_dutyA7_0_I_51/B  brk2/cntr_dutyA7_0_I_51/Y  brk2/cntr_dutyA7_0_I_52/C  brk2/cntr_dutyA7_0_I_52/Y  brk2/cntr_dutyA7_0_I_64/C  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[26\]/CLK  brk1/cntr_dutyA\[26\]/Q  brk1/cntr_dutyA7_0_I_51/B  brk1/cntr_dutyA7_0_I_51/Y  brk1/cntr_dutyA7_0_I_52/C  brk1/cntr_dutyA7_0_I_52/Y  brk1/cntr_dutyA7_0_I_64/C  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[26\]/CLK  brg1/cntr_dutyC\[26\]/Q  brg1/cntr_dutyC6_0_I_51/B  brg1/cntr_dutyC6_0_I_51/Y  brg1/cntr_dutyC6_0_I_52/C  brg1/cntr_dutyC6_0_I_52/Y  brg1/cntr_dutyC6_0_I_64/C  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[26\]/CLK  brg1/cntr_dutyB\[26\]/Q  brg1/cntr_dutyB6_0_I_51/B  brg1/cntr_dutyB6_0_I_51/Y  brg1/cntr_dutyB6_0_I_52/C  brg1/cntr_dutyB6_0_I_52/Y  brg1/cntr_dutyB6_0_I_64/C  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/control_0_RNISV3U\[1\]/A  ad1_mod/control_0_RNISV3U\[1\]/Y  ad1_mod/control_0_RNI0O172\[1\]/A  ad1_mod/control_0_RNI0O172\[1\]/Y  ad1_mod/time_out_count_RNIVTSJ3\[4\]/B  ad1_mod/time_out_count_RNIVTSJ3\[4\]/Y  ad1_mod/repeat_times\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNI50C9A\[9\]/B  Clocks/Clk10HzDiv_RNI50C9A\[9\]/Y  Clocks/Clk10HzDiv_RNIDOLFU\[9\]/A  Clocks/Clk10HzDiv_RNIDOLFU\[9\]/Y  Clocks/Clk10HzDiv_RNIVPH172\[9\]/A  Clocks/Clk10HzDiv_RNIVPH172\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/A  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT hotlink/out_ram_rd_pt\[7\]/CLK  hotlink/out_ram_rd_pt\[7\]/Q  hotlink/un3_out_ram_rd_pt_I_21/B  hotlink/un3_out_ram_rd_pt_I_21/Y  hotlink/un3_out_ram_rd_pt_I_22/C  hotlink/un3_out_ram_rd_pt_I_22/Y  hotlink/un1_out_ram_rd_pt_0_I_18/B  hotlink/un1_out_ram_rd_pt_0_I_18/Y  hotlink/un1_out_ram_rd_pt_0_I_19/C  hotlink/un1_out_ram_rd_pt_0_I_19/Y  hotlink/un1_out_ram_rd_pt_0_I_31/C  hotlink/un1_out_ram_rd_pt_0_I_31/Y  hotlink/tx_state_RNO_2\[0\]/B  hotlink/tx_state_RNO_2\[0\]/Y  hotlink/tx_state_RNO\[0\]/C  hotlink/tx_state_RNO\[0\]/Y  hotlink/tx_state\[0\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  osc_count/counter/count_RNILOCL9\[1\]/B  osc_count/counter/count_RNILOCL9\[1\]/Y  pci_target/sp_dr_RNIJ4BNH2\[1\]/C  pci_target/sp_dr_RNIJ4BNH2\[1\]/Y  pci_target/sp_dr_RNIK8GGR2\[1\]/C  pci_target/sp_dr_RNIK8GGR2\[1\]/Y  pci_target/sp_dr_RNIFK84K5\[1\]/B  pci_target/sp_dr_RNIFK84K5\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/C  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/state_RNIM66H\[1\]/B  ad2_mod/state_RNIM66H\[1\]/Y  ad2_mod/control_0_RNI0CEO\[1\]/A  ad2_mod/control_0_RNI0CEO\[1\]/Y  ad2_mod/control_0_RNI8PPI1\[1\]/A  ad2_mod/control_0_RNI8PPI1\[1\]/Y  ad2_mod/time_out_count_RNITQEB2\[4\]/B  ad2_mod/time_out_count_RNITQEB2\[4\]/Y  ad2_mod/repeat_times\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/C  rs485_mod/eatx_in_d_RNI37CMT4\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/C  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_freq\[8\]/CLK  brg5/cntr_freq\[8\]/Q  brg5/clk_divider_RNI04L5\[8\]/B  brg5/clk_divider_RNI04L5\[8\]/Y  brg5/cntr_freq_RNI2AAB\[9\]/C  brg5/cntr_freq_RNI2AAB\[9\]/Y  brg5/cntr_freq_RNI4JJM\[9\]/C  brg5/cntr_freq_RNI4JJM\[9\]/Y  brg5/cntr_freq_RNI0U6D1\[3\]/C  brg5/cntr_freq_RNI0U6D1\[3\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/C  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeB_RNO/B  brg5/StrobeB_RNO/Y  brg5/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[19\]/CLK  pci_target/OPB_ADDR\[19\]/Q  add_dec/CLOCK_RE_0_a2_6_a2_1/B  add_dec/CLOCK_RE_0_a2_6_a2_1/Y  add_dec/CLOCK_RE_0_a2_6_a2_2/A  add_dec/CLOCK_RE_0_a2_6_a2_2/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/control_0_RNISV3U\[1\]/A  ad1_mod/control_0_RNISV3U\[1\]/Y  ad1_mod/control_0_RNI0O172\[1\]/A  ad1_mod/control_0_RNI0O172\[1\]/Y  ad1_mod/time_out_count_RNIVTSJ3\[4\]/B  ad1_mod/time_out_count_RNIVTSJ3\[4\]/Y  ad1_mod/repeat_times\[3\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/control_0_RNISV3U\[1\]/A  ad1_mod/control_0_RNISV3U\[1\]/Y  ad1_mod/control_0_RNI0O172\[1\]/A  ad1_mod/control_0_RNI0O172\[1\]/Y  ad1_mod/time_out_count_RNIVTSJ3\[4\]/B  ad1_mod/time_out_count_RNIVTSJ3\[4\]/Y  ad1_mod/repeat_times\[2\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/control_0_RNISV3U\[1\]/A  ad1_mod/control_0_RNISV3U\[1\]/Y  ad1_mod/control_0_RNI0O172\[1\]/A  ad1_mod/control_0_RNI0O172\[1\]/Y  ad1_mod/time_out_count_RNIVTSJ3\[4\]/B  ad1_mod/time_out_count_RNIVTSJ3\[4\]/Y  ad1_mod/repeat_times\[1\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/control_0_RNISV3U\[1\]/A  ad1_mod/control_0_RNISV3U\[1\]/Y  ad1_mod/control_0_RNI0O172\[1\]/A  ad1_mod/control_0_RNI0O172\[1\]/Y  ad1_mod/time_out_count_RNIVTSJ3\[4\]/B  ad1_mod/time_out_count_RNIVTSJ3\[4\]/Y  ad1_mod/repeat_times\[0\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/state_RNIM66H\[1\]/B  ad2_mod/state_RNIM66H\[1\]/Y  ad2_mod/control_0_RNI0CEO\[1\]/A  ad2_mod/control_0_RNI0CEO\[1\]/Y  ad2_mod/control_0_RNI8PPI1\[1\]/A  ad2_mod/control_0_RNI8PPI1\[1\]/Y  ad2_mod/time_out_count_RNITQEB2\[4\]/B  ad2_mod/time_out_count_RNITQEB2\[4\]/Y  ad2_mod/repeat_times\[3\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/state_RNIM66H\[1\]/B  ad2_mod/state_RNIM66H\[1\]/Y  ad2_mod/control_0_RNI0CEO\[1\]/A  ad2_mod/control_0_RNI0CEO\[1\]/Y  ad2_mod/control_0_RNI8PPI1\[1\]/A  ad2_mod/control_0_RNI8PPI1\[1\]/Y  ad2_mod/time_out_count_RNITQEB2\[4\]/B  ad2_mod/time_out_count_RNITQEB2\[4\]/Y  ad2_mod/repeat_times\[2\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/state_RNIM66H\[1\]/B  ad2_mod/state_RNIM66H\[1\]/Y  ad2_mod/control_0_RNI0CEO\[1\]/A  ad2_mod/control_0_RNI0CEO\[1\]/Y  ad2_mod/control_0_RNI8PPI1\[1\]/A  ad2_mod/control_0_RNI8PPI1\[1\]/Y  ad2_mod/time_out_count_RNITQEB2\[4\]/B  ad2_mod/time_out_count_RNITQEB2\[4\]/Y  ad2_mod/repeat_times\[1\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/state_RNIM66H\[1\]/B  ad2_mod/state_RNIM66H\[1\]/Y  ad2_mod/control_0_RNI0CEO\[1\]/A  ad2_mod/control_0_RNI0CEO\[1\]/Y  ad2_mod/control_0_RNI8PPI1\[1\]/A  ad2_mod/control_0_RNI8PPI1\[1\]/Y  ad2_mod/time_out_count_RNITQEB2\[4\]/B  ad2_mod/time_out_count_RNITQEB2\[4\]/Y  ad2_mod/repeat_times\[0\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_freq\[0\]/CLK  brg2/cntr_freq\[0\]/Q  brg2/cntr_freq_RNIKBG5\[0\]/C  brg2/cntr_freq_RNIKBG5\[0\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/C  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNO\[26\]/A  brg1/cntr_dutyB_RNO\[26\]/Y  brg1/cntr_dutyB\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNO\[26\]/A  brg5/cntr_dutyC_RNO\[26\]/Y  brg5/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNO\[26\]/A  brg5/cntr_dutyB_RNO\[26\]/Y  brg5/cntr_dutyB\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNO\[26\]/A  brg4/cntr_dutyC_RNO\[26\]/Y  brg4/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNO\[26\]/A  brg4/cntr_dutyB_RNO\[26\]/Y  brg4/cntr_dutyB\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNO\[26\]/A  brg3/cntr_dutyC_RNO\[26\]/Y  brg3/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNO\[26\]/A  brg3/cntr_dutyB_RNO\[26\]/Y  brg3/cntr_dutyB\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNO\[26\]/A  brg2/cntr_dutyC_RNO\[26\]/Y  brg2/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNO\[26\]/A  brg2/cntr_dutyB_RNO\[26\]/Y  brg2/cntr_dutyB\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNO\[26\]/A  brg1/cntr_dutyC_RNO\[26\]/Y  brg1/cntr_dutyC\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI0GC31\[2\]/A  brg1/cntr_dutyA_RNI0GC31\[2\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNO\[26\]/A  brg1/cntr_dutyA_RNO\[26\]/Y  brg1/cntr_dutyA\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/sample_time_set_RNIAOK0E\[10\]/C  brg5/sample_time_set_RNIAOK0E\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/B  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[2\]/CLK  brg5/cntr_dutyC\[2\]/Q  brg5/cntr_dutyC6_0_I_133/A  brg5/cntr_dutyC6_0_I_133/Y  brg5/cntr_dutyC6_0_I_136/B  brg5/cntr_dutyC6_0_I_136/Y  brg5/cntr_dutyC6_0_I_137/A  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[2\]/CLK  brg5/cntr_dutyB\[2\]/Q  brg5/cntr_dutyB6_0_I_133/A  brg5/cntr_dutyB6_0_I_133/Y  brg5/cntr_dutyB6_0_I_136/B  brg5/cntr_dutyB6_0_I_136/Y  brg5/cntr_dutyB6_0_I_137/A  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[2\]/CLK  brg4/cntr_dutyC\[2\]/Q  brg4/cntr_dutyC6_0_I_133/A  brg4/cntr_dutyC6_0_I_133/Y  brg4/cntr_dutyC6_0_I_136/B  brg4/cntr_dutyC6_0_I_136/Y  brg4/cntr_dutyC6_0_I_137/A  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[2\]/CLK  brg4/cntr_dutyB\[2\]/Q  brg4/cntr_dutyB6_0_I_133/A  brg4/cntr_dutyB6_0_I_133/Y  brg4/cntr_dutyB6_0_I_136/B  brg4/cntr_dutyB6_0_I_136/Y  brg4/cntr_dutyB6_0_I_137/A  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[2\]/CLK  brg3/cntr_dutyC\[2\]/Q  brg3/cntr_dutyC6_0_I_133/A  brg3/cntr_dutyC6_0_I_133/Y  brg3/cntr_dutyC6_0_I_136/B  brg3/cntr_dutyC6_0_I_136/Y  brg3/cntr_dutyC6_0_I_137/A  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[2\]/CLK  brg3/cntr_dutyB\[2\]/Q  brg3/cntr_dutyB6_0_I_133/A  brg3/cntr_dutyB6_0_I_133/Y  brg3/cntr_dutyB6_0_I_136/B  brg3/cntr_dutyB6_0_I_136/Y  brg3/cntr_dutyB6_0_I_137/A  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[2\]/CLK  brg2/cntr_dutyC\[2\]/Q  brg2/cntr_dutyC6_0_I_133/A  brg2/cntr_dutyC6_0_I_133/Y  brg2/cntr_dutyC6_0_I_136/B  brg2/cntr_dutyC6_0_I_136/Y  brg2/cntr_dutyC6_0_I_137/A  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[2\]/CLK  brg2/cntr_dutyB\[2\]/Q  brg2/cntr_dutyB6_0_I_133/A  brg2/cntr_dutyB6_0_I_133/Y  brg2/cntr_dutyB6_0_I_136/B  brg2/cntr_dutyB6_0_I_136/Y  brg2/cntr_dutyB6_0_I_137/A  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[18\]/CLK  brg5/cntr_dutyC\[18\]/Q  brg5/cntr_dutyC6_0_I_93/A  brg5/cntr_dutyC6_0_I_93/Y  brg5/cntr_dutyC6_0_I_94/B  brg5/cntr_dutyC6_0_I_94/Y  brg5/cntr_dutyC6_0_I_95/C  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[18\]/CLK  brg5/cntr_dutyB\[18\]/Q  brg5/cntr_dutyB6_0_I_93/A  brg5/cntr_dutyB6_0_I_93/Y  brg5/cntr_dutyB6_0_I_94/B  brg5/cntr_dutyB6_0_I_94/Y  brg5/cntr_dutyB6_0_I_95/C  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[18\]/CLK  brg4/cntr_dutyC\[18\]/Q  brg4/cntr_dutyC6_0_I_93/A  brg4/cntr_dutyC6_0_I_93/Y  brg4/cntr_dutyC6_0_I_94/B  brg4/cntr_dutyC6_0_I_94/Y  brg4/cntr_dutyC6_0_I_95/C  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[18\]/CLK  brg4/cntr_dutyB\[18\]/Q  brg4/cntr_dutyB6_0_I_93/A  brg4/cntr_dutyB6_0_I_93/Y  brg4/cntr_dutyB6_0_I_94/B  brg4/cntr_dutyB6_0_I_94/Y  brg4/cntr_dutyB6_0_I_95/C  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[18\]/CLK  brg3/cntr_dutyC\[18\]/Q  brg3/cntr_dutyC6_0_I_93/A  brg3/cntr_dutyC6_0_I_93/Y  brg3/cntr_dutyC6_0_I_94/B  brg3/cntr_dutyC6_0_I_94/Y  brg3/cntr_dutyC6_0_I_95/C  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[18\]/CLK  brg3/cntr_dutyB\[18\]/Q  brg3/cntr_dutyB6_0_I_93/A  brg3/cntr_dutyB6_0_I_93/Y  brg3/cntr_dutyB6_0_I_94/B  brg3/cntr_dutyB6_0_I_94/Y  brg3/cntr_dutyB6_0_I_95/C  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[18\]/CLK  brg2/cntr_dutyC\[18\]/Q  brg2/cntr_dutyC6_0_I_93/A  brg2/cntr_dutyC6_0_I_93/Y  brg2/cntr_dutyC6_0_I_94/B  brg2/cntr_dutyC6_0_I_94/Y  brg2/cntr_dutyC6_0_I_95/C  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[18\]/CLK  brg2/cntr_dutyB\[18\]/Q  brg2/cntr_dutyB6_0_I_93/A  brg2/cntr_dutyB6_0_I_93/Y  brg2/cntr_dutyB6_0_I_94/B  brg2/cntr_dutyB6_0_I_94/Y  brg2/cntr_dutyB6_0_I_95/C  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[3\]/CLK  brg2/cntr_freq\[3\]/Q  brg2/cntr_freq_RNIF4D5\[3\]/A  brg2/cntr_freq_RNIF4D5\[3\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/B  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[29\]/CLK  brg5/cntr_dutyA\[29\]/Q  brg5/cntr_dutyA7_0_I_26/A  brg5/cntr_dutyA7_0_I_26/Y  brg5/cntr_dutyA7_0_I_28/C  brg5/cntr_dutyA7_0_I_28/Y  brg5/cntr_dutyA7_0_I_30/B  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[29\]/CLK  brg2/cntr_dutyA\[29\]/Q  brg2/cntr_dutyA7_0_I_26/A  brg2/cntr_dutyA7_0_I_26/Y  brg2/cntr_dutyA7_0_I_28/C  brg2/cntr_dutyA7_0_I_28/Y  brg2/cntr_dutyA7_0_I_30/B  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/B  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNO/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0/BLKA  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_WE_0_a2_0_a2/C  add_dec/FOPT_WE_0_a2_0_a2/Y  hotlink/out_ram_we/B  hotlink/out_ram_we/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0/WENA  	(31.1:31.1:31.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[4\]/CLK  brg5/cntr_dutyA\[4\]/Q  brg5/cntr_dutyA7_0_I_134/A  brg5/cntr_dutyA7_0_I_134/Y  brg5/cntr_dutyA7_0_I_137/C  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[4\]/CLK  brg2/cntr_dutyA\[4\]/Q  brg2/cntr_dutyA7_0_I_134/A  brg2/cntr_dutyA7_0_I_134/Y  brg2/cntr_dutyA7_0_I_137/C  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[4\]/CLK  brg4/cntr_dutyA\[4\]/Q  brg4/cntr_dutyA7_0_I_134/A  brg4/cntr_dutyA7_0_I_134/Y  brg4/cntr_dutyA7_0_I_137/C  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[4\]/CLK  brg3/cntr_dutyA\[4\]/Q  brg3/cntr_dutyA7_0_I_134/A  brg3/cntr_dutyA7_0_I_134/Y  brg3/cntr_dutyA7_0_I_137/C  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4/B  brk2/m4/Y  brk2/sample_time_set_RNIQOS8A1\[22\]/B  brk2/sample_time_set_RNIQOS8A1\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/A  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[26\]/CLK  brg1/cntr_dutyA\[26\]/Q  brg1/cntr_dutyA7_0_I_7/A  brg1/cntr_dutyA7_0_I_7/Y  brg1/cntr_dutyA7_0_I_15/B  brg1/cntr_dutyA7_0_I_15/Y  brg1/cntr_dutyA7_0_I_18/C  brg1/cntr_dutyA7_0_I_18/Y  brg1/cntr_dutyA7_0_I_20/B  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140_0/A  brg1/cntr_dutyA7_0_I_140_0/Y  brg1/PulseSample/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNI3FFM\[0\]/B  ad2_mod/state_RNI3FFM\[0\]/Y  ad2_mod/status_RNO_0\[0\]/C  ad2_mod/status_RNO_0\[0\]/Y  ad2_mod/status_RNO\[0\]/C  ad2_mod/status_RNO\[0\]/Y  ad2_mod/status\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNIJH3C01\[27\]/C  brg5/sample_time_set_RNIJH3C01\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_7/C  can_control/OPB_DO_1_t_0_3_0_iv_7/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/C  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNI533C01\[20\]/C  brg5/sample_time_set_RNI533C01\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_7/C  can_control/OPB_DO_1_t_0_10_0_iv_7/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/C  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[26\]/CLK  brg5/cntr_dutyA\[26\]/Q  brg5/cntr_dutyA7_0_I_7/A  brg5/cntr_dutyA7_0_I_7/Y  brg5/cntr_dutyA7_0_I_15/B  brg5/cntr_dutyA7_0_I_15/Y  brg5/cntr_dutyA7_0_I_18/C  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[26\]/CLK  brg4/cntr_dutyA\[26\]/Q  brg4/cntr_dutyA7_0_I_7/A  brg4/cntr_dutyA7_0_I_7/Y  brg4/cntr_dutyA7_0_I_15/B  brg4/cntr_dutyA7_0_I_15/Y  brg4/cntr_dutyA7_0_I_18/C  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[26\]/CLK  brg3/cntr_dutyA\[26\]/Q  brg3/cntr_dutyA7_0_I_7/A  brg3/cntr_dutyA7_0_I_7/Y  brg3/cntr_dutyA7_0_I_15/B  brg3/cntr_dutyA7_0_I_15/Y  brg3/cntr_dutyA7_0_I_18/C  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[26\]/CLK  brg2/cntr_dutyA\[26\]/Q  brg2/cntr_dutyA7_0_I_7/A  brg2/cntr_dutyA7_0_I_7/Y  brg2/cntr_dutyA7_0_I_15/B  brg2/cntr_dutyA7_0_I_15/Y  brg2/cntr_dutyA7_0_I_18/C  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m27_e/A  ad2_mod/m27_e/Y  ad2_mod/m29/A  ad2_mod/m29/Y  ad2_mod/status_RNI1VH8O\[3\]/B  ad2_mod/status_RNI1VH8O\[3\]/Y  ad2_mod/status_RNIQ4UFA1\[3\]/A  ad2_mod/status_RNIQ4UFA1\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/A  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[26\]/CLK  brg5/cntr_dutyA\[26\]/Q  brg5/cntr_dutyA7_0_I_51/B  brg5/cntr_dutyA7_0_I_51/Y  brg5/cntr_dutyA7_0_I_52/C  brg5/cntr_dutyA7_0_I_52/Y  brg5/cntr_dutyA7_0_I_64/C  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[26\]/CLK  brg4/cntr_dutyA\[26\]/Q  brg4/cntr_dutyA7_0_I_51/B  brg4/cntr_dutyA7_0_I_51/Y  brg4/cntr_dutyA7_0_I_52/C  brg4/cntr_dutyA7_0_I_52/Y  brg4/cntr_dutyA7_0_I_64/C  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[26\]/CLK  brg3/cntr_dutyA\[26\]/Q  brg3/cntr_dutyA7_0_I_51/B  brg3/cntr_dutyA7_0_I_51/Y  brg3/cntr_dutyA7_0_I_52/C  brg3/cntr_dutyA7_0_I_52/Y  brg3/cntr_dutyA7_0_I_64/C  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[26\]/CLK  brg2/cntr_dutyA\[26\]/Q  brg2/cntr_dutyA7_0_I_51/B  brg2/cntr_dutyA7_0_I_51/Y  brg2/cntr_dutyA7_0_I_52/C  brg2/cntr_dutyA7_0_I_52/Y  brg2/cntr_dutyA7_0_I_64/C  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[28\]/CLK  brg5/cntr_dutyA\[28\]/Q  brg5/cntr_dutyA7_0_I_24/A  brg5/cntr_dutyA7_0_I_24/Y  brg5/cntr_dutyA7_0_I_28/B  brg5/cntr_dutyA7_0_I_28/Y  brg5/cntr_dutyA7_0_I_30/B  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[28\]/CLK  brg4/cntr_dutyA\[28\]/Q  brg4/cntr_dutyA7_0_I_24/A  brg4/cntr_dutyA7_0_I_24/Y  brg4/cntr_dutyA7_0_I_28/B  brg4/cntr_dutyA7_0_I_28/Y  brg4/cntr_dutyA7_0_I_30/B  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[28\]/CLK  brg3/cntr_dutyA\[28\]/Q  brg3/cntr_dutyA7_0_I_24/A  brg3/cntr_dutyA7_0_I_24/Y  brg3/cntr_dutyA7_0_I_28/B  brg3/cntr_dutyA7_0_I_28/Y  brg3/cntr_dutyA7_0_I_30/B  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[28\]/CLK  brg2/cntr_dutyA\[28\]/Q  brg2/cntr_dutyA7_0_I_24/A  brg2/cntr_dutyA7_0_I_24/Y  brg2/cntr_dutyA7_0_I_28/B  brg2/cntr_dutyA7_0_I_28/Y  brg2/cntr_dutyA7_0_I_30/B  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIN5DU9\[18\]/B  brk1/CycleCount_RNIN5DU9\[18\]/Y  brk1/CycleCount_RNIIQ97L\[18\]/A  brk1/CycleCount_RNIIQ97L\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_6/A  can_control/OPB_DO_1_t_0_12_0_iv_6/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/B  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIP8EU9\[29\]/B  brk1/CycleCount_RNIP8EU9\[29\]/Y  brk1/CycleCount_RNIM0C7L\[29\]/A  brk1/CycleCount_RNIM0C7L\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_5/A  can_control/OPB_DO_1_t_0_1_0_iv_5/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/B  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[17\]/CLK  brg5/cntr_dutyC\[17\]/Q  brg5/cntr_dutyC6_0_I_92/A  brg5/cntr_dutyC6_0_I_92/Y  brg5/cntr_dutyC6_0_I_94/A  brg5/cntr_dutyC6_0_I_94/Y  brg5/cntr_dutyC6_0_I_95/C  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[17\]/CLK  brg5/cntr_dutyB\[17\]/Q  brg5/cntr_dutyB6_0_I_92/A  brg5/cntr_dutyB6_0_I_92/Y  brg5/cntr_dutyB6_0_I_94/A  brg5/cntr_dutyB6_0_I_94/Y  brg5/cntr_dutyB6_0_I_95/C  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[17\]/CLK  brg4/cntr_dutyC\[17\]/Q  brg4/cntr_dutyC6_0_I_92/A  brg4/cntr_dutyC6_0_I_92/Y  brg4/cntr_dutyC6_0_I_94/A  brg4/cntr_dutyC6_0_I_94/Y  brg4/cntr_dutyC6_0_I_95/C  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[17\]/CLK  brg4/cntr_dutyB\[17\]/Q  brg4/cntr_dutyB6_0_I_92/A  brg4/cntr_dutyB6_0_I_92/Y  brg4/cntr_dutyB6_0_I_94/A  brg4/cntr_dutyB6_0_I_94/Y  brg4/cntr_dutyB6_0_I_95/C  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[17\]/CLK  brg3/cntr_dutyC\[17\]/Q  brg3/cntr_dutyC6_0_I_92/A  brg3/cntr_dutyC6_0_I_92/Y  brg3/cntr_dutyC6_0_I_94/A  brg3/cntr_dutyC6_0_I_94/Y  brg3/cntr_dutyC6_0_I_95/C  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[17\]/CLK  brg3/cntr_dutyB\[17\]/Q  brg3/cntr_dutyB6_0_I_92/A  brg3/cntr_dutyB6_0_I_92/Y  brg3/cntr_dutyB6_0_I_94/A  brg3/cntr_dutyB6_0_I_94/Y  brg3/cntr_dutyB6_0_I_95/C  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[17\]/CLK  brg2/cntr_dutyC\[17\]/Q  brg2/cntr_dutyC6_0_I_92/A  brg2/cntr_dutyC6_0_I_92/Y  brg2/cntr_dutyC6_0_I_94/A  brg2/cntr_dutyC6_0_I_94/Y  brg2/cntr_dutyC6_0_I_95/C  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[17\]/CLK  brg2/cntr_dutyB\[17\]/Q  brg2/cntr_dutyB6_0_I_92/A  brg2/cntr_dutyB6_0_I_92/Y  brg2/cntr_dutyB6_0_I_94/A  brg2/cntr_dutyB6_0_I_94/Y  brg2/cntr_dutyB6_0_I_95/C  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNIH6A8A\[14\]/B  Clocks/Clk10HzDiv_RNIH6A8A\[14\]/Y  Clocks/Clk10HzDiv_RNIH87EU\[14\]/A  Clocks/Clk10HzDiv_RNIH87EU\[14\]/Y  Clocks/Clk10HzDiv_RNIJUPN62\[14\]/A  Clocks/Clk10HzDiv_RNIJUPN62\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/A  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m7/A  brk1/m7/Y  can_control/OPB_DO_1_t_0_23_0_iv_17/B  can_control/OPB_DO_1_t_0_23_0_iv_17/Y  can_control/OPB_DO_1_t_0_23_0_iv_20/C  can_control/OPB_DO_1_t_0_23_0_iv_20/Y  pci_target/G_1/A  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[29\]/CLK  brg1/cntr_dutyC\[29\]/Q  brg1/cntr_dutyC6_0_I_26/A  brg1/cntr_dutyC6_0_I_26/Y  brg1/cntr_dutyC6_0_I_28/C  brg1/cntr_dutyC6_0_I_28/Y  brg1/cntr_dutyC6_0_I_30/B  brg1/cntr_dutyC6_0_I_30/Y  brg1/cntr_dutyC6_0_I_65/A  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_freq\[0\]/CLK  brg1/cntr_freq\[0\]/Q  brg1/clk_divider_RNI83LQ\[0\]/A  brg1/clk_divider_RNI83LQ\[0\]/Y  brg1/cntr_freq_RNIKFA02\[1\]/C  brg1/cntr_freq_RNIKFA02\[1\]/Y  brg1/cntr_freq_RNI6V0ME\[1\]/C  brg1/cntr_freq_RNI6V0ME\[1\]/Y  brg1/cntr_freq_RNIQRS8Q\[3\]/C  brg1/cntr_freq_RNIQRS8Q\[3\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/C  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[29\]/CLK  brg4/cntr_dutyA\[29\]/Q  brg4/cntr_dutyA7_0_I_4/A  brg4/cntr_dutyA7_0_I_4/Y  brg4/cntr_dutyA7_0_I_14/B  brg4/cntr_dutyA7_0_I_14/Y  brg4/cntr_dutyA7_0_I_19/B  brg4/cntr_dutyA7_0_I_19/Y  brg4/cntr_dutyA7_0_I_20/A  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[29\]/CLK  brg3/cntr_dutyA\[29\]/Q  brg3/cntr_dutyA7_0_I_4/A  brg3/cntr_dutyA7_0_I_4/Y  brg3/cntr_dutyA7_0_I_14/B  brg3/cntr_dutyA7_0_I_14/Y  brg3/cntr_dutyA7_0_I_19/B  brg3/cntr_dutyA7_0_I_19/Y  brg3/cntr_dutyA7_0_I_20/A  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_15_0_iv_0/B  can_control/OPB_DO_1_t_0_15_0_iv_0/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/B  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_5/C  can_control/OPB_DO_1_t_0_15_0_iv_5/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/A  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_16_0_iv_0/B  can_control/OPB_DO_1_t_0_16_0_iv_0/Y  can_control/OPB_DO_1_t_0_16_0_iv_4/B  can_control/OPB_DO_1_t_0_16_0_iv_4/Y  can_control/OPB_DO_1_t_0_16_0_iv_5/C  can_control/OPB_DO_1_t_0_16_0_iv_5/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/A  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_17_0_iv_0/B  can_control/OPB_DO_1_t_0_17_0_iv_0/Y  can_control/OPB_DO_1_t_0_17_0_iv_4/B  can_control/OPB_DO_1_t_0_17_0_iv_4/Y  can_control/OPB_DO_1_t_0_17_0_iv_5/A  can_control/OPB_DO_1_t_0_17_0_iv_5/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/C  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/B  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[8\]/CLK  brk2/cntr_dutyA\[8\]/Q  brk2/cntr_dutyA7_0_I_124/A  brk2/cntr_dutyA7_0_I_124/Y  brk2/cntr_dutyA7_0_I_126/B  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[13\]/CLK  brk2/cntr_dutyA\[13\]/Q  brk2/cntr_dutyA7_0_I_104/A  brk2/cntr_dutyA7_0_I_104/Y  brk2/cntr_dutyA7_0_I_106/B  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[22\]/CLK  brk2/cntr_dutyA\[22\]/Q  brk2/cntr_dutyA7_0_I_61/A  brk2/cntr_dutyA7_0_I_61/Y  brk2/cntr_dutyA7_0_I_63/B  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[8\]/CLK  brk1/cntr_dutyA\[8\]/Q  brk1/cntr_dutyA7_0_I_124/A  brk1/cntr_dutyA7_0_I_124/Y  brk1/cntr_dutyA7_0_I_126/B  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[13\]/CLK  brk1/cntr_dutyA\[13\]/Q  brk1/cntr_dutyA7_0_I_104/A  brk1/cntr_dutyA7_0_I_104/Y  brk1/cntr_dutyA7_0_I_106/B  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[22\]/CLK  brk1/cntr_dutyA\[22\]/Q  brk1/cntr_dutyA7_0_I_61/A  brk1/cntr_dutyA7_0_I_61/Y  brk1/cntr_dutyA7_0_I_63/B  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[8\]/CLK  brg1/cntr_dutyC\[8\]/Q  brg1/cntr_dutyC6_0_I_124/A  brg1/cntr_dutyC6_0_I_124/Y  brg1/cntr_dutyC6_0_I_126/B  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[13\]/CLK  brg1/cntr_dutyC\[13\]/Q  brg1/cntr_dutyC6_0_I_104/A  brg1/cntr_dutyC6_0_I_104/Y  brg1/cntr_dutyC6_0_I_106/B  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[22\]/CLK  brg1/cntr_dutyC\[22\]/Q  brg1/cntr_dutyC6_0_I_61/A  brg1/cntr_dutyC6_0_I_61/Y  brg1/cntr_dutyC6_0_I_63/B  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[8\]/CLK  brg1/cntr_dutyB\[8\]/Q  brg1/cntr_dutyB6_0_I_124/A  brg1/cntr_dutyB6_0_I_124/Y  brg1/cntr_dutyB6_0_I_126/B  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[13\]/CLK  brg1/cntr_dutyB\[13\]/Q  brg1/cntr_dutyB6_0_I_104/A  brg1/cntr_dutyB6_0_I_104/Y  brg1/cntr_dutyB6_0_I_106/B  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[22\]/CLK  brg1/cntr_dutyB\[22\]/Q  brg1/cntr_dutyB6_0_I_61/A  brg1/cntr_dutyB6_0_I_61/Y  brg1/cntr_dutyB6_0_I_63/B  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[29\]/CLK  brg5/cntr_dutyC\[29\]/Q  brg5/cntr_dutyC6_0_I_32/A  brg5/cntr_dutyC6_0_I_32/Y  brg5/cntr_dutyC6_0_I_36/C  brg5/cntr_dutyC6_0_I_36/Y  brg5/cntr_dutyC6_0_I_40/C  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[29\]/CLK  brg5/cntr_dutyB\[29\]/Q  brg5/cntr_dutyB6_0_I_32/A  brg5/cntr_dutyB6_0_I_32/Y  brg5/cntr_dutyB6_0_I_36/C  brg5/cntr_dutyB6_0_I_36/Y  brg5/cntr_dutyB6_0_I_40/C  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[29\]/CLK  brg4/cntr_dutyC\[29\]/Q  brg4/cntr_dutyC6_0_I_32/A  brg4/cntr_dutyC6_0_I_32/Y  brg4/cntr_dutyC6_0_I_36/C  brg4/cntr_dutyC6_0_I_36/Y  brg4/cntr_dutyC6_0_I_40/C  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[29\]/CLK  brg4/cntr_dutyB\[29\]/Q  brg4/cntr_dutyB6_0_I_32/A  brg4/cntr_dutyB6_0_I_32/Y  brg4/cntr_dutyB6_0_I_36/C  brg4/cntr_dutyB6_0_I_36/Y  brg4/cntr_dutyB6_0_I_40/C  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[29\]/CLK  brg3/cntr_dutyC\[29\]/Q  brg3/cntr_dutyC6_0_I_32/A  brg3/cntr_dutyC6_0_I_32/Y  brg3/cntr_dutyC6_0_I_36/C  brg3/cntr_dutyC6_0_I_36/Y  brg3/cntr_dutyC6_0_I_40/C  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[29\]/CLK  brg3/cntr_dutyB\[29\]/Q  brg3/cntr_dutyB6_0_I_32/A  brg3/cntr_dutyB6_0_I_32/Y  brg3/cntr_dutyB6_0_I_36/C  brg3/cntr_dutyB6_0_I_36/Y  brg3/cntr_dutyB6_0_I_40/C  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[29\]/CLK  brg2/cntr_dutyC\[29\]/Q  brg2/cntr_dutyC6_0_I_32/A  brg2/cntr_dutyC6_0_I_32/Y  brg2/cntr_dutyC6_0_I_36/C  brg2/cntr_dutyC6_0_I_36/Y  brg2/cntr_dutyC6_0_I_40/C  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[29\]/CLK  brg2/cntr_dutyB\[29\]/Q  brg2/cntr_dutyB6_0_I_32/A  brg2/cntr_dutyB6_0_I_32/Y  brg2/cntr_dutyB6_0_I_36/C  brg2/cntr_dutyB6_0_I_36/Y  brg2/cntr_dutyB6_0_I_40/C  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_i_o2\[15\]/B  brg5/OPB_DO_2_0_iv_i_o2\[15\]/Y  pci_target/OPB_m8_15/B  pci_target/OPB_m8_15/Y  pci_target/sp_dr_RNID76R8D\[4\]/B  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNI255P9\[2\]/B  osc_count/sp_RNI255P9\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_10/A  can_control/OPB_DO_1_t_0_28_iv_10/Y  can_control/OPB_DO_1_t_0_28_iv_14/C  can_control/OPB_DO_1_t_0_28_iv_14/Y  can_control/OPB_DO_1_t_0_28_iv_22/B  can_control/OPB_DO_1_t_0_28_iv_22/Y  can_control/control_RNIFV24K9\[2\]/C  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[25\]/CLK  brg5/cntr_dutyA\[25\]/Q  brg5/cntr_dutyA7_0_I_43/A  brg5/cntr_dutyA7_0_I_43/Y  brg5/cntr_dutyA7_0_I_45/B  brg5/cntr_dutyA7_0_I_45/Y  brg5/cntr_dutyA7_0_I_64/A  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[25\]/CLK  brg4/cntr_dutyA\[25\]/Q  brg4/cntr_dutyA7_0_I_43/A  brg4/cntr_dutyA7_0_I_43/Y  brg4/cntr_dutyA7_0_I_45/B  brg4/cntr_dutyA7_0_I_45/Y  brg4/cntr_dutyA7_0_I_64/A  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[25\]/CLK  brg3/cntr_dutyA\[25\]/Q  brg3/cntr_dutyA7_0_I_43/A  brg3/cntr_dutyA7_0_I_43/Y  brg3/cntr_dutyA7_0_I_45/B  brg3/cntr_dutyA7_0_I_45/Y  brg3/cntr_dutyA7_0_I_64/A  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[25\]/CLK  brg2/cntr_dutyA\[25\]/Q  brg2/cntr_dutyA7_0_I_43/A  brg2/cntr_dutyA7_0_I_43/Y  brg2/cntr_dutyA7_0_I_45/B  brg2/cntr_dutyA7_0_I_45/Y  brg2/cntr_dutyA7_0_I_64/A  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  can_control/OPB_DO_1_t_0_8_0_iv_7/A  can_control/OPB_DO_1_t_0_8_0_iv_7/Y  can_control/OPB_DO_1_t_0_8_0_iv_9/C  can_control/OPB_DO_1_t_0_8_0_iv_9/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/C  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/CycleCount_RNIQN7AD\[5\]/C  brg5/CycleCount_RNIQN7AD\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/B  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/state1_RNIIQ321B/C  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[9\]/CLK  brk2/cntr_dutyA\[9\]/Q  brk2/cntr_dutyA7_0_I_123/A  brk2/cntr_dutyA7_0_I_123/Y  brk2/cntr_dutyA7_0_I_126/C  brk2/cntr_dutyA7_0_I_126/Y  brk2/cntr_dutyA7_0_I_138/C  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[14\]/CLK  brk2/cntr_dutyA\[14\]/Q  brk2/cntr_dutyA7_0_I_103/A  brk2/cntr_dutyA7_0_I_103/Y  brk2/cntr_dutyA7_0_I_106/C  brk2/cntr_dutyA7_0_I_106/Y  brk2/cntr_dutyA7_0_I_107/B  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[23\]/CLK  brk2/cntr_dutyA\[23\]/Q  brk2/cntr_dutyA7_0_I_60/A  brk2/cntr_dutyA7_0_I_60/Y  brk2/cntr_dutyA7_0_I_63/C  brk2/cntr_dutyA7_0_I_63/Y  brk2/cntr_dutyA7_0_I_64/B  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[9\]/CLK  brk1/cntr_dutyA\[9\]/Q  brk1/cntr_dutyA7_0_I_123/A  brk1/cntr_dutyA7_0_I_123/Y  brk1/cntr_dutyA7_0_I_126/C  brk1/cntr_dutyA7_0_I_126/Y  brk1/cntr_dutyA7_0_I_138/C  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[14\]/CLK  brk1/cntr_dutyA\[14\]/Q  brk1/cntr_dutyA7_0_I_103/A  brk1/cntr_dutyA7_0_I_103/Y  brk1/cntr_dutyA7_0_I_106/C  brk1/cntr_dutyA7_0_I_106/Y  brk1/cntr_dutyA7_0_I_107/B  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[23\]/CLK  brk1/cntr_dutyA\[23\]/Q  brk1/cntr_dutyA7_0_I_60/A  brk1/cntr_dutyA7_0_I_60/Y  brk1/cntr_dutyA7_0_I_63/C  brk1/cntr_dutyA7_0_I_63/Y  brk1/cntr_dutyA7_0_I_64/B  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[9\]/CLK  brg1/cntr_dutyC\[9\]/Q  brg1/cntr_dutyC6_0_I_123/A  brg1/cntr_dutyC6_0_I_123/Y  brg1/cntr_dutyC6_0_I_126/C  brg1/cntr_dutyC6_0_I_126/Y  brg1/cntr_dutyC6_0_I_138/C  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[14\]/CLK  brg1/cntr_dutyC\[14\]/Q  brg1/cntr_dutyC6_0_I_103/A  brg1/cntr_dutyC6_0_I_103/Y  brg1/cntr_dutyC6_0_I_106/C  brg1/cntr_dutyC6_0_I_106/Y  brg1/cntr_dutyC6_0_I_107/B  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[23\]/CLK  brg1/cntr_dutyC\[23\]/Q  brg1/cntr_dutyC6_0_I_60/A  brg1/cntr_dutyC6_0_I_60/Y  brg1/cntr_dutyC6_0_I_63/C  brg1/cntr_dutyC6_0_I_63/Y  brg1/cntr_dutyC6_0_I_64/B  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[9\]/CLK  brg1/cntr_dutyB\[9\]/Q  brg1/cntr_dutyB6_0_I_123/A  brg1/cntr_dutyB6_0_I_123/Y  brg1/cntr_dutyB6_0_I_126/C  brg1/cntr_dutyB6_0_I_126/Y  brg1/cntr_dutyB6_0_I_138/C  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[14\]/CLK  brg1/cntr_dutyB\[14\]/Q  brg1/cntr_dutyB6_0_I_103/A  brg1/cntr_dutyB6_0_I_103/Y  brg1/cntr_dutyB6_0_I_106/C  brg1/cntr_dutyB6_0_I_106/Y  brg1/cntr_dutyB6_0_I_107/B  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[23\]/CLK  brg1/cntr_dutyB\[23\]/Q  brg1/cntr_dutyB6_0_I_60/A  brg1/cntr_dutyB6_0_I_60/Y  brg1/cntr_dutyB6_0_I_63/C  brg1/cntr_dutyB6_0_I_63/Y  brg1/cntr_dutyB6_0_I_64/B  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[1\]/CLK  brg2/cntr_freq\[1\]/Q  brg2/cntr_freq_RNIM0QA\[1\]/B  brg2/cntr_freq_RNIM0QA\[1\]/Y  brg2/cntr_freq_RNIC2LL\[1\]/C  brg2/cntr_freq_RNIC2LL\[1\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[1\]/CLK  brg2/cntr_freq\[1\]/Q  brg2/cntr_freq_RNIM0QA\[1\]/B  brg2/cntr_freq_RNIM0QA\[1\]/Y  brg2/cntr_freq_RNIC2LL\[1\]/C  brg2/cntr_freq_RNIC2LL\[1\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeA_RNO_0/A  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIG21S\[1\]/B  ad1_mod/state_RNIG21S\[1\]/Y  ad1_mod/state_RNINR143\[1\]/A  ad1_mod/state_RNINR143\[1\]/Y  ad1_mod/status_RNO\[3\]/A  ad1_mod/status_RNO\[3\]/Y  ad1_mod/status\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO_0/A  osc_count/un19_OPB_DO_0/Y  osc_count/sp_RNIO64O9\[17\]/B  osc_count/sp_RNIO64O9\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_1/C  can_control/OPB_DO_1_t_0_13_0_iv_1/Y  can_control/OPB_DO_1_t_0_13_0_iv_4/B  can_control/OPB_DO_1_t_0_13_0_iv_4/Y  can_control/OPB_DO_1_t_0_13_0_iv_5/C  can_control/OPB_DO_1_t_0_13_0_iv_5/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/C  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/C  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  pci_target/OPB_m7_3/B  pci_target/OPB_m7_3/Y  pci_target/OPB_m7_6/C  pci_target/OPB_m7_6/Y  pci_target/sp_dr_RNI5U09F5\[3\]/B  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[4\]/CLK  brg5/cntr_dutyC\[4\]/Q  brg5/cntr_dutyC6_0_I_130/B  brg5/cntr_dutyC6_0_I_130/Y  brg5/cntr_dutyC6_0_I_135/C  brg5/cntr_dutyC6_0_I_135/Y  brg5/cntr_dutyC6_0_I_137/B  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[4\]/CLK  brg5/cntr_dutyB\[4\]/Q  brg5/cntr_dutyB6_0_I_130/B  brg5/cntr_dutyB6_0_I_130/Y  brg5/cntr_dutyB6_0_I_135/C  brg5/cntr_dutyB6_0_I_135/Y  brg5/cntr_dutyB6_0_I_137/B  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[4\]/CLK  brg4/cntr_dutyC\[4\]/Q  brg4/cntr_dutyC6_0_I_130/B  brg4/cntr_dutyC6_0_I_130/Y  brg4/cntr_dutyC6_0_I_135/C  brg4/cntr_dutyC6_0_I_135/Y  brg4/cntr_dutyC6_0_I_137/B  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[4\]/CLK  brg4/cntr_dutyB\[4\]/Q  brg4/cntr_dutyB6_0_I_130/B  brg4/cntr_dutyB6_0_I_130/Y  brg4/cntr_dutyB6_0_I_135/C  brg4/cntr_dutyB6_0_I_135/Y  brg4/cntr_dutyB6_0_I_137/B  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[4\]/CLK  brg3/cntr_dutyC\[4\]/Q  brg3/cntr_dutyC6_0_I_130/B  brg3/cntr_dutyC6_0_I_130/Y  brg3/cntr_dutyC6_0_I_135/C  brg3/cntr_dutyC6_0_I_135/Y  brg3/cntr_dutyC6_0_I_137/B  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[4\]/CLK  brg3/cntr_dutyB\[4\]/Q  brg3/cntr_dutyB6_0_I_130/B  brg3/cntr_dutyB6_0_I_130/Y  brg3/cntr_dutyB6_0_I_135/C  brg3/cntr_dutyB6_0_I_135/Y  brg3/cntr_dutyB6_0_I_137/B  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[4\]/CLK  brg2/cntr_dutyC\[4\]/Q  brg2/cntr_dutyC6_0_I_130/B  brg2/cntr_dutyC6_0_I_130/Y  brg2/cntr_dutyC6_0_I_135/C  brg2/cntr_dutyC6_0_I_135/Y  brg2/cntr_dutyC6_0_I_137/B  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[4\]/CLK  brg2/cntr_dutyB\[4\]/Q  brg2/cntr_dutyB6_0_I_130/B  brg2/cntr_dutyB6_0_I_130/Y  brg2/cntr_dutyB6_0_I_135/C  brg2/cntr_dutyB6_0_I_135/Y  brg2/cntr_dutyB6_0_I_137/B  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  brg3/CycleCount_RNI2K0SD\[10\]/C  brg3/CycleCount_RNI2K0SD\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_10/B  can_control/OPB_DO_1_t_0_20_0_iv_10/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/A  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  hotlink/glitch_count_RNI83FV26\[11\]/C  hotlink/glitch_count_RNI83FV26\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/C  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/C  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg2/sample_time_set_RNI0PG5B\[1\]/B  brg2/sample_time_set_RNI0PG5B\[1\]/Y  brg2/CycleCount_RNI636CN1\[1\]/A  brg2/CycleCount_RNI636CN1\[1\]/Y  brg2/CycleCount_RNI5MOI12\[1\]/A  brg2/CycleCount_RNI5MOI12\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/B  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg1/CycleCount_RNIIR7HO\[4\]/C  brg1/CycleCount_RNIIR7HO\[4\]/Y  pci_target/OPB_m8_13/B  pci_target/OPB_m8_13/Y  pci_target/OPB_m8_15/C  pci_target/OPB_m8_15/Y  pci_target/sp_dr_RNID76R8D\[4\]/B  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/state_RNIR8BV2\[1\]/A  ad1_mod/state_RNIR8BV2\[1\]/Y  ad1_mod/state_RNO_1\[1\]/A  ad1_mod/state_RNO_1\[1\]/Y  ad1_mod/state_RNO_0\[1\]/B  ad1_mod/state_RNO_0\[1\]/Y  ad1_mod/state_RNO\[1\]/A  ad1_mod/state_RNO\[1\]/Y  ad1_mod/state\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[30\]/CLK  brg5/cntr_dutyA\[30\]/Q  brg5/cntr_dutyA7_0_I_3/A  brg5/cntr_dutyA7_0_I_3/Y  brg5/cntr_dutyA7_0_I_14/C  brg5/cntr_dutyA7_0_I_14/Y  brg5/cntr_dutyA7_0_I_19/B  brg5/cntr_dutyA7_0_I_19/Y  brg5/cntr_dutyA7_0_I_20/A  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[30\]/CLK  brg4/cntr_dutyA\[30\]/Q  brg4/cntr_dutyA7_0_I_3/A  brg4/cntr_dutyA7_0_I_3/Y  brg4/cntr_dutyA7_0_I_14/C  brg4/cntr_dutyA7_0_I_14/Y  brg4/cntr_dutyA7_0_I_19/B  brg4/cntr_dutyA7_0_I_19/Y  brg4/cntr_dutyA7_0_I_20/A  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[30\]/CLK  brg3/cntr_dutyA\[30\]/Q  brg3/cntr_dutyA7_0_I_3/A  brg3/cntr_dutyA7_0_I_3/Y  brg3/cntr_dutyA7_0_I_14/C  brg3/cntr_dutyA7_0_I_14/Y  brg3/cntr_dutyA7_0_I_19/B  brg3/cntr_dutyA7_0_I_19/Y  brg3/cntr_dutyA7_0_I_20/A  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[30\]/CLK  brg2/cntr_dutyA\[30\]/Q  brg2/cntr_dutyA7_0_I_3/A  brg2/cntr_dutyA7_0_I_3/Y  brg2/cntr_dutyA7_0_I_14/C  brg2/cntr_dutyA7_0_I_14/Y  brg2/cntr_dutyA7_0_I_19/B  brg2/cntr_dutyA7_0_I_19/Y  brg2/cntr_dutyA7_0_I_20/A  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  pci_target/sp_dr_RNIKJSC28\[4\]/B  pci_target/sp_dr_RNIKJSC28\[4\]/Y  pci_target/sp_dr_RNID76R8D\[4\]/A  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/state_RNIM66H\[1\]/B  ad2_mod/state_RNIM66H\[1\]/Y  ad2_mod/un1_AD_BUSY_2_RNI5D6R/A  ad2_mod/un1_AD_BUSY_2_RNI5D6R/Y  ad2_mod/state_RNO_1\[1\]/A  ad2_mod/state_RNO_1\[1\]/Y  ad2_mod/state_RNO_0\[1\]/B  ad2_mod/state_RNO_0\[1\]/Y  ad2_mod/state_RNO\[1\]/A  ad2_mod/state_RNO\[1\]/Y  ad2_mod/state\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en_0/CLK  ad2_mod/aq_en_0/Q  ad2_mod/aq_en_0_RNI6RGT/B  ad2_mod/aq_en_0_RNI6RGT/Y  ad2_mod/state_RNISGKF1\[21\]/A  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en_0/CLK  ad2_mod/aq_en_0/Q  ad2_mod/aq_en_0_RNI6RGT/B  ad2_mod/aq_en_0_RNI6RGT/Y  ad2_mod/state_RNISGKF1\[21\]/A  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[3\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en_0/CLK  ad2_mod/aq_en_0/Q  ad2_mod/aq_en_0_RNI6RGT/B  ad2_mod/aq_en_0_RNI6RGT/Y  ad2_mod/state_RNISGKF1\[21\]/A  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[2\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en_0/CLK  ad2_mod/aq_en_0/Q  ad2_mod/aq_en_0_RNI6RGT/B  ad2_mod/aq_en_0_RNI6RGT/Y  ad2_mod/state_RNISGKF1\[21\]/A  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[1\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en_0/CLK  ad2_mod/aq_en_0/Q  ad2_mod/aq_en_0_RNI6RGT/B  ad2_mod/aq_en_0_RNI6RGT/Y  ad2_mod/state_RNISGKF1\[21\]/A  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[0\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[8\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[7\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[6\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[5\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[3\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[2\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[1\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/state_RNICS481\[20\]/A  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[0\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[8\]/CLK  brg5/cntr_dutyA\[8\]/Q  brg5/cntr_dutyA7_0_I_124/A  brg5/cntr_dutyA7_0_I_124/Y  brg5/cntr_dutyA7_0_I_126/B  brg5/cntr_dutyA7_0_I_126/Y  brg5/cntr_dutyA7_0_I_138/C  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[13\]/CLK  brg5/cntr_dutyA\[13\]/Q  brg5/cntr_dutyA7_0_I_104/A  brg5/cntr_dutyA7_0_I_104/Y  brg5/cntr_dutyA7_0_I_106/B  brg5/cntr_dutyA7_0_I_106/Y  brg5/cntr_dutyA7_0_I_107/B  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[22\]/CLK  brg5/cntr_dutyA\[22\]/Q  brg5/cntr_dutyA7_0_I_61/A  brg5/cntr_dutyA7_0_I_61/Y  brg5/cntr_dutyA7_0_I_63/B  brg5/cntr_dutyA7_0_I_63/Y  brg5/cntr_dutyA7_0_I_64/B  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[8\]/CLK  brg4/cntr_dutyA\[8\]/Q  brg4/cntr_dutyA7_0_I_124/A  brg4/cntr_dutyA7_0_I_124/Y  brg4/cntr_dutyA7_0_I_126/B  brg4/cntr_dutyA7_0_I_126/Y  brg4/cntr_dutyA7_0_I_138/C  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[13\]/CLK  brg4/cntr_dutyA\[13\]/Q  brg4/cntr_dutyA7_0_I_104/A  brg4/cntr_dutyA7_0_I_104/Y  brg4/cntr_dutyA7_0_I_106/B  brg4/cntr_dutyA7_0_I_106/Y  brg4/cntr_dutyA7_0_I_107/B  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[22\]/CLK  brg4/cntr_dutyA\[22\]/Q  brg4/cntr_dutyA7_0_I_61/A  brg4/cntr_dutyA7_0_I_61/Y  brg4/cntr_dutyA7_0_I_63/B  brg4/cntr_dutyA7_0_I_63/Y  brg4/cntr_dutyA7_0_I_64/B  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[8\]/CLK  brg3/cntr_dutyA\[8\]/Q  brg3/cntr_dutyA7_0_I_124/A  brg3/cntr_dutyA7_0_I_124/Y  brg3/cntr_dutyA7_0_I_126/B  brg3/cntr_dutyA7_0_I_126/Y  brg3/cntr_dutyA7_0_I_138/C  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[13\]/CLK  brg3/cntr_dutyA\[13\]/Q  brg3/cntr_dutyA7_0_I_104/A  brg3/cntr_dutyA7_0_I_104/Y  brg3/cntr_dutyA7_0_I_106/B  brg3/cntr_dutyA7_0_I_106/Y  brg3/cntr_dutyA7_0_I_107/B  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[22\]/CLK  brg3/cntr_dutyA\[22\]/Q  brg3/cntr_dutyA7_0_I_61/A  brg3/cntr_dutyA7_0_I_61/Y  brg3/cntr_dutyA7_0_I_63/B  brg3/cntr_dutyA7_0_I_63/Y  brg3/cntr_dutyA7_0_I_64/B  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[8\]/CLK  brg2/cntr_dutyA\[8\]/Q  brg2/cntr_dutyA7_0_I_124/A  brg2/cntr_dutyA7_0_I_124/Y  brg2/cntr_dutyA7_0_I_126/B  brg2/cntr_dutyA7_0_I_126/Y  brg2/cntr_dutyA7_0_I_138/C  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[13\]/CLK  brg2/cntr_dutyA\[13\]/Q  brg2/cntr_dutyA7_0_I_104/A  brg2/cntr_dutyA7_0_I_104/Y  brg2/cntr_dutyA7_0_I_106/B  brg2/cntr_dutyA7_0_I_106/Y  brg2/cntr_dutyA7_0_I_107/B  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[22\]/CLK  brg2/cntr_dutyA\[22\]/Q  brg2/cntr_dutyA7_0_I_61/A  brg2/cntr_dutyA7_0_I_61/Y  brg2/cntr_dutyA7_0_I_63/B  brg2/cntr_dutyA7_0_I_63/Y  brg2/cntr_dutyA7_0_I_64/B  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[30\]/CLK  brg5/cntr_dutyA\[30\]/Q  brg5/cntr_dutyA7_0_I_25/A  brg5/cntr_dutyA7_0_I_25/Y  brg5/cntr_dutyA7_0_I_29/B  brg5/cntr_dutyA7_0_I_29/Y  brg5/cntr_dutyA7_0_I_30/A  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[30\]/CLK  brg4/cntr_dutyA\[30\]/Q  brg4/cntr_dutyA7_0_I_25/A  brg4/cntr_dutyA7_0_I_25/Y  brg4/cntr_dutyA7_0_I_29/B  brg4/cntr_dutyA7_0_I_29/Y  brg4/cntr_dutyA7_0_I_30/A  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[30\]/CLK  brg3/cntr_dutyA\[30\]/Q  brg3/cntr_dutyA7_0_I_25/A  brg3/cntr_dutyA7_0_I_25/Y  brg3/cntr_dutyA7_0_I_29/B  brg3/cntr_dutyA7_0_I_29/Y  brg3/cntr_dutyA7_0_I_30/A  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[30\]/CLK  brg2/cntr_dutyA\[30\]/Q  brg2/cntr_dutyA7_0_I_25/A  brg2/cntr_dutyA7_0_I_25/Y  brg2/cntr_dutyA7_0_I_29/B  brg2/cntr_dutyA7_0_I_29/Y  brg2/cntr_dutyA7_0_I_30/A  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIV8JV9\[1\]/B  brk1/CycleCount_RNIV8JV9\[1\]/Y  brk1/CycleCount_RNIIH5QK\[1\]/A  brk1/CycleCount_RNIIH5QK\[1\]/Y  brk1/CycleCount_RNIHVOTJ1\[1\]/A  brk1/CycleCount_RNIHVOTJ1\[1\]/Y  pci_target/OPB_m7_0_a2_21/C  pci_target/OPB_m7_0_a2_21/Y  pci_target/sp_dr_RNIDVN66P\[1\]/B  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_freq\[0\]/CLK  brg3/cntr_freq\[0\]/Q  brg3/cntr_freq_RNICR4G\[0\]/B  brg3/cntr_freq_RNICR4G\[0\]/Y  brg3/clk_divider_RNIQO901\[1\]/C  brg3/clk_divider_RNIQO901\[1\]/Y  brg3/cntr_freq_RNIKIK02\[9\]/C  brg3/cntr_freq_RNIKIK02\[9\]/Y  brg3/cntr_freq_RNI0T814\[5\]/C  brg3/cntr_freq_RNI0T814\[5\]/Y  brg3/cntr_freq_RNI48IV5\[5\]/C  brg3/cntr_freq_RNI48IV5\[5\]/Y  brg3/StrobeB_RNO/B  brg3/StrobeB_RNO/Y  brg3/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_6/A  can_control/OPB_DO_1_t_0_22_0_iv_6/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/A  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  brg3/CycleCount_RNIURVDO\[5\]/B  brg3/CycleCount_RNIURVDO\[5\]/Y  can_control/state1_RNI74MU76/C  can_control/state1_RNI74MU76/Y  can_control/state1_RNIIQ321B/A  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[27\]/CLK  brg5/cntr_dutyA\[27\]/Q  brg5/cntr_dutyA7_0_I_5/A  brg5/cntr_dutyA7_0_I_5/Y  brg5/cntr_dutyA7_0_I_15/C  brg5/cntr_dutyA7_0_I_15/Y  brg5/cntr_dutyA7_0_I_18/C  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[27\]/CLK  brg4/cntr_dutyA\[27\]/Q  brg4/cntr_dutyA7_0_I_5/A  brg4/cntr_dutyA7_0_I_5/Y  brg4/cntr_dutyA7_0_I_15/C  brg4/cntr_dutyA7_0_I_15/Y  brg4/cntr_dutyA7_0_I_18/C  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[27\]/CLK  brg3/cntr_dutyA\[27\]/Q  brg3/cntr_dutyA7_0_I_5/A  brg3/cntr_dutyA7_0_I_5/Y  brg3/cntr_dutyA7_0_I_15/C  brg3/cntr_dutyA7_0_I_15/Y  brg3/cntr_dutyA7_0_I_18/C  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[27\]/CLK  brg2/cntr_dutyA\[27\]/Q  brg2/cntr_dutyA7_0_I_5/A  brg2/cntr_dutyA7_0_I_5/Y  brg2/cntr_dutyA7_0_I_15/C  brg2/cntr_dutyA7_0_I_15/Y  brg2/cntr_dutyA7_0_I_18/C  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[25\]/CLK  brk2/cntr_dutyA\[25\]/Q  brk2/cntr_dutyA7_0_I_43/A  brk2/cntr_dutyA7_0_I_43/Y  brk2/cntr_dutyA7_0_I_45/B  brk2/cntr_dutyA7_0_I_45/Y  brk2/cntr_dutyA7_0_I_64/A  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[25\]/CLK  brk1/cntr_dutyA\[25\]/Q  brk1/cntr_dutyA7_0_I_43/A  brk1/cntr_dutyA7_0_I_43/Y  brk1/cntr_dutyA7_0_I_45/B  brk1/cntr_dutyA7_0_I_45/Y  brk1/cntr_dutyA7_0_I_64/A  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[25\]/CLK  brg1/cntr_dutyC\[25\]/Q  brg1/cntr_dutyC6_0_I_43/A  brg1/cntr_dutyC6_0_I_43/Y  brg1/cntr_dutyC6_0_I_45/B  brg1/cntr_dutyC6_0_I_45/Y  brg1/cntr_dutyC6_0_I_64/A  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[25\]/CLK  brg1/cntr_dutyB\[25\]/Q  brg1/cntr_dutyB6_0_I_43/A  brg1/cntr_dutyB6_0_I_43/Y  brg1/cntr_dutyB6_0_I_45/B  brg1/cntr_dutyB6_0_I_45/Y  brg1/cntr_dutyB6_0_I_64/A  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[22\]/CLK  pci_target/OPB_ADDR\[22\]/Q  add_dec/BRK2_RE_0_a2_3_a2_0/B  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/A  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT brg2/cntr_freq\[12\]/CLK  brg2/cntr_freq\[12\]/Q  brg2/clk_divider_RNIFPBI\[11\]/A  brg2/clk_divider_RNIFPBI\[11\]/Y  brg2/clk_divider_RNI4PN41\[14\]/C  brg2/clk_divider_RNI4PN41\[14\]/Y  brg2/cntr_freq_RNIOOIF1\[9\]/C  brg2/cntr_freq_RNIOOIF1\[9\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/B  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNIHD1C01\[17\]/C  brg5/sample_time_set_RNIHD1C01\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_7/C  can_control/OPB_DO_1_t_0_13_0_iv_7/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[29\]/CLK  brk2/cntr_dutyA\[29\]/Q  brk2/cntr_dutyA7_0_I_26/A  brk2/cntr_dutyA7_0_I_26/Y  brk2/cntr_dutyA7_0_I_28/C  brk2/cntr_dutyA7_0_I_28/Y  brk2/cntr_dutyA7_0_I_30/B  brk2/cntr_dutyA7_0_I_30/Y  brk2/cntr_dutyA7_0_I_65/A  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[29\]/CLK  brk1/cntr_dutyA\[29\]/Q  brk1/cntr_dutyA7_0_I_26/A  brk1/cntr_dutyA7_0_I_26/Y  brk1/cntr_dutyA7_0_I_28/C  brk1/cntr_dutyA7_0_I_28/Y  brk1/cntr_dutyA7_0_I_30/B  brk1/cntr_dutyA7_0_I_30/Y  brk1/cntr_dutyA7_0_I_65/A  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[29\]/CLK  brg1/cntr_dutyB\[29\]/Q  brg1/cntr_dutyB6_0_I_26/A  brg1/cntr_dutyB6_0_I_26/Y  brg1/cntr_dutyB6_0_I_28/C  brg1/cntr_dutyB6_0_I_28/Y  brg1/cntr_dutyB6_0_I_30/B  brg1/cntr_dutyB6_0_I_30/Y  brg1/cntr_dutyB6_0_I_65/A  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIN8M1\[0\]/A  pci_target/pci_cmd_RNIN8M1\[0\]/Y  pci_target/pci_cmd_RNILDJFE_2\[0\]/B  pci_target/pci_cmd_RNILDJFE_2\[0\]/Y  pci_target/sp_dr_RNI69MQE\[1\]/B  pci_target/sp_dr_RNI69MQE\[1\]/Y  pci_target/sp_dr_RNIO6RLC1\[1\]/C  pci_target/sp_dr_RNIO6RLC1\[1\]/Y  pci_target/sp_dr_RNIEKECD1\[1\]/B  pci_target/sp_dr_RNIEKECD1\[1\]/Y  pci_target/sp_dr_RNI8R88N1\[1\]/C  pci_target/sp_dr_RNI8R88N1\[1\]/Y  pci_target/sp_dr_RNIJ4BNH2\[1\]/A  pci_target/sp_dr_RNIJ4BNH2\[1\]/Y  pci_target/sp_dr_RNIK8GGR2\[1\]/C  pci_target/sp_dr_RNIK8GGR2\[1\]/Y  pci_target/sp_dr_RNIFK84K5\[1\]/B  pci_target/sp_dr_RNIFK84K5\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/C  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[29\]/CLK  brg5/cntr_dutyA\[29\]/Q  brg5/cntr_dutyA7_0_I_4/A  brg5/cntr_dutyA7_0_I_4/Y  brg5/cntr_dutyA7_0_I_14/B  brg5/cntr_dutyA7_0_I_14/Y  brg5/cntr_dutyA7_0_I_19/B  brg5/cntr_dutyA7_0_I_19/Y  brg5/cntr_dutyA7_0_I_20/A  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[29\]/CLK  brg2/cntr_dutyA\[29\]/Q  brg2/cntr_dutyA7_0_I_4/A  brg2/cntr_dutyA7_0_I_4/Y  brg2/cntr_dutyA7_0_I_14/B  brg2/cntr_dutyA7_0_I_14/Y  brg2/cntr_dutyA7_0_I_19/B  brg2/cntr_dutyA7_0_I_19/Y  brg2/cntr_dutyA7_0_I_20/A  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/m8/A  brk1/m8/Y  brk1/over_i_set_RNIGDE6A\[7\]/B  brk1/over_i_set_RNIGDE6A\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_20/B  can_control/OPB_DO_1_t_0_23_0_iv_20/Y  pci_target/G_1/A  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[25\]/CLK  brg5/cntr_dutyA\[25\]/Q  brg5/cntr_dutyA7_0_I_8/A  brg5/cntr_dutyA7_0_I_8/Y  brg5/cntr_dutyA7_0_I_15/A  brg5/cntr_dutyA7_0_I_15/Y  brg5/cntr_dutyA7_0_I_18/C  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[25\]/CLK  brg4/cntr_dutyA\[25\]/Q  brg4/cntr_dutyA7_0_I_8/A  brg4/cntr_dutyA7_0_I_8/Y  brg4/cntr_dutyA7_0_I_15/A  brg4/cntr_dutyA7_0_I_15/Y  brg4/cntr_dutyA7_0_I_18/C  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[25\]/CLK  brg3/cntr_dutyA\[25\]/Q  brg3/cntr_dutyA7_0_I_8/A  brg3/cntr_dutyA7_0_I_8/Y  brg3/cntr_dutyA7_0_I_15/A  brg3/cntr_dutyA7_0_I_15/Y  brg3/cntr_dutyA7_0_I_18/C  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[25\]/CLK  brg2/cntr_dutyA\[25\]/Q  brg2/cntr_dutyA7_0_I_8/A  brg2/cntr_dutyA7_0_I_8/Y  brg2/cntr_dutyA7_0_I_15/A  brg2/cntr_dutyA7_0_I_15/Y  brg2/cntr_dutyA7_0_I_18/C  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[24\]/CLK  brg5/cntr_dutyA\[24\]/Q  brg5/cntr_dutyA7_0_I_10/A  brg5/cntr_dutyA7_0_I_10/Y  brg5/cntr_dutyA7_0_I_16/C  brg5/cntr_dutyA7_0_I_16/Y  brg5/cntr_dutyA7_0_I_18/B  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[24\]/CLK  brg4/cntr_dutyA\[24\]/Q  brg4/cntr_dutyA7_0_I_10/A  brg4/cntr_dutyA7_0_I_10/Y  brg4/cntr_dutyA7_0_I_16/C  brg4/cntr_dutyA7_0_I_16/Y  brg4/cntr_dutyA7_0_I_18/B  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[24\]/CLK  brg3/cntr_dutyA\[24\]/Q  brg3/cntr_dutyA7_0_I_10/A  brg3/cntr_dutyA7_0_I_10/Y  brg3/cntr_dutyA7_0_I_16/C  brg3/cntr_dutyA7_0_I_16/Y  brg3/cntr_dutyA7_0_I_18/B  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[24\]/CLK  brg2/cntr_dutyA\[24\]/Q  brg2/cntr_dutyA7_0_I_10/A  brg2/cntr_dutyA7_0_I_10/Y  brg2/cntr_dutyA7_0_I_16/C  brg2/cntr_dutyA7_0_I_16/Y  brg2/cntr_dutyA7_0_I_18/B  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNIKF052\[20\]/A  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNIKF052\[20\]/A  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[1\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNIKF052\[20\]/A  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[0\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[8\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[7\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[6\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[5\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[3\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[2\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[1\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[0\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[13\]/CLK  pci_target/OPB_ADDR\[13\]/Q  add_dec/RS485_RE_0_a2_5_a2_2/C  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/A  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNIKF052\[20\]/A  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[2\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[10\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/state_RNILG052\[21\]/A  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[9\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[24\]/CLK  brg5/cntr_dutyA\[24\]/Q  brg5/cntr_dutyA7_0_I_44/A  brg5/cntr_dutyA7_0_I_44/Y  brg5/cntr_dutyA7_0_I_45/C  brg5/cntr_dutyA7_0_I_45/Y  brg5/cntr_dutyA7_0_I_64/A  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[24\]/CLK  brg4/cntr_dutyA\[24\]/Q  brg4/cntr_dutyA7_0_I_44/A  brg4/cntr_dutyA7_0_I_44/Y  brg4/cntr_dutyA7_0_I_45/C  brg4/cntr_dutyA7_0_I_45/Y  brg4/cntr_dutyA7_0_I_64/A  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[24\]/CLK  brg3/cntr_dutyA\[24\]/Q  brg3/cntr_dutyA7_0_I_44/A  brg3/cntr_dutyA7_0_I_44/Y  brg3/cntr_dutyA7_0_I_45/C  brg3/cntr_dutyA7_0_I_45/Y  brg3/cntr_dutyA7_0_I_64/A  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[24\]/CLK  brg2/cntr_dutyA\[24\]/Q  brg2/cntr_dutyA7_0_I_44/A  brg2/cntr_dutyA7_0_I_44/Y  brg2/cntr_dutyA7_0_I_45/C  brg2/cntr_dutyA7_0_I_45/Y  brg2/cntr_dutyA7_0_I_64/A  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[26\]/CLK  brk2/cntr_dutyA\[26\]/Q  brk2/cntr_dutyA7_0_I_7/A  brk2/cntr_dutyA7_0_I_7/Y  brk2/cntr_dutyA7_0_I_15/B  brk2/cntr_dutyA7_0_I_15/Y  brk2/cntr_dutyA7_0_I_18/C  brk2/cntr_dutyA7_0_I_18/Y  brk2/cntr_dutyA7_0_I_20/B  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[26\]/CLK  brk1/cntr_dutyA\[26\]/Q  brk1/cntr_dutyA7_0_I_7/A  brk1/cntr_dutyA7_0_I_7/Y  brk1/cntr_dutyA7_0_I_15/B  brk1/cntr_dutyA7_0_I_15/Y  brk1/cntr_dutyA7_0_I_18/C  brk1/cntr_dutyA7_0_I_18/Y  brk1/cntr_dutyA7_0_I_20/B  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[26\]/CLK  brg1/cntr_dutyC\[26\]/Q  brg1/cntr_dutyC6_0_I_7/A  brg1/cntr_dutyC6_0_I_7/Y  brg1/cntr_dutyC6_0_I_15/B  brg1/cntr_dutyC6_0_I_15/Y  brg1/cntr_dutyC6_0_I_18/C  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[26\]/CLK  brg1/cntr_dutyB\[26\]/Q  brg1/cntr_dutyB6_0_I_7/A  brg1/cntr_dutyB6_0_I_7/Y  brg1/cntr_dutyB6_0_I_15/B  brg1/cntr_dutyB6_0_I_15/Y  brg1/cntr_dutyB6_0_I_18/C  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i/B  brg4/G_426_i/Y  brg4/CycleCount_RNIIAC4O\[9\]/B  brg4/CycleCount_RNIIAC4O\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/B  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[18\]/CLK  brg5/cntr_dutyC\[18\]/Q  brg5/cntr_dutyC6_0_I_90/B  brg5/cntr_dutyC6_0_I_90/Y  brg5/cntr_dutyC6_0_I_91/B  brg5/cntr_dutyC6_0_I_91/Y  brg5/cntr_dutyC6_0_I_95/B  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[18\]/CLK  brg5/cntr_dutyB\[18\]/Q  brg5/cntr_dutyB6_0_I_90/B  brg5/cntr_dutyB6_0_I_90/Y  brg5/cntr_dutyB6_0_I_91/B  brg5/cntr_dutyB6_0_I_91/Y  brg5/cntr_dutyB6_0_I_95/B  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[18\]/CLK  brg4/cntr_dutyC\[18\]/Q  brg4/cntr_dutyC6_0_I_90/B  brg4/cntr_dutyC6_0_I_90/Y  brg4/cntr_dutyC6_0_I_91/B  brg4/cntr_dutyC6_0_I_91/Y  brg4/cntr_dutyC6_0_I_95/B  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[18\]/CLK  brg4/cntr_dutyB\[18\]/Q  brg4/cntr_dutyB6_0_I_90/B  brg4/cntr_dutyB6_0_I_90/Y  brg4/cntr_dutyB6_0_I_91/B  brg4/cntr_dutyB6_0_I_91/Y  brg4/cntr_dutyB6_0_I_95/B  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[18\]/CLK  brg3/cntr_dutyC\[18\]/Q  brg3/cntr_dutyC6_0_I_90/B  brg3/cntr_dutyC6_0_I_90/Y  brg3/cntr_dutyC6_0_I_91/B  brg3/cntr_dutyC6_0_I_91/Y  brg3/cntr_dutyC6_0_I_95/B  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[18\]/CLK  brg3/cntr_dutyB\[18\]/Q  brg3/cntr_dutyB6_0_I_90/B  brg3/cntr_dutyB6_0_I_90/Y  brg3/cntr_dutyB6_0_I_91/B  brg3/cntr_dutyB6_0_I_91/Y  brg3/cntr_dutyB6_0_I_95/B  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[18\]/CLK  brg2/cntr_dutyC\[18\]/Q  brg2/cntr_dutyC6_0_I_90/B  brg2/cntr_dutyC6_0_I_90/Y  brg2/cntr_dutyC6_0_I_91/B  brg2/cntr_dutyC6_0_I_91/Y  brg2/cntr_dutyC6_0_I_95/B  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[18\]/CLK  brg2/cntr_dutyB\[18\]/Q  brg2/cntr_dutyB6_0_I_90/B  brg2/cntr_dutyB6_0_I_90/Y  brg2/cntr_dutyB6_0_I_91/B  brg2/cntr_dutyB6_0_I_91/Y  brg2/cntr_dutyB6_0_I_95/B  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/sync_d_RNISEFIA\[24\]/C  rs485_mod/sync_d_RNISEFIA\[24\]/Y  rs485_mod/coll_sp2_in_d_RNI0CPJL\[24\]/B  rs485_mod/coll_sp2_in_d_RNI0CPJL\[24\]/Y  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/A  rs485_mod/amtx_in_d_RNIO3DI01\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/B  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/A  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[28\]/CLK  brk2/cntr_dutyA\[28\]/Q  brk2/cntr_dutyA7_0_I_24/A  brk2/cntr_dutyA7_0_I_24/Y  brk2/cntr_dutyA7_0_I_28/B  brk2/cntr_dutyA7_0_I_28/Y  brk2/cntr_dutyA7_0_I_30/B  brk2/cntr_dutyA7_0_I_30/Y  brk2/cntr_dutyA7_0_I_65/A  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[28\]/CLK  brk1/cntr_dutyA\[28\]/Q  brk1/cntr_dutyA7_0_I_24/A  brk1/cntr_dutyA7_0_I_24/Y  brk1/cntr_dutyA7_0_I_28/B  brk1/cntr_dutyA7_0_I_28/Y  brk1/cntr_dutyA7_0_I_30/B  brk1/cntr_dutyA7_0_I_30/Y  brk1/cntr_dutyA7_0_I_65/A  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[28\]/CLK  brg1/cntr_dutyC\[28\]/Q  brg1/cntr_dutyC6_0_I_24/A  brg1/cntr_dutyC6_0_I_24/Y  brg1/cntr_dutyC6_0_I_28/B  brg1/cntr_dutyC6_0_I_28/Y  brg1/cntr_dutyC6_0_I_30/B  brg1/cntr_dutyC6_0_I_30/Y  brg1/cntr_dutyC6_0_I_65/A  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[28\]/CLK  brg1/cntr_dutyB\[28\]/Q  brg1/cntr_dutyB6_0_I_24/A  brg1/cntr_dutyB6_0_I_24/Y  brg1/cntr_dutyB6_0_I_28/B  brg1/cntr_dutyB6_0_I_28/Y  brg1/cntr_dutyB6_0_I_30/B  brg1/cntr_dutyB6_0_I_30/Y  brg1/cntr_dutyB6_0_I_65/A  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/sample_time_set_RNI255HO\[13\]/B  brg5/sample_time_set_RNI255HO\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/A  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[5\]/CLK  pci_target/OPB_ADDR\[5\]/Q  add_dec/P_SW_RE_0_a2_0_a2_0/A  add_dec/P_SW_RE_0_a2_0_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/B  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/B  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/state017/A  can_control/state017/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNO\[26\]/A  hotlink/glitch_count_RNO\[26\]/Y  hotlink/glitch_count\[26\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[4\]/CLK  brg1/cntr_dutyB\[4\]/Q  brg1/cntr_dutyB6_0_I_134/A  brg1/cntr_dutyB6_0_I_134/Y  brg1/cntr_dutyB6_0_I_137/C  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[4\]/CLK  brg1/cntr_dutyC\[4\]/Q  brg1/cntr_dutyC6_0_I_134/A  brg1/cntr_dutyC6_0_I_134/Y  brg1/cntr_dutyC6_0_I_137/C  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[4\]/CLK  brk2/cntr_dutyA\[4\]/Q  brk2/cntr_dutyA7_0_I_134/A  brk2/cntr_dutyA7_0_I_134/Y  brk2/cntr_dutyA7_0_I_137/C  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[4\]/CLK  brk1/cntr_dutyA\[4\]/Q  brk1/cntr_dutyA7_0_I_134/A  brk1/cntr_dutyA7_0_I_134/Y  brk1/cntr_dutyA7_0_I_137/C  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[11\]/CLK  brg5/cntr_dutyA\[11\]/Q  brg5/cntr_dutyA7_0_I_74/A  brg5/cntr_dutyA7_0_I_74/Y  brg5/cntr_dutyA7_0_I_77/B  brg5/cntr_dutyA7_0_I_77/Y  brg5/cntr_dutyA7_0_I_78/C  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[11\]/CLK  brg4/cntr_dutyA\[11\]/Q  brg4/cntr_dutyA7_0_I_74/A  brg4/cntr_dutyA7_0_I_74/Y  brg4/cntr_dutyA7_0_I_77/B  brg4/cntr_dutyA7_0_I_77/Y  brg4/cntr_dutyA7_0_I_78/C  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[11\]/CLK  brg3/cntr_dutyA\[11\]/Q  brg3/cntr_dutyA7_0_I_74/A  brg3/cntr_dutyA7_0_I_74/Y  brg3/cntr_dutyA7_0_I_77/B  brg3/cntr_dutyA7_0_I_77/Y  brg3/cntr_dutyA7_0_I_78/C  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[11\]/CLK  brg2/cntr_dutyA\[11\]/Q  brg2/cntr_dutyA7_0_I_74/A  brg2/cntr_dutyA7_0_I_74/Y  brg2/cntr_dutyA7_0_I_77/B  brg2/cntr_dutyA7_0_I_77/Y  brg2/cntr_dutyA7_0_I_78/C  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[15\]/CLK  brg5/cntr_dutyA\[15\]/Q  brg5/cntr_dutyA7_0_I_70/A  brg5/cntr_dutyA7_0_I_70/Y  brg5/cntr_dutyA7_0_I_76/C  brg5/cntr_dutyA7_0_I_76/Y  brg5/cntr_dutyA7_0_I_78/B  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[15\]/CLK  brg4/cntr_dutyA\[15\]/Q  brg4/cntr_dutyA7_0_I_70/A  brg4/cntr_dutyA7_0_I_70/Y  brg4/cntr_dutyA7_0_I_76/C  brg4/cntr_dutyA7_0_I_76/Y  brg4/cntr_dutyA7_0_I_78/B  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[15\]/CLK  brg3/cntr_dutyA\[15\]/Q  brg3/cntr_dutyA7_0_I_70/A  brg3/cntr_dutyA7_0_I_70/Y  brg3/cntr_dutyA7_0_I_76/C  brg3/cntr_dutyA7_0_I_76/Y  brg3/cntr_dutyA7_0_I_78/B  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[15\]/CLK  brg2/cntr_dutyA\[15\]/Q  brg2/cntr_dutyA7_0_I_70/A  brg2/cntr_dutyA7_0_I_70/Y  brg2/cntr_dutyA7_0_I_76/C  brg2/cntr_dutyA7_0_I_76/Y  brg2/cntr_dutyA7_0_I_78/B  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT hotlink/glitch_count\[5\]/CLK  hotlink/glitch_count\[5\]/Q  hotlink/glitch_count_RNIJ2CB2\[6\]/A  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO_0\[30\]/B  hotlink/glitch_count_RNO_0\[30\]/Y  hotlink/glitch_count_RNO\[30\]/A  hotlink/glitch_count_RNO\[30\]/Y  hotlink/glitch_count\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  osc_count/counter/count_RNI7A0S9\[12\]/B  osc_count/counter/count_RNI7A0S9\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_2/B  can_control/OPB_DO_1_t_0_18_0_iv_2/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/A  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_8/C  can_control/OPB_DO_1_t_0_18_0_iv_8/Y  can_control/OPB_DO_1_t_0_18_0_iv_11/C  can_control/OPB_DO_1_t_0_18_0_iv_11/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/A  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4_0/A  hotlink/in_ram_re_RNI27KTT4_0/Y  can_control/OPB_DO_1_t_0_23_0_iv_29_s/B  can_control/OPB_DO_1_t_0_23_0_iv_29_s/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/B  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[23\]/CLK  brg5/cntr_dutyA\[23\]/Q  brg5/cntr_dutyA7_0_I_1/A  brg5/cntr_dutyA7_0_I_1/Y  brg5/cntr_dutyA7_0_I_16/B  brg5/cntr_dutyA7_0_I_16/Y  brg5/cntr_dutyA7_0_I_18/B  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[23\]/CLK  brg4/cntr_dutyA\[23\]/Q  brg4/cntr_dutyA7_0_I_1/A  brg4/cntr_dutyA7_0_I_1/Y  brg4/cntr_dutyA7_0_I_16/B  brg4/cntr_dutyA7_0_I_16/Y  brg4/cntr_dutyA7_0_I_18/B  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[23\]/CLK  brg3/cntr_dutyA\[23\]/Q  brg3/cntr_dutyA7_0_I_1/A  brg3/cntr_dutyA7_0_I_1/Y  brg3/cntr_dutyA7_0_I_16/B  brg3/cntr_dutyA7_0_I_16/Y  brg3/cntr_dutyA7_0_I_18/B  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[23\]/CLK  brg2/cntr_dutyA\[23\]/Q  brg2/cntr_dutyA7_0_I_1/A  brg2/cntr_dutyA7_0_I_1/Y  brg2/cntr_dutyA7_0_I_16/B  brg2/cntr_dutyA7_0_I_16/Y  brg2/cntr_dutyA7_0_I_18/B  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNIDEHGA\[22\]/B  rs485_mod/amtx_in_d_RNIDEHGA\[22\]/Y  rs485_mod/amtx_in_d_RNIGRCI01\[22\]/B  rs485_mod/amtx_in_d_RNIGRCI01\[22\]/Y  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/B  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/A  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/amtx_in_d_RNIEFHGA\[23\]/B  rs485_mod/amtx_in_d_RNIEFHGA\[23\]/Y  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/B  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/Y  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/B  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/A  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[26\]/CLK  brg5/cntr_dutyA\[26\]/Q  brg5/cntr_dutyA7_0_I_42/A  brg5/cntr_dutyA7_0_I_42/Y  brg5/cntr_dutyA7_0_I_45/A  brg5/cntr_dutyA7_0_I_45/Y  brg5/cntr_dutyA7_0_I_64/A  brg5/cntr_dutyA7_0_I_64/Y  brg5/cntr_dutyA7_0_I_65/B  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[26\]/CLK  brg4/cntr_dutyA\[26\]/Q  brg4/cntr_dutyA7_0_I_42/A  brg4/cntr_dutyA7_0_I_42/Y  brg4/cntr_dutyA7_0_I_45/A  brg4/cntr_dutyA7_0_I_45/Y  brg4/cntr_dutyA7_0_I_64/A  brg4/cntr_dutyA7_0_I_64/Y  brg4/cntr_dutyA7_0_I_65/B  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[26\]/CLK  brg3/cntr_dutyA\[26\]/Q  brg3/cntr_dutyA7_0_I_42/A  brg3/cntr_dutyA7_0_I_42/Y  brg3/cntr_dutyA7_0_I_45/A  brg3/cntr_dutyA7_0_I_45/Y  brg3/cntr_dutyA7_0_I_64/A  brg3/cntr_dutyA7_0_I_64/Y  brg3/cntr_dutyA7_0_I_65/B  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[26\]/CLK  brg2/cntr_dutyA\[26\]/Q  brg2/cntr_dutyA7_0_I_42/A  brg2/cntr_dutyA7_0_I_42/Y  brg2/cntr_dutyA7_0_I_45/A  brg2/cntr_dutyA7_0_I_45/Y  brg2/cntr_dutyA7_0_I_64/A  brg2/cntr_dutyA7_0_I_64/Y  brg2/cntr_dutyA7_0_I_65/B  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIGQ35C1\[1\]/B  brg4/sample_time_set_RNIGQ35C1\[1\]/Y  brg4/CycleCount_RNIFE7D12\[1\]/B  brg4/CycleCount_RNIFE7D12\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/C  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNII2FU9\[31\]/B  brk1/CycleCount_RNII2FU9\[31\]/Y  brk1/CycleCount_RNI8KD7L\[31\]/A  brk1/CycleCount_RNI8KD7L\[31\]/Y  brk1/CycleCount_RNI64TSV\[31\]/A  brk1/CycleCount_RNI64TSV\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/A  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIO6DU9\[19\]/B  brk1/CycleCount_RNIO6DU9\[19\]/Y  brk1/CycleCount_RNIKS97L\[19\]/A  brk1/CycleCount_RNIKS97L\[19\]/Y  brk1/CycleCount_RNIICPSV\[19\]/A  brk1/CycleCount_RNIICPSV\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_9/A  can_control/OPB_DO_1_t_0_11_0_iv_9/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/A  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNIM4L8A\[22\]/B  rs485_mod/tctx_in_d_RNIM4L8A\[22\]/Y  rs485_mod/tctx_in_d_RNIPPJ001\[22\]/B  rs485_mod/tctx_in_d_RNIPPJ001\[22\]/Y  rs485_mod/eatx_in_d_RNIE571B2\[22\]/B  rs485_mod/eatx_in_d_RNIE571B2\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/B  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNIN5L8A\[23\]/B  rs485_mod/tctx_in_d_RNIN5L8A\[23\]/Y  rs485_mod/tctx_in_d_RNITTJ001\[23\]/B  rs485_mod/tctx_in_d_RNITTJ001\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/B  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2/C  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/tctx_in_d_RNIL3L8A\[21\]/B  rs485_mod/tctx_in_d_RNIL3L8A\[21\]/Y  rs485_mod/tctx_in_d_RNILLJ001\[21\]/B  rs485_mod/tctx_in_d_RNILLJ001\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/B  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/B  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[28\]/CLK  brg5/cntr_dutyC\[28\]/Q  brg5/cntr_dutyC6_0_I_35/B  brg5/cntr_dutyC6_0_I_35/Y  brg5/cntr_dutyC6_0_I_40/A  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[28\]/CLK  brg5/cntr_dutyB\[28\]/Q  brg5/cntr_dutyB6_0_I_35/B  brg5/cntr_dutyB6_0_I_35/Y  brg5/cntr_dutyB6_0_I_40/A  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[28\]/CLK  brg4/cntr_dutyC\[28\]/Q  brg4/cntr_dutyC6_0_I_35/B  brg4/cntr_dutyC6_0_I_35/Y  brg4/cntr_dutyC6_0_I_40/A  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[28\]/CLK  brg4/cntr_dutyB\[28\]/Q  brg4/cntr_dutyB6_0_I_35/B  brg4/cntr_dutyB6_0_I_35/Y  brg4/cntr_dutyB6_0_I_40/A  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[28\]/CLK  brg3/cntr_dutyC\[28\]/Q  brg3/cntr_dutyC6_0_I_35/B  brg3/cntr_dutyC6_0_I_35/Y  brg3/cntr_dutyC6_0_I_40/A  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[28\]/CLK  brg3/cntr_dutyB\[28\]/Q  brg3/cntr_dutyB6_0_I_35/B  brg3/cntr_dutyB6_0_I_35/Y  brg3/cntr_dutyB6_0_I_40/A  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[28\]/CLK  brg2/cntr_dutyC\[28\]/Q  brg2/cntr_dutyC6_0_I_35/B  brg2/cntr_dutyC6_0_I_35/Y  brg2/cntr_dutyC6_0_I_40/A  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[28\]/CLK  brg2/cntr_dutyB\[28\]/Q  brg2/cntr_dutyB6_0_I_35/B  brg2/cntr_dutyB6_0_I_35/Y  brg2/cntr_dutyB6_0_I_40/A  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[1\]/CLK  brg2/cntr_freq\[1\]/Q  brg2/clk_divider_RNIB0D5\[0\]/A  brg2/clk_divider_RNIB0D5\[0\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/A  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[12\]/CLK  brk2/cntr_dutyA\[12\]/Q  brk2/cntr_dutyA7_0_I_73/A  brk2/cntr_dutyA7_0_I_73/Y  brk2/cntr_dutyA7_0_I_77/C  brk2/cntr_dutyA7_0_I_77/Y  brk2/cntr_dutyA7_0_I_78/C  brk2/cntr_dutyA7_0_I_78/Y  brk2/cntr_dutyA7_0_I_139/A  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[12\]/CLK  brk1/cntr_dutyA\[12\]/Q  brk1/cntr_dutyA7_0_I_73/A  brk1/cntr_dutyA7_0_I_73/Y  brk1/cntr_dutyA7_0_I_77/C  brk1/cntr_dutyA7_0_I_77/Y  brk1/cntr_dutyA7_0_I_78/C  brk1/cntr_dutyA7_0_I_78/Y  brk1/cntr_dutyA7_0_I_139/A  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[12\]/CLK  brg1/cntr_dutyC\[12\]/Q  brg1/cntr_dutyC6_0_I_73/A  brg1/cntr_dutyC6_0_I_73/Y  brg1/cntr_dutyC6_0_I_77/C  brg1/cntr_dutyC6_0_I_77/Y  brg1/cntr_dutyC6_0_I_78/C  brg1/cntr_dutyC6_0_I_78/Y  brg1/cntr_dutyC6_0_I_139/A  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[12\]/CLK  brg1/cntr_dutyB\[12\]/Q  brg1/cntr_dutyB6_0_I_73/A  brg1/cntr_dutyB6_0_I_73/Y  brg1/cntr_dutyB6_0_I_77/C  brg1/cntr_dutyB6_0_I_77/Y  brg1/cntr_dutyB6_0_I_78/C  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[29\]/CLK  brg1/cntr_dutyC\[29\]/Q  brg1/cntr_dutyC6_0_I_4/A  brg1/cntr_dutyC6_0_I_4/Y  brg1/cntr_dutyC6_0_I_14/B  brg1/cntr_dutyC6_0_I_14/Y  brg1/cntr_dutyC6_0_I_19/B  brg1/cntr_dutyC6_0_I_19/Y  brg1/cntr_dutyC6_0_I_20/A  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[17\]/CLK  brg5/cntr_dutyA\[17\]/Q  brg5/cntr_dutyA7_0_I_68/A  brg5/cntr_dutyA7_0_I_68/Y  brg5/cntr_dutyA7_0_I_75/B  brg5/cntr_dutyA7_0_I_75/Y  brg5/cntr_dutyA7_0_I_78/A  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[17\]/CLK  brg4/cntr_dutyA\[17\]/Q  brg4/cntr_dutyA7_0_I_68/A  brg4/cntr_dutyA7_0_I_68/Y  brg4/cntr_dutyA7_0_I_75/B  brg4/cntr_dutyA7_0_I_75/Y  brg4/cntr_dutyA7_0_I_78/A  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[17\]/CLK  brg3/cntr_dutyA\[17\]/Q  brg3/cntr_dutyA7_0_I_68/A  brg3/cntr_dutyA7_0_I_68/Y  brg3/cntr_dutyA7_0_I_75/B  brg3/cntr_dutyA7_0_I_75/Y  brg3/cntr_dutyA7_0_I_78/A  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[17\]/CLK  brg2/cntr_dutyA\[17\]/Q  brg2/cntr_dutyA7_0_I_68/A  brg2/cntr_dutyA7_0_I_68/Y  brg2/cntr_dutyA7_0_I_75/B  brg2/cntr_dutyA7_0_I_75/Y  brg2/cntr_dutyA7_0_I_78/A  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/OPB_WE_0_a2_0/B  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/C  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/Y  pci_target/OPB_ADDR_RNIU4TDE_0\[3\]/B  pci_target/OPB_ADDR_RNIU4TDE_0\[3\]/Y  pci_target/pci_cmd_RNILDJFE_1\[0\]/A  pci_target/pci_cmd_RNILDJFE_1\[0\]/Y  pci_target/gpio_ddr_RNI25GKT\[3\]/B  pci_target/gpio_ddr_RNI25GKT\[3\]/Y  pci_target/sp_dr_RNI0UP5D1\[3\]/C  pci_target/sp_dr_RNI0UP5D1\[3\]/Y  pci_target/sp_dr_RNI8GA522\[3\]/A  pci_target/sp_dr_RNI8GA522\[3\]/Y  pci_target/sp_dr_RNI0G0M23\[3\]/A  pci_target/sp_dr_RNI0G0M23\[3\]/Y  pci_target/sp_dr_RNI5U09F5\[3\]/C  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[14\]/CLK  brg5/cntr_dutyA\[14\]/Q  brg5/cntr_dutyA7_0_I_67/A  brg5/cntr_dutyA7_0_I_67/Y  brg5/cntr_dutyA7_0_I_76/B  brg5/cntr_dutyA7_0_I_76/Y  brg5/cntr_dutyA7_0_I_78/B  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[14\]/CLK  brg4/cntr_dutyA\[14\]/Q  brg4/cntr_dutyA7_0_I_67/A  brg4/cntr_dutyA7_0_I_67/Y  brg4/cntr_dutyA7_0_I_76/B  brg4/cntr_dutyA7_0_I_76/Y  brg4/cntr_dutyA7_0_I_78/B  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[14\]/CLK  brg3/cntr_dutyA\[14\]/Q  brg3/cntr_dutyA7_0_I_67/A  brg3/cntr_dutyA7_0_I_67/Y  brg3/cntr_dutyA7_0_I_76/B  brg3/cntr_dutyA7_0_I_76/Y  brg3/cntr_dutyA7_0_I_78/B  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[14\]/CLK  brg2/cntr_dutyA\[14\]/Q  brg2/cntr_dutyA7_0_I_67/A  brg2/cntr_dutyA7_0_I_67/Y  brg2/cntr_dutyA7_0_I_76/B  brg2/cntr_dutyA7_0_I_76/Y  brg2/cntr_dutyA7_0_I_78/B  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[26\]/CLK  brk2/cntr_dutyA\[26\]/Q  brk2/cntr_dutyA7_0_I_42/A  brk2/cntr_dutyA7_0_I_42/Y  brk2/cntr_dutyA7_0_I_45/A  brk2/cntr_dutyA7_0_I_45/Y  brk2/cntr_dutyA7_0_I_64/A  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[26\]/CLK  brk1/cntr_dutyA\[26\]/Q  brk1/cntr_dutyA7_0_I_42/A  brk1/cntr_dutyA7_0_I_42/Y  brk1/cntr_dutyA7_0_I_45/A  brk1/cntr_dutyA7_0_I_45/Y  brk1/cntr_dutyA7_0_I_64/A  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[26\]/CLK  brg1/cntr_dutyC\[26\]/Q  brg1/cntr_dutyC6_0_I_42/A  brg1/cntr_dutyC6_0_I_42/Y  brg1/cntr_dutyC6_0_I_45/A  brg1/cntr_dutyC6_0_I_45/Y  brg1/cntr_dutyC6_0_I_64/A  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[26\]/CLK  brg1/cntr_dutyB\[26\]/Q  brg1/cntr_dutyB6_0_I_42/A  brg1/cntr_dutyB6_0_I_42/Y  brg1/cntr_dutyB6_0_I_45/A  brg1/cntr_dutyB6_0_I_45/Y  brg1/cntr_dutyB6_0_I_64/A  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNIARAAA\[7\]/B  brk2/CycleCount_RNIARAAA\[7\]/Y  pci_target/G_1_4/C  pci_target/G_1_4/Y  pci_target/G_1_6/C  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/control_RNI34TD\[0\]/B  ad2_mod/control_RNI34TD\[0\]/Y  ad2_mod/state_RNO\[20\]/B  ad2_mod/state_RNO\[20\]/Y  ad2_mod/state\[20\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/over_i_set_RNIKBF0B\[1\]/C  brg2/over_i_set_RNIKBF0B\[1\]/Y  brg2/clk_divider_RNI85R211\[1\]/C  brg2/clk_divider_RNI85R211\[1\]/Y  brg2/CycleCount_RNI636CN1\[1\]/B  brg2/CycleCount_RNI636CN1\[1\]/Y  brg2/CycleCount_RNI5MOI12\[1\]/A  brg2/CycleCount_RNI5MOI12\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/B  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[24\]/CLK  brk2/cntr_dutyA\[24\]/Q  brk2/cntr_dutyA7_0_I_44/A  brk2/cntr_dutyA7_0_I_44/Y  brk2/cntr_dutyA7_0_I_45/C  brk2/cntr_dutyA7_0_I_45/Y  brk2/cntr_dutyA7_0_I_64/A  brk2/cntr_dutyA7_0_I_64/Y  brk2/cntr_dutyA7_0_I_65/B  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[24\]/CLK  brk1/cntr_dutyA\[24\]/Q  brk1/cntr_dutyA7_0_I_44/A  brk1/cntr_dutyA7_0_I_44/Y  brk1/cntr_dutyA7_0_I_45/C  brk1/cntr_dutyA7_0_I_45/Y  brk1/cntr_dutyA7_0_I_64/A  brk1/cntr_dutyA7_0_I_64/Y  brk1/cntr_dutyA7_0_I_65/B  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[24\]/CLK  brg1/cntr_dutyC\[24\]/Q  brg1/cntr_dutyC6_0_I_44/A  brg1/cntr_dutyC6_0_I_44/Y  brg1/cntr_dutyC6_0_I_45/C  brg1/cntr_dutyC6_0_I_45/Y  brg1/cntr_dutyC6_0_I_64/A  brg1/cntr_dutyC6_0_I_64/Y  brg1/cntr_dutyC6_0_I_65/B  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[24\]/CLK  brg1/cntr_dutyB\[24\]/Q  brg1/cntr_dutyB6_0_I_44/A  brg1/cntr_dutyB6_0_I_44/Y  brg1/cntr_dutyB6_0_I_45/C  brg1/cntr_dutyB6_0_I_45/Y  brg1/cntr_dutyB6_0_I_64/A  brg1/cntr_dutyB6_0_I_64/Y  brg1/cntr_dutyB6_0_I_65/B  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_freq\[8\]/CLK  brg4/cntr_freq\[8\]/Q  brg4/cntr_freq_RNIRQFL4\[8\]/B  brg4/cntr_freq_RNIRQFL4\[8\]/Y  brg4/cntr_freq_RNIIGPU9\[9\]/C  brg4/cntr_freq_RNIIGPU9\[9\]/Y  brg4/cntr_freq_RNILLFUA\[1\]/C  brg4/cntr_freq_RNILLFUA\[1\]/Y  brg4/cntr_freq_RNIH81GI\[3\]/C  brg4/cntr_freq_RNIH81GI\[3\]/Y  brg4/cntr_freq_RNI7BVT22\[3\]/C  brg4/cntr_freq_RNI7BVT22\[3\]/Y  brg4/StrobeA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[3\]/CLK  brg1/cntr_dutyB\[3\]/Q  brg1/cntr_dutyB6_0_I_135/A  brg1/cntr_dutyB6_0_I_135/Y  brg1/cntr_dutyB6_0_I_137/B  brg1/cntr_dutyB6_0_I_137/Y  brg1/cntr_dutyB6_0_I_138/B  brg1/cntr_dutyB6_0_I_138/Y  brg1/cntr_dutyB6_0_I_139/B  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[3\]/CLK  brg1/cntr_dutyC\[3\]/Q  brg1/cntr_dutyC6_0_I_135/A  brg1/cntr_dutyC6_0_I_135/Y  brg1/cntr_dutyC6_0_I_137/B  brg1/cntr_dutyC6_0_I_137/Y  brg1/cntr_dutyC6_0_I_138/B  brg1/cntr_dutyC6_0_I_138/Y  brg1/cntr_dutyC6_0_I_139/B  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[3\]/CLK  brk2/cntr_dutyA\[3\]/Q  brk2/cntr_dutyA7_0_I_135/A  brk2/cntr_dutyA7_0_I_135/Y  brk2/cntr_dutyA7_0_I_137/B  brk2/cntr_dutyA7_0_I_137/Y  brk2/cntr_dutyA7_0_I_138/B  brk2/cntr_dutyA7_0_I_138/Y  brk2/cntr_dutyA7_0_I_139/B  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[3\]/CLK  brk1/cntr_dutyA\[3\]/Q  brk1/cntr_dutyA7_0_I_135/A  brk1/cntr_dutyA7_0_I_135/Y  brk1/cntr_dutyA7_0_I_137/B  brk1/cntr_dutyA7_0_I_137/Y  brk1/cntr_dutyA7_0_I_138/B  brk1/cntr_dutyA7_0_I_138/Y  brk1/cntr_dutyA7_0_I_139/B  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_freq\[2\]/CLK  brg5/cntr_freq\[2\]/Q  brg5/cntr_freq_RNI4B9B\[2\]/B  brg5/cntr_freq_RNI4B9B\[2\]/Y  brg5/cntr_freq_RNI3KCI\[0\]/C  brg5/cntr_freq_RNI3KCI\[0\]/Y  brg5/cntr_freq_RNIBB091\[0\]/C  brg5/cntr_freq_RNIBB091\[0\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/C  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeA_RNO/B  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[3\]/CLK  brg4/cntr_freq\[3\]/Q  brg4/cntr_freq_RNISVSB\[0\]/B  brg4/cntr_freq_RNISVSB\[0\]/Y  brg4/cntr_freq_RNISIM11\[0\]/C  brg4/cntr_freq_RNISIM11\[0\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/C  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[2\]/CLK  brg1/cntr_freq\[2\]/Q  brg1/cntr_freq_RNIH2AA1\[0\]/B  brg1/cntr_freq_RNIH2AA1\[0\]/Y  brg1/clk_divider_RNI7FKV2\[0\]/C  brg1/clk_divider_RNI7FKV2\[0\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/C  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[2\]/CLK  brg3/cntr_freq\[2\]/Q  brg3/cntr_freq_RNINKMG\[0\]/B  brg3/cntr_freq_RNINKMG\[0\]/Y  brg3/cntr_freq_RNILH0H1\[0\]/C  brg3/cntr_freq_RNILH0H1\[0\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/C  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNIB93C01\[23\]/C  brg5/sample_time_set_RNIB93C01\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_7/C  can_control/OPB_DO_1_t_0_7_0_iv_7/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/C  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[5\]/CLK  brg2/cntr_freq\[5\]/Q  brg2/cntr_freq_RNIJ8D5\[5\]/A  brg2/cntr_freq_RNIJ8D5\[5\]/Y  brg2/cntr_freq_RNI4FQA\[4\]/C  brg2/cntr_freq_RNI4FQA\[4\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/B  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/clk_divider_RNIASNQN\[6\]/B  brg5/clk_divider_RNIASNQN\[6\]/Y  can_control/state1_RNIKR421B/B  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_freq\[1\]/CLK  brg4/cntr_freq\[1\]/Q  brg4/cntr_freq_RNILDPK\[1\]/B  brg4/cntr_freq_RNILDPK\[1\]/Y  brg4/cntr_freq_RNILLFUA\[1\]/B  brg4/cntr_freq_RNILLFUA\[1\]/Y  brg4/cntr_freq_RNIH81GI\[3\]/C  brg4/cntr_freq_RNIH81GI\[3\]/Y  brg4/cntr_freq_RNI7BVT22\[3\]/C  brg4/cntr_freq_RNI7BVT22\[3\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIN8M1\[0\]/A  pci_target/pci_cmd_RNIN8M1\[0\]/Y  pci_target/pci_cmd_RNILDJFE\[0\]/B  pci_target/pci_cmd_RNILDJFE\[0\]/Y  pci_target/gpio_ddr_RNIOPMUE\[3\]/B  pci_target/gpio_ddr_RNIOPMUE\[3\]/Y  pci_target/gpio_ddr_RNI25GKT\[3\]/C  pci_target/gpio_ddr_RNI25GKT\[3\]/Y  pci_target/sp_dr_RNI0UP5D1\[3\]/C  pci_target/sp_dr_RNI0UP5D1\[3\]/Y  pci_target/sp_dr_RNI8GA522\[3\]/A  pci_target/sp_dr_RNI8GA522\[3\]/Y  pci_target/sp_dr_RNI0G0M23\[3\]/A  pci_target/sp_dr_RNI0G0M23\[3\]/Y  pci_target/sp_dr_RNI5U09F5\[3\]/C  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[17\]/CLK  brk2/cntr_dutyA\[17\]/Q  brk2/cntr_dutyA7_0_I_68/A  brk2/cntr_dutyA7_0_I_68/Y  brk2/cntr_dutyA7_0_I_75/B  brk2/cntr_dutyA7_0_I_75/Y  brk2/cntr_dutyA7_0_I_78/A  brk2/cntr_dutyA7_0_I_78/Y  brk2/cntr_dutyA7_0_I_139/A  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[17\]/CLK  brk1/cntr_dutyA\[17\]/Q  brk1/cntr_dutyA7_0_I_68/A  brk1/cntr_dutyA7_0_I_68/Y  brk1/cntr_dutyA7_0_I_75/B  brk1/cntr_dutyA7_0_I_75/Y  brk1/cntr_dutyA7_0_I_78/A  brk1/cntr_dutyA7_0_I_78/Y  brk1/cntr_dutyA7_0_I_139/A  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[17\]/CLK  brg1/cntr_dutyC\[17\]/Q  brg1/cntr_dutyC6_0_I_68/A  brg1/cntr_dutyC6_0_I_68/Y  brg1/cntr_dutyC6_0_I_75/B  brg1/cntr_dutyC6_0_I_75/Y  brg1/cntr_dutyC6_0_I_78/A  brg1/cntr_dutyC6_0_I_78/Y  brg1/cntr_dutyC6_0_I_139/A  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[17\]/CLK  brg1/cntr_dutyB\[17\]/Q  brg1/cntr_dutyB6_0_I_68/A  brg1/cntr_dutyB6_0_I_68/Y  brg1/cntr_dutyB6_0_I_75/B  brg1/cntr_dutyB6_0_I_75/Y  brg1/cntr_dutyB6_0_I_78/A  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[11\]/CLK  brk2/cntr_dutyA\[11\]/Q  brk2/cntr_dutyA7_0_I_74/A  brk2/cntr_dutyA7_0_I_74/Y  brk2/cntr_dutyA7_0_I_77/B  brk2/cntr_dutyA7_0_I_77/Y  brk2/cntr_dutyA7_0_I_78/C  brk2/cntr_dutyA7_0_I_78/Y  brk2/cntr_dutyA7_0_I_139/A  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[11\]/CLK  brk1/cntr_dutyA\[11\]/Q  brk1/cntr_dutyA7_0_I_74/A  brk1/cntr_dutyA7_0_I_74/Y  brk1/cntr_dutyA7_0_I_77/B  brk1/cntr_dutyA7_0_I_77/Y  brk1/cntr_dutyA7_0_I_78/C  brk1/cntr_dutyA7_0_I_78/Y  brk1/cntr_dutyA7_0_I_139/A  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[11\]/CLK  brg1/cntr_dutyC\[11\]/Q  brg1/cntr_dutyC6_0_I_74/A  brg1/cntr_dutyC6_0_I_74/Y  brg1/cntr_dutyC6_0_I_77/B  brg1/cntr_dutyC6_0_I_77/Y  brg1/cntr_dutyC6_0_I_78/C  brg1/cntr_dutyC6_0_I_78/Y  brg1/cntr_dutyC6_0_I_139/A  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[11\]/CLK  brg1/cntr_dutyB\[11\]/Q  brg1/cntr_dutyB6_0_I_74/A  brg1/cntr_dutyB6_0_I_74/Y  brg1/cntr_dutyB6_0_I_77/B  brg1/cntr_dutyB6_0_I_77/Y  brg1/cntr_dutyB6_0_I_78/C  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[15\]/CLK  brk2/cntr_dutyA\[15\]/Q  brk2/cntr_dutyA7_0_I_70/A  brk2/cntr_dutyA7_0_I_70/Y  brk2/cntr_dutyA7_0_I_76/C  brk2/cntr_dutyA7_0_I_76/Y  brk2/cntr_dutyA7_0_I_78/B  brk2/cntr_dutyA7_0_I_78/Y  brk2/cntr_dutyA7_0_I_139/A  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[15\]/CLK  brk1/cntr_dutyA\[15\]/Q  brk1/cntr_dutyA7_0_I_70/A  brk1/cntr_dutyA7_0_I_70/Y  brk1/cntr_dutyA7_0_I_76/C  brk1/cntr_dutyA7_0_I_76/Y  brk1/cntr_dutyA7_0_I_78/B  brk1/cntr_dutyA7_0_I_78/Y  brk1/cntr_dutyA7_0_I_139/A  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[15\]/CLK  brg1/cntr_dutyC\[15\]/Q  brg1/cntr_dutyC6_0_I_70/A  brg1/cntr_dutyC6_0_I_70/Y  brg1/cntr_dutyC6_0_I_76/C  brg1/cntr_dutyC6_0_I_76/Y  brg1/cntr_dutyC6_0_I_78/B  brg1/cntr_dutyC6_0_I_78/Y  brg1/cntr_dutyC6_0_I_139/A  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[15\]/CLK  brg1/cntr_dutyB\[15\]/Q  brg1/cntr_dutyB6_0_I_70/A  brg1/cntr_dutyB6_0_I_70/Y  brg1/cntr_dutyB6_0_I_76/C  brg1/cntr_dutyB6_0_I_76/Y  brg1/cntr_dutyB6_0_I_78/B  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/data_length_RNIONN3B\[1\]/B  ad2_mod/data_length_RNIONN3B\[1\]/Y  ad2_mod/control_0_RNI5MJQL\[1\]/C  ad2_mod/control_0_RNI5MJQL\[1\]/Y  ad2_mod/control_0_RNIBAHLM1\[1\]/A  ad2_mod/control_0_RNIBAHLM1\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/A  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[25\]/CLK  brk2/cntr_dutyA\[25\]/Q  brk2/cntr_dutyA7_0_I_8/A  brk2/cntr_dutyA7_0_I_8/Y  brk2/cntr_dutyA7_0_I_15/A  brk2/cntr_dutyA7_0_I_15/Y  brk2/cntr_dutyA7_0_I_18/C  brk2/cntr_dutyA7_0_I_18/Y  brk2/cntr_dutyA7_0_I_20/B  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[25\]/CLK  brk1/cntr_dutyA\[25\]/Q  brk1/cntr_dutyA7_0_I_8/A  brk1/cntr_dutyA7_0_I_8/Y  brk1/cntr_dutyA7_0_I_15/A  brk1/cntr_dutyA7_0_I_15/Y  brk1/cntr_dutyA7_0_I_18/C  brk1/cntr_dutyA7_0_I_18/Y  brk1/cntr_dutyA7_0_I_20/B  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[25\]/CLK  brg1/cntr_dutyC\[25\]/Q  brg1/cntr_dutyC6_0_I_8/A  brg1/cntr_dutyC6_0_I_8/Y  brg1/cntr_dutyC6_0_I_15/A  brg1/cntr_dutyC6_0_I_15/Y  brg1/cntr_dutyC6_0_I_18/C  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[25\]/CLK  brg1/cntr_dutyB\[25\]/Q  brg1/cntr_dutyB6_0_I_8/A  brg1/cntr_dutyB6_0_I_8/Y  brg1/cntr_dutyB6_0_I_15/A  brg1/cntr_dutyB6_0_I_15/Y  brg1/cntr_dutyB6_0_I_18/C  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[12\]/CLK  pci_target/OPB_ADDR\[12\]/Q  add_dec/BRK1_RE_0_a2_3_a2_0/B  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/data_length_RNITSN3B\[6\]/B  ad2_mod/data_length_RNITSN3B\[6\]/Y  ad2_mod/data_length_RNIN0QJO1\[6\]/B  ad2_mod/data_length_RNIN0QJO1\[6\]/Y  can_control/state1_RNILJMGF5/C  can_control/state1_RNILJMGF5/Y  can_control/state1_RNICR4A08/A  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[27\]/CLK  brk2/cntr_dutyA\[27\]/Q  brk2/cntr_dutyA7_0_I_5/A  brk2/cntr_dutyA7_0_I_5/Y  brk2/cntr_dutyA7_0_I_15/C  brk2/cntr_dutyA7_0_I_15/Y  brk2/cntr_dutyA7_0_I_18/C  brk2/cntr_dutyA7_0_I_18/Y  brk2/cntr_dutyA7_0_I_20/B  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[27\]/CLK  brk1/cntr_dutyA\[27\]/Q  brk1/cntr_dutyA7_0_I_5/A  brk1/cntr_dutyA7_0_I_5/Y  brk1/cntr_dutyA7_0_I_15/C  brk1/cntr_dutyA7_0_I_15/Y  brk1/cntr_dutyA7_0_I_18/C  brk1/cntr_dutyA7_0_I_18/Y  brk1/cntr_dutyA7_0_I_20/B  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[27\]/CLK  brg1/cntr_dutyC\[27\]/Q  brg1/cntr_dutyC6_0_I_5/A  brg1/cntr_dutyC6_0_I_5/Y  brg1/cntr_dutyC6_0_I_15/C  brg1/cntr_dutyC6_0_I_15/Y  brg1/cntr_dutyC6_0_I_18/C  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[27\]/CLK  brg1/cntr_dutyB\[27\]/Q  brg1/cntr_dutyB6_0_I_5/A  brg1/cntr_dutyB6_0_I_5/Y  brg1/cntr_dutyB6_0_I_15/C  brg1/cntr_dutyB6_0_I_15/Y  brg1/cntr_dutyB6_0_I_18/C  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_79/A  brg5/cntr_dutyA7_0_I_79/Y  brg5/cntr_dutyA7_0_I_84/A  brg5/cntr_dutyA7_0_I_84/Y  brg5/cntr_dutyA7_0_I_107/A  brg5/cntr_dutyA7_0_I_107/Y  brg5/cntr_dutyA7_0_I_139/C  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_79/A  brg4/cntr_dutyA7_0_I_79/Y  brg4/cntr_dutyA7_0_I_84/A  brg4/cntr_dutyA7_0_I_84/Y  brg4/cntr_dutyA7_0_I_107/A  brg4/cntr_dutyA7_0_I_107/Y  brg4/cntr_dutyA7_0_I_139/C  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_79/A  brg3/cntr_dutyA7_0_I_79/Y  brg3/cntr_dutyA7_0_I_84/A  brg3/cntr_dutyA7_0_I_84/Y  brg3/cntr_dutyA7_0_I_107/A  brg3/cntr_dutyA7_0_I_107/Y  brg3/cntr_dutyA7_0_I_139/C  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_79/A  brg2/cntr_dutyA7_0_I_79/Y  brg2/cntr_dutyA7_0_I_84/A  brg2/cntr_dutyA7_0_I_84/Y  brg2/cntr_dutyA7_0_I_107/A  brg2/cntr_dutyA7_0_I_107/Y  brg2/cntr_dutyA7_0_I_139/C  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_i_o2\[15\]/B  brg1/OPB_DO_2_0_iv_i_o2\[15\]/Y  pci_target/G_1_1/B  pci_target/G_1_1/Y  pci_target/G_1_2/C  pci_target/G_1_2/Y  pci_target/G_1_4/B  pci_target/G_1_4/Y  pci_target/G_1_6/C  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[0\]/CLK  brg5/cntr_freq\[0\]/Q  brg5/clk_divider_RNIGJK5\[0\]/B  brg5/clk_divider_RNIGJK5\[0\]/Y  brg5/cntr_freq_RNI8CFF\[1\]/C  brg5/cntr_freq_RNI8CFF\[1\]/Y  brg5/cntr_freq_RNIA0115\[1\]/C  brg5/cntr_freq_RNIA0115\[1\]/Y  brg5/cntr_freq_RNIU08S8\[3\]/C  brg5/cntr_freq_RNIU08S8\[3\]/Y  brg5/cntr_freq_RNISKCS91\[3\]/C  brg5/cntr_freq_RNISKCS91\[3\]/Y  brg5/StrobeA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_freq\[1\]/CLK  brg5/cntr_freq\[1\]/Q  brg5/cntr_freq_RNI8CFF\[1\]/B  brg5/cntr_freq_RNI8CFF\[1\]/Y  brg5/cntr_freq_RNIA0115\[1\]/C  brg5/cntr_freq_RNIA0115\[1\]/Y  brg5/cntr_freq_RNIU08S8\[3\]/C  brg5/cntr_freq_RNIU08S8\[3\]/Y  brg5/cntr_freq_RNISKCS91\[3\]/C  brg5/cntr_freq_RNISKCS91\[3\]/Y  brg5/StrobeC_RNO/B  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[12\]/CLK  brg5/cntr_dutyA\[12\]/Q  brg5/cntr_dutyA7_0_I_73/A  brg5/cntr_dutyA7_0_I_73/Y  brg5/cntr_dutyA7_0_I_77/C  brg5/cntr_dutyA7_0_I_77/Y  brg5/cntr_dutyA7_0_I_78/C  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[12\]/CLK  brg4/cntr_dutyA\[12\]/Q  brg4/cntr_dutyA7_0_I_73/A  brg4/cntr_dutyA7_0_I_73/Y  brg4/cntr_dutyA7_0_I_77/C  brg4/cntr_dutyA7_0_I_77/Y  brg4/cntr_dutyA7_0_I_78/C  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[12\]/CLK  brg3/cntr_dutyA\[12\]/Q  brg3/cntr_dutyA7_0_I_73/A  brg3/cntr_dutyA7_0_I_73/Y  brg3/cntr_dutyA7_0_I_77/C  brg3/cntr_dutyA7_0_I_77/Y  brg3/cntr_dutyA7_0_I_78/C  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[12\]/CLK  brg2/cntr_dutyA\[12\]/Q  brg2/cntr_dutyA7_0_I_73/A  brg2/cntr_dutyA7_0_I_73/Y  brg2/cntr_dutyA7_0_I_77/C  brg2/cntr_dutyA7_0_I_77/Y  brg2/cntr_dutyA7_0_I_78/C  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[28\]/CLK  brg5/cntr_dutyA\[28\]/Q  brg5/cntr_dutyA7_0_I_13/A  brg5/cntr_dutyA7_0_I_13/Y  brg5/cntr_dutyA7_0_I_14/A  brg5/cntr_dutyA7_0_I_14/Y  brg5/cntr_dutyA7_0_I_19/B  brg5/cntr_dutyA7_0_I_19/Y  brg5/cntr_dutyA7_0_I_20/A  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[28\]/CLK  brg4/cntr_dutyA\[28\]/Q  brg4/cntr_dutyA7_0_I_13/A  brg4/cntr_dutyA7_0_I_13/Y  brg4/cntr_dutyA7_0_I_14/A  brg4/cntr_dutyA7_0_I_14/Y  brg4/cntr_dutyA7_0_I_19/B  brg4/cntr_dutyA7_0_I_19/Y  brg4/cntr_dutyA7_0_I_20/A  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[28\]/CLK  brg3/cntr_dutyA\[28\]/Q  brg3/cntr_dutyA7_0_I_13/A  brg3/cntr_dutyA7_0_I_13/Y  brg3/cntr_dutyA7_0_I_14/A  brg3/cntr_dutyA7_0_I_14/Y  brg3/cntr_dutyA7_0_I_19/B  brg3/cntr_dutyA7_0_I_19/Y  brg3/cntr_dutyA7_0_I_20/A  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[28\]/CLK  brg2/cntr_dutyA\[28\]/Q  brg2/cntr_dutyA7_0_I_13/A  brg2/cntr_dutyA7_0_I_13/Y  brg2/cntr_dutyA7_0_I_14/A  brg2/cntr_dutyA7_0_I_14/Y  brg2/cntr_dutyA7_0_I_19/B  brg2/cntr_dutyA7_0_I_19/Y  brg2/cntr_dutyA7_0_I_20/A  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[30\]/CLK  brk2/cntr_dutyA\[30\]/Q  brk2/cntr_dutyA7_0_I_3/A  brk2/cntr_dutyA7_0_I_3/Y  brk2/cntr_dutyA7_0_I_14/C  brk2/cntr_dutyA7_0_I_14/Y  brk2/cntr_dutyA7_0_I_19/B  brk2/cntr_dutyA7_0_I_19/Y  brk2/cntr_dutyA7_0_I_20/A  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[30\]/CLK  brk1/cntr_dutyA\[30\]/Q  brk1/cntr_dutyA7_0_I_3/A  brk1/cntr_dutyA7_0_I_3/Y  brk1/cntr_dutyA7_0_I_14/C  brk1/cntr_dutyA7_0_I_14/Y  brk1/cntr_dutyA7_0_I_19/B  brk1/cntr_dutyA7_0_I_19/Y  brk1/cntr_dutyA7_0_I_20/A  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[30\]/CLK  brg1/cntr_dutyC\[30\]/Q  brg1/cntr_dutyC6_0_I_3/A  brg1/cntr_dutyC6_0_I_3/Y  brg1/cntr_dutyC6_0_I_14/C  brg1/cntr_dutyC6_0_I_14/Y  brg1/cntr_dutyC6_0_I_19/B  brg1/cntr_dutyC6_0_I_19/Y  brg1/cntr_dutyC6_0_I_20/A  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[30\]/CLK  brg1/cntr_dutyB\[30\]/Q  brg1/cntr_dutyB6_0_I_3/A  brg1/cntr_dutyB6_0_I_3/Y  brg1/cntr_dutyB6_0_I_14/C  brg1/cntr_dutyB6_0_I_14/Y  brg1/cntr_dutyB6_0_I_19/B  brg1/cntr_dutyB6_0_I_19/Y  brg1/cntr_dutyB6_0_I_20/A  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[17\]/CLK  brg5/cntr_dutyC\[17\]/Q  brg5/cntr_dutyC6_0_I_80/A  brg5/cntr_dutyC6_0_I_80/Y  brg5/cntr_dutyC6_0_I_83/C  brg5/cntr_dutyC6_0_I_83/Y  brg5/cntr_dutyC6_0_I_84/B  brg5/cntr_dutyC6_0_I_84/Y  brg5/cntr_dutyC6_0_I_107/A  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[17\]/CLK  brg5/cntr_dutyB\[17\]/Q  brg5/cntr_dutyB6_0_I_80/A  brg5/cntr_dutyB6_0_I_80/Y  brg5/cntr_dutyB6_0_I_83/C  brg5/cntr_dutyB6_0_I_83/Y  brg5/cntr_dutyB6_0_I_84/B  brg5/cntr_dutyB6_0_I_84/Y  brg5/cntr_dutyB6_0_I_107/A  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[17\]/CLK  brg4/cntr_dutyC\[17\]/Q  brg4/cntr_dutyC6_0_I_80/A  brg4/cntr_dutyC6_0_I_80/Y  brg4/cntr_dutyC6_0_I_83/C  brg4/cntr_dutyC6_0_I_83/Y  brg4/cntr_dutyC6_0_I_84/B  brg4/cntr_dutyC6_0_I_84/Y  brg4/cntr_dutyC6_0_I_107/A  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[17\]/CLK  brg4/cntr_dutyB\[17\]/Q  brg4/cntr_dutyB6_0_I_80/A  brg4/cntr_dutyB6_0_I_80/Y  brg4/cntr_dutyB6_0_I_83/C  brg4/cntr_dutyB6_0_I_83/Y  brg4/cntr_dutyB6_0_I_84/B  brg4/cntr_dutyB6_0_I_84/Y  brg4/cntr_dutyB6_0_I_107/A  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[17\]/CLK  brg3/cntr_dutyC\[17\]/Q  brg3/cntr_dutyC6_0_I_80/A  brg3/cntr_dutyC6_0_I_80/Y  brg3/cntr_dutyC6_0_I_83/C  brg3/cntr_dutyC6_0_I_83/Y  brg3/cntr_dutyC6_0_I_84/B  brg3/cntr_dutyC6_0_I_84/Y  brg3/cntr_dutyC6_0_I_107/A  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[17\]/CLK  brg3/cntr_dutyB\[17\]/Q  brg3/cntr_dutyB6_0_I_80/A  brg3/cntr_dutyB6_0_I_80/Y  brg3/cntr_dutyB6_0_I_83/C  brg3/cntr_dutyB6_0_I_83/Y  brg3/cntr_dutyB6_0_I_84/B  brg3/cntr_dutyB6_0_I_84/Y  brg3/cntr_dutyB6_0_I_107/A  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[17\]/CLK  brg2/cntr_dutyC\[17\]/Q  brg2/cntr_dutyC6_0_I_80/A  brg2/cntr_dutyC6_0_I_80/Y  brg2/cntr_dutyC6_0_I_83/C  brg2/cntr_dutyC6_0_I_83/Y  brg2/cntr_dutyC6_0_I_84/B  brg2/cntr_dutyC6_0_I_84/Y  brg2/cntr_dutyC6_0_I_107/A  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[17\]/CLK  brg2/cntr_dutyB\[17\]/Q  brg2/cntr_dutyB6_0_I_80/A  brg2/cntr_dutyB6_0_I_80/Y  brg2/cntr_dutyB6_0_I_83/C  brg2/cntr_dutyB6_0_I_83/Y  brg2/cntr_dutyB6_0_I_84/B  brg2/cntr_dutyB6_0_I_84/Y  brg2/cntr_dutyB6_0_I_107/A  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[30\]/CLK  brk2/cntr_dutyA\[30\]/Q  brk2/cntr_dutyA7_0_I_25/A  brk2/cntr_dutyA7_0_I_25/Y  brk2/cntr_dutyA7_0_I_29/B  brk2/cntr_dutyA7_0_I_29/Y  brk2/cntr_dutyA7_0_I_30/A  brk2/cntr_dutyA7_0_I_30/Y  brk2/cntr_dutyA7_0_I_65/A  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[30\]/CLK  brk1/cntr_dutyA\[30\]/Q  brk1/cntr_dutyA7_0_I_25/A  brk1/cntr_dutyA7_0_I_25/Y  brk1/cntr_dutyA7_0_I_29/B  brk1/cntr_dutyA7_0_I_29/Y  brk1/cntr_dutyA7_0_I_30/A  brk1/cntr_dutyA7_0_I_30/Y  brk1/cntr_dutyA7_0_I_65/A  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[30\]/CLK  brg1/cntr_dutyC\[30\]/Q  brg1/cntr_dutyC6_0_I_25/A  brg1/cntr_dutyC6_0_I_25/Y  brg1/cntr_dutyC6_0_I_29/B  brg1/cntr_dutyC6_0_I_29/Y  brg1/cntr_dutyC6_0_I_30/A  brg1/cntr_dutyC6_0_I_30/Y  brg1/cntr_dutyC6_0_I_65/A  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[30\]/CLK  brg1/cntr_dutyB\[30\]/Q  brg1/cntr_dutyB6_0_I_25/A  brg1/cntr_dutyB6_0_I_25/Y  brg1/cntr_dutyB6_0_I_29/B  brg1/cntr_dutyB6_0_I_29/Y  brg1/cntr_dutyB6_0_I_30/A  brg1/cntr_dutyB6_0_I_30/Y  brg1/cntr_dutyB6_0_I_65/A  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/OPB_WE_0_a2_0/B  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/C  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/Y  pci_target/pci_cmd_RNILDJFE\[0\]/A  pci_target/pci_cmd_RNILDJFE\[0\]/Y  pci_target/gpio_ddr_RNIOPMUE\[3\]/B  pci_target/gpio_ddr_RNIOPMUE\[3\]/Y  pci_target/gpio_ddr_RNI25GKT\[3\]/C  pci_target/gpio_ddr_RNI25GKT\[3\]/Y  pci_target/sp_dr_RNI0UP5D1\[3\]/C  pci_target/sp_dr_RNI0UP5D1\[3\]/Y  pci_target/sp_dr_RNI8GA522\[3\]/A  pci_target/sp_dr_RNI8GA522\[3\]/Y  pci_target/sp_dr_RNI0G0M23\[3\]/A  pci_target/sp_dr_RNI0G0M23\[3\]/Y  pci_target/sp_dr_RNI5U09F5\[3\]/C  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[3\]/CLK  brg5/cntr_dutyA\[3\]/Q  brg5/cntr_dutyA7_0_I_135/A  brg5/cntr_dutyA7_0_I_135/Y  brg5/cntr_dutyA7_0_I_137/B  brg5/cntr_dutyA7_0_I_137/Y  brg5/cntr_dutyA7_0_I_138/B  brg5/cntr_dutyA7_0_I_138/Y  brg5/cntr_dutyA7_0_I_139/B  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[3\]/CLK  brg2/cntr_dutyA\[3\]/Q  brg2/cntr_dutyA7_0_I_135/A  brg2/cntr_dutyA7_0_I_135/Y  brg2/cntr_dutyA7_0_I_137/B  brg2/cntr_dutyA7_0_I_137/Y  brg2/cntr_dutyA7_0_I_138/B  brg2/cntr_dutyA7_0_I_138/Y  brg2/cntr_dutyA7_0_I_139/B  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[3\]/CLK  brg4/cntr_dutyA\[3\]/Q  brg4/cntr_dutyA7_0_I_135/A  brg4/cntr_dutyA7_0_I_135/Y  brg4/cntr_dutyA7_0_I_137/B  brg4/cntr_dutyA7_0_I_137/Y  brg4/cntr_dutyA7_0_I_138/B  brg4/cntr_dutyA7_0_I_138/Y  brg4/cntr_dutyA7_0_I_139/B  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[3\]/CLK  brg3/cntr_dutyA\[3\]/Q  brg3/cntr_dutyA7_0_I_135/A  brg3/cntr_dutyA7_0_I_135/Y  brg3/cntr_dutyA7_0_I_137/B  brg3/cntr_dutyA7_0_I_137/Y  brg3/cntr_dutyA7_0_I_138/B  brg3/cntr_dutyA7_0_I_138/Y  brg3/cntr_dutyA7_0_I_139/B  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[14\]/CLK  brk2/cntr_dutyA\[14\]/Q  brk2/cntr_dutyA7_0_I_67/A  brk2/cntr_dutyA7_0_I_67/Y  brk2/cntr_dutyA7_0_I_76/B  brk2/cntr_dutyA7_0_I_76/Y  brk2/cntr_dutyA7_0_I_78/B  brk2/cntr_dutyA7_0_I_78/Y  brk2/cntr_dutyA7_0_I_139/A  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[14\]/CLK  brk1/cntr_dutyA\[14\]/Q  brk1/cntr_dutyA7_0_I_67/A  brk1/cntr_dutyA7_0_I_67/Y  brk1/cntr_dutyA7_0_I_76/B  brk1/cntr_dutyA7_0_I_76/Y  brk1/cntr_dutyA7_0_I_78/B  brk1/cntr_dutyA7_0_I_78/Y  brk1/cntr_dutyA7_0_I_139/A  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[14\]/CLK  brg1/cntr_dutyC\[14\]/Q  brg1/cntr_dutyC6_0_I_67/A  brg1/cntr_dutyC6_0_I_67/Y  brg1/cntr_dutyC6_0_I_76/B  brg1/cntr_dutyC6_0_I_76/Y  brg1/cntr_dutyC6_0_I_78/B  brg1/cntr_dutyC6_0_I_78/Y  brg1/cntr_dutyC6_0_I_139/A  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[14\]/CLK  brg1/cntr_dutyB\[14\]/Q  brg1/cntr_dutyB6_0_I_67/A  brg1/cntr_dutyB6_0_I_67/Y  brg1/cntr_dutyB6_0_I_76/B  brg1/cntr_dutyB6_0_I_76/Y  brg1/cntr_dutyB6_0_I_78/B  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[24\]/CLK  brk2/cntr_dutyA\[24\]/Q  brk2/cntr_dutyA7_0_I_10/A  brk2/cntr_dutyA7_0_I_10/Y  brk2/cntr_dutyA7_0_I_16/C  brk2/cntr_dutyA7_0_I_16/Y  brk2/cntr_dutyA7_0_I_18/B  brk2/cntr_dutyA7_0_I_18/Y  brk2/cntr_dutyA7_0_I_20/B  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[24\]/CLK  brk1/cntr_dutyA\[24\]/Q  brk1/cntr_dutyA7_0_I_10/A  brk1/cntr_dutyA7_0_I_10/Y  brk1/cntr_dutyA7_0_I_16/C  brk1/cntr_dutyA7_0_I_16/Y  brk1/cntr_dutyA7_0_I_18/B  brk1/cntr_dutyA7_0_I_18/Y  brk1/cntr_dutyA7_0_I_20/B  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[24\]/CLK  brg1/cntr_dutyC\[24\]/Q  brg1/cntr_dutyC6_0_I_10/A  brg1/cntr_dutyC6_0_I_10/Y  brg1/cntr_dutyC6_0_I_16/C  brg1/cntr_dutyC6_0_I_16/Y  brg1/cntr_dutyC6_0_I_18/B  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[24\]/CLK  brg1/cntr_dutyB\[24\]/Q  brg1/cntr_dutyB6_0_I_10/A  brg1/cntr_dutyB6_0_I_10/Y  brg1/cntr_dutyB6_0_I_16/C  brg1/cntr_dutyB6_0_I_16/Y  brg1/cntr_dutyB6_0_I_18/B  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  Clocks/dev_sp1_m\[11\]/B  Clocks/dev_sp1_m\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_0/C  can_control/OPB_DO_1_t_0_19_0_iv_0/Y  can_control/OPB_DO_1_t_0_19_0_iv_2/B  can_control/OPB_DO_1_t_0_19_0_iv_2/Y  can_control/OPB_DO_1_t_0_19_0_iv_4/C  can_control/OPB_DO_1_t_0_19_0_iv_4/Y  can_control/OPB_DO_1_t_0_19_0_iv_5/C  can_control/OPB_DO_1_t_0_19_0_iv_5/Y  can_control/OPB_DO_1_t_0_19_0_iv_6/A  can_control/OPB_DO_1_t_0_19_0_iv_6/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/A  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[27\]/CLK  brg5/cntr_dutyA\[27\]/Q  brg5/cntr_dutyA7_0_I_23/A  brg5/cntr_dutyA7_0_I_23/Y  brg5/cntr_dutyA7_0_I_28/A  brg5/cntr_dutyA7_0_I_28/Y  brg5/cntr_dutyA7_0_I_30/B  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[27\]/CLK  brg4/cntr_dutyA\[27\]/Q  brg4/cntr_dutyA7_0_I_23/A  brg4/cntr_dutyA7_0_I_23/Y  brg4/cntr_dutyA7_0_I_28/A  brg4/cntr_dutyA7_0_I_28/Y  brg4/cntr_dutyA7_0_I_30/B  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[27\]/CLK  brg3/cntr_dutyA\[27\]/Q  brg3/cntr_dutyA7_0_I_23/A  brg3/cntr_dutyA7_0_I_23/Y  brg3/cntr_dutyA7_0_I_28/A  brg3/cntr_dutyA7_0_I_28/Y  brg3/cntr_dutyA7_0_I_30/B  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[27\]/CLK  brg2/cntr_dutyA\[27\]/Q  brg2/cntr_dutyA7_0_I_23/A  brg2/cntr_dutyA7_0_I_23/Y  brg2/cntr_dutyA7_0_I_28/A  brg2/cntr_dutyA7_0_I_28/Y  brg2/cntr_dutyA7_0_I_30/B  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[18\]/CLK  brg5/cntr_dutyA\[18\]/Q  brg5/cntr_dutyA7_0_I_66/A  brg5/cntr_dutyA7_0_I_66/Y  brg5/cntr_dutyA7_0_I_75/C  brg5/cntr_dutyA7_0_I_75/Y  brg5/cntr_dutyA7_0_I_78/A  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[18\]/CLK  brg4/cntr_dutyA\[18\]/Q  brg4/cntr_dutyA7_0_I_66/A  brg4/cntr_dutyA7_0_I_66/Y  brg4/cntr_dutyA7_0_I_75/C  brg4/cntr_dutyA7_0_I_75/Y  brg4/cntr_dutyA7_0_I_78/A  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[18\]/CLK  brg3/cntr_dutyA\[18\]/Q  brg3/cntr_dutyA7_0_I_66/A  brg3/cntr_dutyA7_0_I_66/Y  brg3/cntr_dutyA7_0_I_75/C  brg3/cntr_dutyA7_0_I_75/Y  brg3/cntr_dutyA7_0_I_78/A  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[18\]/CLK  brg2/cntr_dutyA\[18\]/Q  brg2/cntr_dutyA7_0_I_66/A  brg2/cntr_dutyA7_0_I_66/Y  brg2/cntr_dutyA7_0_I_75/C  brg2/cntr_dutyA7_0_I_75/Y  brg2/cntr_dutyA7_0_I_78/A  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[6\]/CLK  brg1/cntr_dutyA\[6\]/Q  brg1/cntr_dutyA_RNIEUII2\[6\]/B  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNI5MAA6\[25\]/A  brg1/cntr_dutyA_RNI5MAA6\[25\]/Y  brg1/cntr_dutyA_RNIS2KF6\[26\]/A  brg1/cntr_dutyA_RNIS2KF6\[26\]/Y  brg1/cntr_dutyA_RNIKGTK6\[27\]/A  brg1/cntr_dutyA_RNIKGTK6\[27\]/Y  brg1/cntr_dutyA_RNIDV6Q6\[28\]/A  brg1/cntr_dutyA_RNIDV6Q6\[28\]/Y  brg1/cntr_dutyA_RNI7FGV6\[29\]/A  brg1/cntr_dutyA_RNI7FGV6\[29\]/Y  brg1/cntr_dutyA_RNO\[31\]/A  brg1/cntr_dutyA_RNO\[31\]/Y  brg1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[6\]/CLK  brk2/cntr_dutyA\[6\]/Q  brk2/cntr_dutyA_RNIH5SQ\[6\]/B  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNIT33BA\[29\]/A  brk2/cntr_dutyA_RNIT33BA\[29\]/Y  brk2/cntr_dutyA_RNO\[31\]/A  brk2/cntr_dutyA_RNO\[31\]/Y  brk2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[6\]/CLK  brk1/cntr_dutyA\[6\]/Q  brk1/cntr_dutyA_RNIA3S21\[6\]/B  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNIVAJ84\[29\]/A  brk1/cntr_dutyA_RNIVAJ84\[29\]/Y  brk1/cntr_dutyA_RNO\[31\]/A  brk1/cntr_dutyA_RNO\[31\]/Y  brk1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/control_RNI0SSV\[0\]/B  ad1_mod/control_RNI0SSV\[0\]/Y  ad1_mod/state_RNO\[12\]/B  ad1_mod/state_RNO\[12\]/Y  ad1_mod/state\[12\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNI5S1V/A  ad2_mod/aq_en_RNI5S1V/Y  ad2_mod/aq_en_RNID4NQ1/B  ad2_mod/aq_en_RNID4NQ1/Y  ad2_mod/un1_AD_BUSY_2_RNIVI6S2/B  ad2_mod/un1_AD_BUSY_2_RNIVI6S2/Y  ad2_mod/state_RNI3CSK3\[0\]/A  ad2_mod/state_RNI3CSK3\[0\]/Y  ad2_mod/control_RNIHL5Q3\[1\]/A  ad2_mod/control_RNIHL5Q3\[1\]/Y  ad2_mod/time_out_count\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/over_i_set_RNIA7EMA\[10\]/B  brk2/over_i_set_RNIA7EMA\[10\]/Y  brk2/CycleCount_RNIUH0BL\[10\]/C  brk2/CycleCount_RNIUH0BL\[10\]/Y  brk2/sample_time_set_RNI42RI01\[10\]/A  brk2/sample_time_set_RNI42RI01\[10\]/Y  brk2/clk_divider_RNIR1S502\[10\]/B  brk2/clk_divider_RNIR1S502\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/C  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[29\]/CLK  brk2/cntr_dutyA\[29\]/Q  brk2/cntr_dutyA7_0_I_4/A  brk2/cntr_dutyA7_0_I_4/Y  brk2/cntr_dutyA7_0_I_14/B  brk2/cntr_dutyA7_0_I_14/Y  brk2/cntr_dutyA7_0_I_19/B  brk2/cntr_dutyA7_0_I_19/Y  brk2/cntr_dutyA7_0_I_20/A  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[29\]/CLK  brk1/cntr_dutyA\[29\]/Q  brk1/cntr_dutyA7_0_I_4/A  brk1/cntr_dutyA7_0_I_4/Y  brk1/cntr_dutyA7_0_I_14/B  brk1/cntr_dutyA7_0_I_14/Y  brk1/cntr_dutyA7_0_I_19/B  brk1/cntr_dutyA7_0_I_19/Y  brk1/cntr_dutyA7_0_I_20/A  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[29\]/CLK  brg1/cntr_dutyB\[29\]/Q  brg1/cntr_dutyB6_0_I_4/A  brg1/cntr_dutyB6_0_I_4/Y  brg1/cntr_dutyB6_0_I_14/B  brg1/cntr_dutyB6_0_I_14/Y  brg1/cntr_dutyB6_0_I_19/B  brg1/cntr_dutyB6_0_I_19/Y  brg1/cntr_dutyB6_0_I_20/A  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[14\]/CLK  brg2/cntr_freq\[14\]/Q  brg2/clk_divider_RNIJTBI\[13\]/A  brg2/clk_divider_RNIJTBI\[13\]/Y  brg2/clk_divider_RNI0LN41_0\[10\]/C  brg2/clk_divider_RNI0LN41_0\[10\]/Y  brg2/clk_divider_RNILMPV1\[9\]/C  brg2/clk_divider_RNILMPV1\[9\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/A  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNILPF4B\[31\]/B  brg4/sample_time_set_RNILPF4B\[31\]/Y  brg4/CycleCount_RNI76T701\[31\]/B  brg4/CycleCount_RNI76T701\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/B  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIRTD4B\[19\]/B  brg4/sample_time_set_RNIRTD4B\[19\]/Y  brg4/CycleCount_RNIJEP701\[19\]/B  brg4/CycleCount_RNIJEP701\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_9/B  can_control/OPB_DO_1_t_0_11_0_iv_9/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/A  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNI2TB9A\[6\]/B  Clocks/Clk10HzDiv_RNI2TB9A\[6\]/Y  Clocks/Clk10HzDiv_RNI4FLFU\[6\]/A  Clocks/Clk10HzDiv_RNI4FLFU\[6\]/Y  Clocks/Clk10HzDiv_RNIA4H172\[6\]/A  Clocks/Clk10HzDiv_RNIA4H172\[6\]/Y  Clocks/Clk10HzDiv_RNIUE9IH2\[6\]/A  Clocks/Clk10HzDiv_RNIUE9IH2\[6\]/Y  can_control/state1_RNIDDTT7F/B  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[8\]/CLK  brg2/cntr_freq\[8\]/Q  brg2/cntr_freq_RNIVK0L2\[8\]/B  brg2/cntr_freq_RNIVK0L2\[8\]/Y  brg2/cntr_freq_RNIM8LK5\[9\]/C  brg2/cntr_freq_RNIM8LK5\[9\]/Y  brg2/cntr_freq_RNIFVO46\[1\]/C  brg2/cntr_freq_RNIFVO46\[1\]/Y  brg2/cntr_freq_RNI3LNPA\[3\]/C  brg2/cntr_freq_RNI3LNPA\[3\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/B  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/C  rs485_mod/eatx_in_d_RNILRGOT4\[5\]/Y  can_control/state1_RNIK8ANPT/A  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[16\]/CLK  brg5/cntr_dutyC\[16\]/Q  brg5/cntr_dutyC6_0_I_81/A  brg5/cntr_dutyC6_0_I_81/Y  brg5/cntr_dutyC6_0_I_83/B  brg5/cntr_dutyC6_0_I_83/Y  brg5/cntr_dutyC6_0_I_84/B  brg5/cntr_dutyC6_0_I_84/Y  brg5/cntr_dutyC6_0_I_107/A  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[16\]/CLK  brg5/cntr_dutyB\[16\]/Q  brg5/cntr_dutyB6_0_I_81/A  brg5/cntr_dutyB6_0_I_81/Y  brg5/cntr_dutyB6_0_I_83/B  brg5/cntr_dutyB6_0_I_83/Y  brg5/cntr_dutyB6_0_I_84/B  brg5/cntr_dutyB6_0_I_84/Y  brg5/cntr_dutyB6_0_I_107/A  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[16\]/CLK  brg4/cntr_dutyC\[16\]/Q  brg4/cntr_dutyC6_0_I_81/A  brg4/cntr_dutyC6_0_I_81/Y  brg4/cntr_dutyC6_0_I_83/B  brg4/cntr_dutyC6_0_I_83/Y  brg4/cntr_dutyC6_0_I_84/B  brg4/cntr_dutyC6_0_I_84/Y  brg4/cntr_dutyC6_0_I_107/A  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[16\]/CLK  brg4/cntr_dutyB\[16\]/Q  brg4/cntr_dutyB6_0_I_81/A  brg4/cntr_dutyB6_0_I_81/Y  brg4/cntr_dutyB6_0_I_83/B  brg4/cntr_dutyB6_0_I_83/Y  brg4/cntr_dutyB6_0_I_84/B  brg4/cntr_dutyB6_0_I_84/Y  brg4/cntr_dutyB6_0_I_107/A  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[16\]/CLK  brg3/cntr_dutyC\[16\]/Q  brg3/cntr_dutyC6_0_I_81/A  brg3/cntr_dutyC6_0_I_81/Y  brg3/cntr_dutyC6_0_I_83/B  brg3/cntr_dutyC6_0_I_83/Y  brg3/cntr_dutyC6_0_I_84/B  brg3/cntr_dutyC6_0_I_84/Y  brg3/cntr_dutyC6_0_I_107/A  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[16\]/CLK  brg3/cntr_dutyB\[16\]/Q  brg3/cntr_dutyB6_0_I_81/A  brg3/cntr_dutyB6_0_I_81/Y  brg3/cntr_dutyB6_0_I_83/B  brg3/cntr_dutyB6_0_I_83/Y  brg3/cntr_dutyB6_0_I_84/B  brg3/cntr_dutyB6_0_I_84/Y  brg3/cntr_dutyB6_0_I_107/A  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[16\]/CLK  brg2/cntr_dutyC\[16\]/Q  brg2/cntr_dutyC6_0_I_81/A  brg2/cntr_dutyC6_0_I_81/Y  brg2/cntr_dutyC6_0_I_83/B  brg2/cntr_dutyC6_0_I_83/Y  brg2/cntr_dutyC6_0_I_84/B  brg2/cntr_dutyC6_0_I_84/Y  brg2/cntr_dutyC6_0_I_107/A  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[16\]/CLK  brg2/cntr_dutyB\[16\]/Q  brg2/cntr_dutyB6_0_I_81/A  brg2/cntr_dutyB6_0_I_81/Y  brg2/cntr_dutyB6_0_I_83/B  brg2/cntr_dutyB6_0_I_83/Y  brg2/cntr_dutyB6_0_I_84/B  brg2/cntr_dutyB6_0_I_84/Y  brg2/cntr_dutyB6_0_I_107/A  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/B  rs485_mod/eatx_in_d_RNIT49MM4\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/C  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[20\]/CLK  brg5/cntr_dutyA\[20\]/Q  brg5/cntr_dutyA7_0_I_6/A  brg5/cntr_dutyA7_0_I_6/Y  brg5/cntr_dutyA7_0_I_17/B  brg5/cntr_dutyA7_0_I_17/Y  brg5/cntr_dutyA7_0_I_18/A  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[20\]/CLK  brg4/cntr_dutyA\[20\]/Q  brg4/cntr_dutyA7_0_I_6/A  brg4/cntr_dutyA7_0_I_6/Y  brg4/cntr_dutyA7_0_I_17/B  brg4/cntr_dutyA7_0_I_17/Y  brg4/cntr_dutyA7_0_I_18/A  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[20\]/CLK  brg3/cntr_dutyA\[20\]/Q  brg3/cntr_dutyA7_0_I_6/A  brg3/cntr_dutyA7_0_I_6/Y  brg3/cntr_dutyA7_0_I_17/B  brg3/cntr_dutyA7_0_I_17/Y  brg3/cntr_dutyA7_0_I_18/A  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[20\]/CLK  brg2/cntr_dutyA\[20\]/Q  brg2/cntr_dutyA7_0_I_6/A  brg2/cntr_dutyA7_0_I_6/Y  brg2/cntr_dutyA7_0_I_17/B  brg2/cntr_dutyA7_0_I_17/Y  brg2/cntr_dutyA7_0_I_18/A  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[22\]/CLK  brg5/cntr_dutyA\[22\]/Q  brg5/cntr_dutyA7_0_I_11/A  brg5/cntr_dutyA7_0_I_11/Y  brg5/cntr_dutyA7_0_I_16/A  brg5/cntr_dutyA7_0_I_16/Y  brg5/cntr_dutyA7_0_I_18/B  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[22\]/CLK  brg4/cntr_dutyA\[22\]/Q  brg4/cntr_dutyA7_0_I_11/A  brg4/cntr_dutyA7_0_I_11/Y  brg4/cntr_dutyA7_0_I_16/A  brg4/cntr_dutyA7_0_I_16/Y  brg4/cntr_dutyA7_0_I_18/B  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[22\]/CLK  brg3/cntr_dutyA\[22\]/Q  brg3/cntr_dutyA7_0_I_11/A  brg3/cntr_dutyA7_0_I_11/Y  brg3/cntr_dutyA7_0_I_16/A  brg3/cntr_dutyA7_0_I_16/Y  brg3/cntr_dutyA7_0_I_18/B  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[22\]/CLK  brg2/cntr_dutyA\[22\]/Q  brg2/cntr_dutyA7_0_I_11/A  brg2/cntr_dutyA7_0_I_11/Y  brg2/cntr_dutyA7_0_I_16/A  brg2/cntr_dutyA7_0_I_16/Y  brg2/cntr_dutyA7_0_I_18/B  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/data_RNI03S0M\[3\]/A  ilim_dac_mod/data_RNI03S0M\[3\]/Y  pci_target/sp_dr_RNI0G0M23\[3\]/C  pci_target/sp_dr_RNI0G0M23\[3\]/Y  pci_target/sp_dr_RNI5U09F5\[3\]/C  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[4\]/CLK  pci_target/OPB_ADDR\[4\]/Q  pci_target/OPB_ADDR_RNINP5A\[4\]/A  pci_target/OPB_ADDR_RNINP5A\[4\]/Y  add_dec/P_SW_RE_0_a2_0_a2_0/B  add_dec/P_SW_RE_0_a2_0_a2_0/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/B  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/B  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/state017/A  can_control/state017/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[18\]/CLK  brk2/cntr_dutyA\[18\]/Q  brk2/cntr_dutyA7_0_I_66/A  brk2/cntr_dutyA7_0_I_66/Y  brk2/cntr_dutyA7_0_I_75/C  brk2/cntr_dutyA7_0_I_75/Y  brk2/cntr_dutyA7_0_I_78/A  brk2/cntr_dutyA7_0_I_78/Y  brk2/cntr_dutyA7_0_I_139/A  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[18\]/CLK  brk1/cntr_dutyA\[18\]/Q  brk1/cntr_dutyA7_0_I_66/A  brk1/cntr_dutyA7_0_I_66/Y  brk1/cntr_dutyA7_0_I_75/C  brk1/cntr_dutyA7_0_I_75/Y  brk1/cntr_dutyA7_0_I_78/A  brk1/cntr_dutyA7_0_I_78/Y  brk1/cntr_dutyA7_0_I_139/A  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[18\]/CLK  brg1/cntr_dutyC\[18\]/Q  brg1/cntr_dutyC6_0_I_66/A  brg1/cntr_dutyC6_0_I_66/Y  brg1/cntr_dutyC6_0_I_75/C  brg1/cntr_dutyC6_0_I_75/Y  brg1/cntr_dutyC6_0_I_78/A  brg1/cntr_dutyC6_0_I_78/Y  brg1/cntr_dutyC6_0_I_139/A  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[18\]/CLK  brg1/cntr_dutyB\[18\]/Q  brg1/cntr_dutyB6_0_I_66/A  brg1/cntr_dutyB6_0_I_66/Y  brg1/cntr_dutyB6_0_I_75/C  brg1/cntr_dutyB6_0_I_75/Y  brg1/cntr_dutyB6_0_I_78/A  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_freq\[2\]/CLK  brg3/cntr_freq\[2\]/Q  brg3/cntr_freq_RNIPABF1\[2\]/B  brg3/cntr_freq_RNIPABF1\[2\]/Y  brg3/cntr_freq_RNI06TT3\[3\]/C  brg3/cntr_freq_RNI06TT3\[3\]/Y  brg3/cntr_freq_RNI0MKOB\[3\]/C  brg3/cntr_freq_RNI0MKOB\[3\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/C  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[29\]/CLK  brg5/cntr_dutyC\[29\]/Q  brg5/cntr_dutyC6_0_I_37/A  brg5/cntr_dutyC6_0_I_37/Y  brg5/cntr_dutyC6_0_I_40/B  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[29\]/CLK  brg5/cntr_dutyB\[29\]/Q  brg5/cntr_dutyB6_0_I_37/A  brg5/cntr_dutyB6_0_I_37/Y  brg5/cntr_dutyB6_0_I_40/B  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[29\]/CLK  brg4/cntr_dutyC\[29\]/Q  brg4/cntr_dutyC6_0_I_37/A  brg4/cntr_dutyC6_0_I_37/Y  brg4/cntr_dutyC6_0_I_40/B  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[29\]/CLK  brg4/cntr_dutyB\[29\]/Q  brg4/cntr_dutyB6_0_I_37/A  brg4/cntr_dutyB6_0_I_37/Y  brg4/cntr_dutyB6_0_I_40/B  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[29\]/CLK  brg3/cntr_dutyC\[29\]/Q  brg3/cntr_dutyC6_0_I_37/A  brg3/cntr_dutyC6_0_I_37/Y  brg3/cntr_dutyC6_0_I_40/B  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[29\]/CLK  brg3/cntr_dutyB\[29\]/Q  brg3/cntr_dutyB6_0_I_37/A  brg3/cntr_dutyB6_0_I_37/Y  brg3/cntr_dutyB6_0_I_40/B  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[29\]/CLK  brg2/cntr_dutyC\[29\]/Q  brg2/cntr_dutyC6_0_I_37/A  brg2/cntr_dutyC6_0_I_37/Y  brg2/cntr_dutyC6_0_I_40/B  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[29\]/CLK  brg2/cntr_dutyB\[29\]/Q  brg2/cntr_dutyB6_0_I_37/A  brg2/cntr_dutyB6_0_I_37/Y  brg2/cntr_dutyB6_0_I_40/B  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/sample_time_set_RNIR2F9L1\[6\]/C  brk1/sample_time_set_RNIR2F9L1\[6\]/Y  can_control/state1_RNIDDTT7F/C  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[23\]/CLK  brk2/cntr_dutyA\[23\]/Q  brk2/cntr_dutyA7_0_I_1/A  brk2/cntr_dutyA7_0_I_1/Y  brk2/cntr_dutyA7_0_I_16/B  brk2/cntr_dutyA7_0_I_16/Y  brk2/cntr_dutyA7_0_I_18/B  brk2/cntr_dutyA7_0_I_18/Y  brk2/cntr_dutyA7_0_I_20/B  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[23\]/CLK  brk1/cntr_dutyA\[23\]/Q  brk1/cntr_dutyA7_0_I_1/A  brk1/cntr_dutyA7_0_I_1/Y  brk1/cntr_dutyA7_0_I_16/B  brk1/cntr_dutyA7_0_I_16/Y  brk1/cntr_dutyA7_0_I_18/B  brk1/cntr_dutyA7_0_I_18/Y  brk1/cntr_dutyA7_0_I_20/B  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[23\]/CLK  brg1/cntr_dutyC\[23\]/Q  brg1/cntr_dutyC6_0_I_1/A  brg1/cntr_dutyC6_0_I_1/Y  brg1/cntr_dutyC6_0_I_16/B  brg1/cntr_dutyC6_0_I_16/Y  brg1/cntr_dutyC6_0_I_18/B  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[23\]/CLK  brg1/cntr_dutyB\[23\]/Q  brg1/cntr_dutyB6_0_I_1/A  brg1/cntr_dutyB6_0_I_1/Y  brg1/cntr_dutyB6_0_I_16/B  brg1/cntr_dutyB6_0_I_16/Y  brg1/cntr_dutyB6_0_I_18/B  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[16\]/CLK  brk2/cntr_dutyA\[16\]/Q  brk2/cntr_dutyA7_0_I_69/A  brk2/cntr_dutyA7_0_I_69/Y  brk2/cntr_dutyA7_0_I_75/A  brk2/cntr_dutyA7_0_I_75/Y  brk2/cntr_dutyA7_0_I_78/A  brk2/cntr_dutyA7_0_I_78/Y  brk2/cntr_dutyA7_0_I_139/A  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[16\]/CLK  brk1/cntr_dutyA\[16\]/Q  brk1/cntr_dutyA7_0_I_69/A  brk1/cntr_dutyA7_0_I_69/Y  brk1/cntr_dutyA7_0_I_75/A  brk1/cntr_dutyA7_0_I_75/Y  brk1/cntr_dutyA7_0_I_78/A  brk1/cntr_dutyA7_0_I_78/Y  brk1/cntr_dutyA7_0_I_139/A  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[16\]/CLK  brg1/cntr_dutyC\[16\]/Q  brg1/cntr_dutyC6_0_I_69/A  brg1/cntr_dutyC6_0_I_69/Y  brg1/cntr_dutyC6_0_I_75/A  brg1/cntr_dutyC6_0_I_75/Y  brg1/cntr_dutyC6_0_I_78/A  brg1/cntr_dutyC6_0_I_78/Y  brg1/cntr_dutyC6_0_I_139/A  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[16\]/CLK  brg1/cntr_dutyB\[16\]/Q  brg1/cntr_dutyB6_0_I_69/A  brg1/cntr_dutyB6_0_I_69/Y  brg1/cntr_dutyB6_0_I_75/A  brg1/cntr_dutyB6_0_I_75/Y  brg1/cntr_dutyB6_0_I_78/A  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[6\]/CLK  brg2/cntr_freq\[6\]/Q  brg2/clk_divider_RNILAD5\[5\]/A  brg2/clk_divider_RNILAD5\[5\]/Y  brg2/clk_divider_RNICNQA\[6\]/C  brg2/clk_divider_RNICNQA\[6\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/A  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE/A  ad1_mod/un1_OPB_RE/Y  ad1_mod/G_521/C  ad1_mod/G_521/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNIL7EBO1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNIL7EBO1/Y  can_control/state1_RNICR4A08/C  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg3/cntr_freq\[5\]/CLK  brg3/cntr_freq\[5\]/Q  brg3/cntr_freq_RNI92VC4\[5\]/B  brg3/cntr_freq_RNI92VC4\[5\]/Y  brg3/cntr_freq_RNI0MKOB\[3\]/B  brg3/cntr_freq_RNI0MKOB\[3\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/C  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[9\]/CLK  brg1/cntr_freq\[9\]/Q  brg1/cntr_freq_RNI4ORL6\[9\]/B  brg1/cntr_freq_RNI4ORL6\[9\]/Y  brg1/cntr_freq_RNI6V0ME\[1\]/B  brg1/cntr_freq_RNI6V0ME\[1\]/Y  brg1/cntr_freq_RNIQRS8Q\[3\]/C  brg1/cntr_freq_RNIQRS8Q\[3\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/C  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_a2/C  add_dec/CAN_RE_0_a2_4_a2/Y  can_control/state1_RNI32Q6A_0/B  can_control/state1_RNI32Q6A_0/Y  can_control/state1_RNIPTPFA/B  can_control/state1_RNIPTPFA/Y  pci_target/sp_dr_RNI29FU23\[4\]/B  pci_target/sp_dr_RNI29FU23\[4\]/Y  pci_target/sp_dr_RNIVTA945\[4\]/C  pci_target/sp_dr_RNIVTA945\[4\]/Y  pci_target/sp_dr_RNIQRSU97\[4\]/C  pci_target/sp_dr_RNIQRSU97\[4\]/Y  pci_target/sp_dr_RNIKJSC28\[4\]/C  pci_target/sp_dr_RNIKJSC28\[4\]/Y  pci_target/sp_dr_RNID76R8D\[4\]/A  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[16\]/CLK  brg5/cntr_dutyA\[16\]/Q  brg5/cntr_dutyA7_0_I_69/A  brg5/cntr_dutyA7_0_I_69/Y  brg5/cntr_dutyA7_0_I_75/A  brg5/cntr_dutyA7_0_I_75/Y  brg5/cntr_dutyA7_0_I_78/A  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[16\]/CLK  brg4/cntr_dutyA\[16\]/Q  brg4/cntr_dutyA7_0_I_69/A  brg4/cntr_dutyA7_0_I_69/Y  brg4/cntr_dutyA7_0_I_75/A  brg4/cntr_dutyA7_0_I_75/Y  brg4/cntr_dutyA7_0_I_78/A  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[16\]/CLK  brg3/cntr_dutyA\[16\]/Q  brg3/cntr_dutyA7_0_I_69/A  brg3/cntr_dutyA7_0_I_69/Y  brg3/cntr_dutyA7_0_I_75/A  brg3/cntr_dutyA7_0_I_75/Y  brg3/cntr_dutyA7_0_I_78/A  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[16\]/CLK  brg2/cntr_dutyA\[16\]/Q  brg2/cntr_dutyA7_0_I_69/A  brg2/cntr_dutyA7_0_I_69/Y  brg2/cntr_dutyA7_0_I_75/A  brg2/cntr_dutyA7_0_I_75/Y  brg2/cntr_dutyA7_0_I_78/A  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[13\]/CLK  brg5/cntr_dutyA\[13\]/Q  brg5/cntr_dutyA7_0_I_72/A  brg5/cntr_dutyA7_0_I_72/Y  brg5/cntr_dutyA7_0_I_76/A  brg5/cntr_dutyA7_0_I_76/Y  brg5/cntr_dutyA7_0_I_78/B  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[13\]/CLK  brg4/cntr_dutyA\[13\]/Q  brg4/cntr_dutyA7_0_I_72/A  brg4/cntr_dutyA7_0_I_72/Y  brg4/cntr_dutyA7_0_I_76/A  brg4/cntr_dutyA7_0_I_76/Y  brg4/cntr_dutyA7_0_I_78/B  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[13\]/CLK  brg3/cntr_dutyA\[13\]/Q  brg3/cntr_dutyA7_0_I_72/A  brg3/cntr_dutyA7_0_I_72/Y  brg3/cntr_dutyA7_0_I_76/A  brg3/cntr_dutyA7_0_I_76/Y  brg3/cntr_dutyA7_0_I_78/B  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[13\]/CLK  brg2/cntr_dutyA\[13\]/Q  brg2/cntr_dutyA7_0_I_72/A  brg2/cntr_dutyA7_0_I_72/Y  brg2/cntr_dutyA7_0_I_76/A  brg2/cntr_dutyA7_0_I_76/Y  brg2/cntr_dutyA7_0_I_78/B  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[2\]/CLK  brg2/cntr_freq\[2\]/Q  brg2/cntr_freq_RNIKBG5\[0\]/B  brg2/cntr_freq_RNIKBG5\[0\]/Y  brg2/cntr_freq_RNIEGAG\[0\]/C  brg2/cntr_freq_RNIEGAG\[0\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/C  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeC_RNO/A  brg2/StrobeC_RNO/Y  brg2/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[3\]/CLK  brg4/cntr_freq\[3\]/Q  brg4/cntr_freq_RNISVSB\[0\]/B  brg4/cntr_freq_RNISVSB\[0\]/Y  brg4/cntr_freq_RNISIM11\[0\]/C  brg4/cntr_freq_RNISIM11\[0\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/C  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeC_RNO/A  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[2\]/CLK  brg1/cntr_freq\[2\]/Q  brg1/cntr_freq_RNIH2AA1\[0\]/B  brg1/cntr_freq_RNIH2AA1\[0\]/Y  brg1/clk_divider_RNI7FKV2\[0\]/C  brg1/clk_divider_RNI7FKV2\[0\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/C  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeC_RNO/A  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[2\]/CLK  brg3/cntr_freq\[2\]/Q  brg3/cntr_freq_RNINKMG\[0\]/B  brg3/cntr_freq_RNINKMG\[0\]/Y  brg3/cntr_freq_RNILH0H1\[0\]/C  brg3/cntr_freq_RNILH0H1\[0\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/C  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeC_RNO/A  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/clk_divider_RNIMPJ7O\[4\]/C  brg2/clk_divider_RNIMPJ7O\[4\]/Y  pci_target/OPB_m8_13/A  pci_target/OPB_m8_13/Y  pci_target/OPB_m8_15/C  pci_target/OPB_m8_15/Y  pci_target/sp_dr_RNID76R8D\[4\]/B  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIF11S\[0\]/B  ad1_mod/state_RNIF11S\[0\]/Y  ad1_mod/status_RNO_0\[1\]/C  ad1_mod/status_RNO_0\[1\]/Y  ad1_mod/status_RNO\[1\]/A  ad1_mod/status_RNO\[1\]/Y  ad1_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/state_RNI0DDP\[1\]/A  ad1_mod/state_RNI0DDP\[1\]/Y  ad1_mod/state_RNI86HB1\[0\]/B  ad1_mod/state_RNI86HB1\[0\]/Y  ad1_mod/time_out_count_RNO\[1\]/C  ad1_mod/time_out_count_RNO\[1\]/Y  ad1_mod/time_out_count\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/state_RNI0DDP\[1\]/A  ad1_mod/state_RNI0DDP\[1\]/Y  ad1_mod/state_RNI86HB1\[0\]/B  ad1_mod/state_RNI86HB1\[0\]/Y  ad1_mod/time_out_count_RNO\[4\]/C  ad1_mod/time_out_count_RNO\[4\]/Y  ad1_mod/time_out_count\[4\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/state_RNI0DDP\[1\]/A  ad1_mod/state_RNI0DDP\[1\]/Y  ad1_mod/state_RNI86HB1\[0\]/B  ad1_mod/state_RNI86HB1\[0\]/Y  ad1_mod/time_out_count_RNO\[3\]/C  ad1_mod/time_out_count_RNO\[3\]/Y  ad1_mod/time_out_count\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  brk2/CycleCount_RNI2LA1L\[3\]/B  brk2/CycleCount_RNI2LA1L\[3\]/Y  brk2/sample_time_set_RNIQFL301\[3\]/C  brk2/sample_time_set_RNIQFL301\[3\]/Y  brk2/sample_time_set_RNI3L0RV1\[3\]/B  brk2/sample_time_set_RNI3L0RV1\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/C  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/B  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[31\]/CLK  brg5/cntr_dutyA\[31\]/Q  brg5/cntr_dutyA7_0_I_27/A  brg5/cntr_dutyA7_0_I_27/Y  brg5/cntr_dutyA7_0_I_29/A  brg5/cntr_dutyA7_0_I_29/Y  brg5/cntr_dutyA7_0_I_30/A  brg5/cntr_dutyA7_0_I_30/Y  brg5/cntr_dutyA7_0_I_65/A  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[31\]/CLK  brg4/cntr_dutyA\[31\]/Q  brg4/cntr_dutyA7_0_I_27/A  brg4/cntr_dutyA7_0_I_27/Y  brg4/cntr_dutyA7_0_I_29/A  brg4/cntr_dutyA7_0_I_29/Y  brg4/cntr_dutyA7_0_I_30/A  brg4/cntr_dutyA7_0_I_30/Y  brg4/cntr_dutyA7_0_I_65/A  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[31\]/CLK  brg3/cntr_dutyA\[31\]/Q  brg3/cntr_dutyA7_0_I_27/A  brg3/cntr_dutyA7_0_I_27/Y  brg3/cntr_dutyA7_0_I_29/A  brg3/cntr_dutyA7_0_I_29/Y  brg3/cntr_dutyA7_0_I_30/A  brg3/cntr_dutyA7_0_I_30/Y  brg3/cntr_dutyA7_0_I_65/A  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[31\]/CLK  brg2/cntr_dutyA\[31\]/Q  brg2/cntr_dutyA7_0_I_27/A  brg2/cntr_dutyA7_0_I_27/Y  brg2/cntr_dutyA7_0_I_29/A  brg2/cntr_dutyA7_0_I_29/Y  brg2/cntr_dutyA7_0_I_30/A  brg2/cntr_dutyA7_0_I_30/Y  brg2/cntr_dutyA7_0_I_65/A  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m7/A  brk2/m7/Y  can_control/OPB_DO_1_t_0_28_iv_29/B  can_control/OPB_DO_1_t_0_28_iv_29/Y  can_control/control_RNIGHQT2F\[2\]/B  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[9\]/CLK  brg2/cntr_freq\[9\]/Q  brg2/cntr_freq_RNISHD5\[9\]/A  brg2/cntr_freq_RNISHD5\[9\]/Y  brg2/cntr_freq_RNIC2LL\[1\]/B  brg2/cntr_freq_RNIC2LL\[1\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[16\]/CLK  pci_target/OPB_ADDR\[16\]/Q  add_dec/FOPT_RE_0_a2_4_a2_0/A  add_dec/FOPT_RE_0_a2_4_a2_0/Y  add_dec/CLOCK_RE_0_a2_6_a2_2/B  add_dec/CLOCK_RE_0_a2_6_a2_2/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[6\]/CLK  pci_target/OPB_ADDR\[6\]/Q  add_dec/BRK1_RE_0_a2_3_a2_0/C  add_dec/BRK1_RE_0_a2_3_a2_0/Y  add_dec/P_SW_RE_0_a2_0_a2_2/B  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  can_control/OPB_DO_1_t_0_13_0_iv_6/B  can_control/OPB_DO_1_t_0_13_0_iv_6/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/B  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/CycleCount_RNIFT40A\[1\]/B  brk2/CycleCount_RNIFT40A\[1\]/Y  brk2/CycleCount_RNIL40QK\[1\]/A  brk2/CycleCount_RNIL40QK\[1\]/Y  brk2/CycleCount_RNIA7BLK1\[1\]/A  brk2/CycleCount_RNIA7BLK1\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/C  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNIA5NDA\[27\]/B  brk2/CycleCount_RNIA5NDA\[27\]/Y  brk2/sample_time_set_RNIOUILL\[27\]/A  brk2/sample_time_set_RNIOUILL\[27\]/Y  brk2/sample_time_set_RNI43T8A1\[27\]/A  brk2/sample_time_set_RNI43T8A1\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_8/C  can_control/OPB_DO_1_t_0_3_0_iv_8/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/B  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[18\]/CLK  brk2/cntr_dutyA\[18\]/Q  brk2/cntr_dutyA7_0_I_79/A  brk2/cntr_dutyA7_0_I_79/Y  brk2/cntr_dutyA7_0_I_84/A  brk2/cntr_dutyA7_0_I_84/Y  brk2/cntr_dutyA7_0_I_107/A  brk2/cntr_dutyA7_0_I_107/Y  brk2/cntr_dutyA7_0_I_139/C  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[18\]/CLK  brk1/cntr_dutyA\[18\]/Q  brk1/cntr_dutyA7_0_I_79/A  brk1/cntr_dutyA7_0_I_79/Y  brk1/cntr_dutyA7_0_I_84/A  brk1/cntr_dutyA7_0_I_84/Y  brk1/cntr_dutyA7_0_I_107/A  brk1/cntr_dutyA7_0_I_107/Y  brk1/cntr_dutyA7_0_I_139/C  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[18\]/CLK  brg1/cntr_dutyC\[18\]/Q  brg1/cntr_dutyC6_0_I_79/A  brg1/cntr_dutyC6_0_I_79/Y  brg1/cntr_dutyC6_0_I_84/A  brg1/cntr_dutyC6_0_I_84/Y  brg1/cntr_dutyC6_0_I_107/A  brg1/cntr_dutyC6_0_I_107/Y  brg1/cntr_dutyC6_0_I_139/C  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[18\]/CLK  brg1/cntr_dutyB\[18\]/Q  brg1/cntr_dutyB6_0_I_79/A  brg1/cntr_dutyB6_0_I_79/Y  brg1/cntr_dutyB6_0_I_84/A  brg1/cntr_dutyB6_0_I_84/Y  brg1/cntr_dutyB6_0_I_107/A  brg1/cntr_dutyB6_0_I_107/Y  brg1/cntr_dutyB6_0_I_139/C  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT hotlink/glitch_count\[6\]/CLK  hotlink/glitch_count\[6\]/Q  hotlink/glitch_count_RNIJ2CB2\[6\]/C  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNIJLQV4\[25\]/A  hotlink/glitch_count_RNIJLQV4\[25\]/Y  hotlink/glitch_count_RNITL335\[26\]/A  hotlink/glitch_count_RNITL335\[26\]/Y  hotlink/glitch_count_RNI8NC65\[27\]/A  hotlink/glitch_count_RNI8NC65\[27\]/Y  hotlink/glitch_count_RNIKPL95\[28\]/A  hotlink/glitch_count_RNIKPL95\[28\]/Y  hotlink/glitch_count_RNO_0\[30\]/B  hotlink/glitch_count_RNO_0\[30\]/Y  hotlink/glitch_count_RNO\[30\]/A  hotlink/glitch_count_RNO\[30\]/Y  hotlink/glitch_count\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4_0/B  brk2/m4_0/Y  brk2/clk_divider_RNIN91RV1\[8\]/C  brk2/clk_divider_RNIN91RV1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_freq\[0\]/CLK  brg4/cntr_freq\[0\]/Q  brg4/cntr_freq_RNIENSA\[0\]/A  brg4/cntr_freq_RNIENSA\[0\]/Y  brg4/clk_divider_RNIUGPL\[1\]/C  brg4/clk_divider_RNIUGPL\[1\]/Y  brg4/cntr_freq_RNIS2KB1\[9\]/C  brg4/cntr_freq_RNIS2KB1\[9\]/Y  brg4/cntr_freq_RNIGT7N2\[3\]/C  brg4/cntr_freq_RNIGT7N2\[3\]/Y  brg4/cntr_freq_RNI4LOQ4\[3\]/C  brg4/cntr_freq_RNI4LOQ4\[3\]/Y  brg4/StrobeB_RNO/B  brg4/StrobeB_RNO/Y  brg4/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[13\]/CLK  brk2/cntr_dutyA\[13\]/Q  brk2/cntr_dutyA7_0_I_72/A  brk2/cntr_dutyA7_0_I_72/Y  brk2/cntr_dutyA7_0_I_76/A  brk2/cntr_dutyA7_0_I_76/Y  brk2/cntr_dutyA7_0_I_78/B  brk2/cntr_dutyA7_0_I_78/Y  brk2/cntr_dutyA7_0_I_139/A  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[13\]/CLK  brk1/cntr_dutyA\[13\]/Q  brk1/cntr_dutyA7_0_I_72/A  brk1/cntr_dutyA7_0_I_72/Y  brk1/cntr_dutyA7_0_I_76/A  brk1/cntr_dutyA7_0_I_76/Y  brk1/cntr_dutyA7_0_I_78/B  brk1/cntr_dutyA7_0_I_78/Y  brk1/cntr_dutyA7_0_I_139/A  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[13\]/CLK  brg1/cntr_dutyC\[13\]/Q  brg1/cntr_dutyC6_0_I_72/A  brg1/cntr_dutyC6_0_I_72/Y  brg1/cntr_dutyC6_0_I_76/A  brg1/cntr_dutyC6_0_I_76/Y  brg1/cntr_dutyC6_0_I_78/B  brg1/cntr_dutyC6_0_I_78/Y  brg1/cntr_dutyC6_0_I_139/A  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[13\]/CLK  brg1/cntr_dutyB\[13\]/Q  brg1/cntr_dutyB6_0_I_72/A  brg1/cntr_dutyB6_0_I_72/Y  brg1/cntr_dutyB6_0_I_76/A  brg1/cntr_dutyB6_0_I_76/Y  brg1/cntr_dutyB6_0_I_78/B  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[30\]/CLK  brg5/cntr_dutyC\[30\]/Q  brg5/cntr_dutyC6_0_I_36/A  brg5/cntr_dutyC6_0_I_36/Y  brg5/cntr_dutyC6_0_I_40/C  brg5/cntr_dutyC6_0_I_40/Y  brg5/cntr_dutyC6_0_I_41/A  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[30\]/CLK  brg5/cntr_dutyB\[30\]/Q  brg5/cntr_dutyB6_0_I_36/A  brg5/cntr_dutyB6_0_I_36/Y  brg5/cntr_dutyB6_0_I_40/C  brg5/cntr_dutyB6_0_I_40/Y  brg5/cntr_dutyB6_0_I_41/A  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[30\]/CLK  brg4/cntr_dutyC\[30\]/Q  brg4/cntr_dutyC6_0_I_36/A  brg4/cntr_dutyC6_0_I_36/Y  brg4/cntr_dutyC6_0_I_40/C  brg4/cntr_dutyC6_0_I_40/Y  brg4/cntr_dutyC6_0_I_41/A  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[30\]/CLK  brg4/cntr_dutyB\[30\]/Q  brg4/cntr_dutyB6_0_I_36/A  brg4/cntr_dutyB6_0_I_36/Y  brg4/cntr_dutyB6_0_I_40/C  brg4/cntr_dutyB6_0_I_40/Y  brg4/cntr_dutyB6_0_I_41/A  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[30\]/CLK  brg3/cntr_dutyC\[30\]/Q  brg3/cntr_dutyC6_0_I_36/A  brg3/cntr_dutyC6_0_I_36/Y  brg3/cntr_dutyC6_0_I_40/C  brg3/cntr_dutyC6_0_I_40/Y  brg3/cntr_dutyC6_0_I_41/A  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[30\]/CLK  brg3/cntr_dutyB\[30\]/Q  brg3/cntr_dutyB6_0_I_36/A  brg3/cntr_dutyB6_0_I_36/Y  brg3/cntr_dutyB6_0_I_40/C  brg3/cntr_dutyB6_0_I_40/Y  brg3/cntr_dutyB6_0_I_41/A  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[30\]/CLK  brg2/cntr_dutyC\[30\]/Q  brg2/cntr_dutyC6_0_I_36/A  brg2/cntr_dutyC6_0_I_36/Y  brg2/cntr_dutyC6_0_I_40/C  brg2/cntr_dutyC6_0_I_40/Y  brg2/cntr_dutyC6_0_I_41/A  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[30\]/CLK  brg2/cntr_dutyB\[30\]/Q  brg2/cntr_dutyB6_0_I_36/A  brg2/cntr_dutyB6_0_I_36/Y  brg2/cntr_dutyB6_0_I_40/C  brg2/cntr_dutyB6_0_I_40/Y  brg2/cntr_dutyB6_0_I_41/A  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI2ON41/A  ad1_mod/aq_en_RNI2ON41/Y  ad1_mod/aq_en_RNI4HIP2/B  ad1_mod/aq_en_RNI4HIP2/Y  ad1_mod/aq_en_RNIBN0R5/B  ad1_mod/aq_en_RNIBN0R5/Y  ad1_mod/state_RNIDN5L6\[0\]/A  ad1_mod/state_RNIDN5L6\[0\]/Y  ad1_mod/control_RNIQH507\[1\]/A  ad1_mod/control_RNIQH507\[1\]/Y  ad1_mod/time_out_count\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg3/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg3/over_i_set_RNILPAVA\[1\]/C  brg3/over_i_set_RNILPAVA\[1\]/Y  brg3/over_i_set_RNICSNEC1\[1\]/A  brg3/over_i_set_RNICSNEC1\[1\]/Y  brg3/CycleCount_RNIBFDHN1\[1\]/C  brg3/CycleCount_RNIBFDHN1\[1\]/Y  pci_target/OPB_m7_0_a2_26/A  pci_target/OPB_m7_0_a2_26/Y  pci_target/sp_dr_RNIFFQV261\[1\]/B  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[21\]/CLK  brk2/cntr_dutyA\[21\]/Q  brk2/cntr_dutyA7_0_I_12/A  brk2/cntr_dutyA7_0_I_12/Y  brk2/cntr_dutyA7_0_I_17/C  brk2/cntr_dutyA7_0_I_17/Y  brk2/cntr_dutyA7_0_I_18/A  brk2/cntr_dutyA7_0_I_18/Y  brk2/cntr_dutyA7_0_I_20/B  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[21\]/CLK  brk1/cntr_dutyA\[21\]/Q  brk1/cntr_dutyA7_0_I_12/A  brk1/cntr_dutyA7_0_I_12/Y  brk1/cntr_dutyA7_0_I_17/C  brk1/cntr_dutyA7_0_I_17/Y  brk1/cntr_dutyA7_0_I_18/A  brk1/cntr_dutyA7_0_I_18/Y  brk1/cntr_dutyA7_0_I_20/B  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[21\]/CLK  brg1/cntr_dutyC\[21\]/Q  brg1/cntr_dutyC6_0_I_12/A  brg1/cntr_dutyC6_0_I_12/Y  brg1/cntr_dutyC6_0_I_17/C  brg1/cntr_dutyC6_0_I_17/Y  brg1/cntr_dutyC6_0_I_18/A  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[21\]/CLK  brg1/cntr_dutyB\[21\]/Q  brg1/cntr_dutyB6_0_I_12/A  brg1/cntr_dutyB6_0_I_12/Y  brg1/cntr_dutyB6_0_I_17/C  brg1/cntr_dutyB6_0_I_17/Y  brg1/cntr_dutyB6_0_I_18/A  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C9_RNI5CK37/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C9_RNI5CK37/Y  ad2_mod/data_length_RNIT3QJO1\[9\]/A  ad2_mod/data_length_RNIT3QJO1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/A  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[27\]/CLK  brk2/cntr_dutyA\[27\]/Q  brk2/cntr_dutyA7_0_I_23/A  brk2/cntr_dutyA7_0_I_23/Y  brk2/cntr_dutyA7_0_I_28/A  brk2/cntr_dutyA7_0_I_28/Y  brk2/cntr_dutyA7_0_I_30/B  brk2/cntr_dutyA7_0_I_30/Y  brk2/cntr_dutyA7_0_I_65/A  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[27\]/CLK  brk1/cntr_dutyA\[27\]/Q  brk1/cntr_dutyA7_0_I_23/A  brk1/cntr_dutyA7_0_I_23/Y  brk1/cntr_dutyA7_0_I_28/A  brk1/cntr_dutyA7_0_I_28/Y  brk1/cntr_dutyA7_0_I_30/B  brk1/cntr_dutyA7_0_I_30/Y  brk1/cntr_dutyA7_0_I_65/A  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[27\]/CLK  brg1/cntr_dutyC\[27\]/Q  brg1/cntr_dutyC6_0_I_23/A  brg1/cntr_dutyC6_0_I_23/Y  brg1/cntr_dutyC6_0_I_28/A  brg1/cntr_dutyC6_0_I_28/Y  brg1/cntr_dutyC6_0_I_30/B  brg1/cntr_dutyC6_0_I_30/Y  brg1/cntr_dutyC6_0_I_65/A  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[27\]/CLK  brg1/cntr_dutyB\[27\]/Q  brg1/cntr_dutyB6_0_I_23/A  brg1/cntr_dutyB6_0_I_23/Y  brg1/cntr_dutyB6_0_I_28/A  brg1/cntr_dutyB6_0_I_28/Y  brg1/cntr_dutyB6_0_I_30/B  brg1/cntr_dutyB6_0_I_30/Y  brg1/cntr_dutyB6_0_I_65/A  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i/B  brg4/G_426_i/Y  brg4/CycleCount_RNI2QB4O\[5\]/B  brg4/CycleCount_RNI2QB4O\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_11/C  can_control/OPB_DO_1_t_0_25_0_iv_11/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/C  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/state1_RNIIQ321B/C  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[10\]/CLK  brg5/cntr_dutyA\[10\]/Q  brg5/cntr_dutyA7_0_I_71/A  brg5/cntr_dutyA7_0_I_71/Y  brg5/cntr_dutyA7_0_I_77/A  brg5/cntr_dutyA7_0_I_77/Y  brg5/cntr_dutyA7_0_I_78/C  brg5/cntr_dutyA7_0_I_78/Y  brg5/cntr_dutyA7_0_I_139/A  brg5/cntr_dutyA7_0_I_139/Y  brg5/cntr_dutyA7_0_I_140/B  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[10\]/CLK  brg4/cntr_dutyA\[10\]/Q  brg4/cntr_dutyA7_0_I_71/A  brg4/cntr_dutyA7_0_I_71/Y  brg4/cntr_dutyA7_0_I_77/A  brg4/cntr_dutyA7_0_I_77/Y  brg4/cntr_dutyA7_0_I_78/C  brg4/cntr_dutyA7_0_I_78/Y  brg4/cntr_dutyA7_0_I_139/A  brg4/cntr_dutyA7_0_I_139/Y  brg4/cntr_dutyA7_0_I_140/B  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[10\]/CLK  brg3/cntr_dutyA\[10\]/Q  brg3/cntr_dutyA7_0_I_71/A  brg3/cntr_dutyA7_0_I_71/Y  brg3/cntr_dutyA7_0_I_77/A  brg3/cntr_dutyA7_0_I_77/Y  brg3/cntr_dutyA7_0_I_78/C  brg3/cntr_dutyA7_0_I_78/Y  brg3/cntr_dutyA7_0_I_139/A  brg3/cntr_dutyA7_0_I_139/Y  brg3/cntr_dutyA7_0_I_140/B  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[10\]/CLK  brg2/cntr_dutyA\[10\]/Q  brg2/cntr_dutyA7_0_I_71/A  brg2/cntr_dutyA7_0_I_71/Y  brg2/cntr_dutyA7_0_I_77/A  brg2/cntr_dutyA7_0_I_77/Y  brg2/cntr_dutyA7_0_I_78/C  brg2/cntr_dutyA7_0_I_78/Y  brg2/cntr_dutyA7_0_I_139/A  brg2/cntr_dutyA7_0_I_139/Y  brg2/cntr_dutyA7_0_I_140/B  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[21\]/CLK  brg5/cntr_dutyA\[21\]/Q  brg5/cntr_dutyA7_0_I_12/A  brg5/cntr_dutyA7_0_I_12/Y  brg5/cntr_dutyA7_0_I_17/C  brg5/cntr_dutyA7_0_I_17/Y  brg5/cntr_dutyA7_0_I_18/A  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[21\]/CLK  brg4/cntr_dutyA\[21\]/Q  brg4/cntr_dutyA7_0_I_12/A  brg4/cntr_dutyA7_0_I_12/Y  brg4/cntr_dutyA7_0_I_17/C  brg4/cntr_dutyA7_0_I_17/Y  brg4/cntr_dutyA7_0_I_18/A  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[21\]/CLK  brg3/cntr_dutyA\[21\]/Q  brg3/cntr_dutyA7_0_I_12/A  brg3/cntr_dutyA7_0_I_12/Y  brg3/cntr_dutyA7_0_I_17/C  brg3/cntr_dutyA7_0_I_17/Y  brg3/cntr_dutyA7_0_I_18/A  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[21\]/CLK  brg2/cntr_dutyA\[21\]/Q  brg2/cntr_dutyA7_0_I_12/A  brg2/cntr_dutyA7_0_I_12/Y  brg2/cntr_dutyA7_0_I_17/C  brg2/cntr_dutyA7_0_I_17/Y  brg2/cntr_dutyA7_0_I_18/A  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4_0/B  brk2/m4_0/Y  brk2/clk_divider_RNIBT0RV1\[5\]/C  brk2/clk_divider_RNIBT0RV1\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_19/C  can_control/OPB_DO_1_t_0_25_0_iv_19/Y  can_control/state1_RNIK8ANPT/B  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/coll_sp1_in_d_RNIIVNFA\[24\]/C  rs485_mod/coll_sp1_in_d_RNIIVNFA\[24\]/Y  rs485_mod/test_pattern_RNIIREBL\[24\]/B  rs485_mod/test_pattern_RNIIREBL\[24\]/Y  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/A  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/A  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4/B  brk2/m4/Y  brk2/clk_divider_RNIR1S502\[10\]/C  brk2/clk_divider_RNIR1S502\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/C  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/C  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/imtx_in_d_RNING4HA\[24\]/C  rs485_mod/imtx_in_d_RNING4HA\[24\]/Y  rs485_mod/bmpls_d_RNI0KS9L\[24\]/B  rs485_mod/bmpls_d_RNI0KS9L\[24\]/Y  rs485_mod/tctx_in_d_RNI12K001\[24\]/A  rs485_mod/tctx_in_d_RNI12K001\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/B  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/sp485_2_data_RNIATDDA\[24\]/C  rs485_mod/sp485_2_data_RNIATDDA\[24\]/Y  rs485_mod/eatx_in_d_RNIGSSSK\[24\]/B  rs485_mod/eatx_in_d_RNIGSSSK\[24\]/Y  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/B  rs485_mod/eatx_in_d_RNIBVDMA1\[24\]/Y  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/A  rs485_mod/eatx_in_d_RNI2Q71B2\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/B  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[28\]/CLK  brk2/cntr_dutyA\[28\]/Q  brk2/cntr_dutyA7_0_I_13/A  brk2/cntr_dutyA7_0_I_13/Y  brk2/cntr_dutyA7_0_I_14/A  brk2/cntr_dutyA7_0_I_14/Y  brk2/cntr_dutyA7_0_I_19/B  brk2/cntr_dutyA7_0_I_19/Y  brk2/cntr_dutyA7_0_I_20/A  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[28\]/CLK  brk1/cntr_dutyA\[28\]/Q  brk1/cntr_dutyA7_0_I_13/A  brk1/cntr_dutyA7_0_I_13/Y  brk1/cntr_dutyA7_0_I_14/A  brk1/cntr_dutyA7_0_I_14/Y  brk1/cntr_dutyA7_0_I_19/B  brk1/cntr_dutyA7_0_I_19/Y  brk1/cntr_dutyA7_0_I_20/A  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[28\]/CLK  brg1/cntr_dutyC\[28\]/Q  brg1/cntr_dutyC6_0_I_13/A  brg1/cntr_dutyC6_0_I_13/Y  brg1/cntr_dutyC6_0_I_14/A  brg1/cntr_dutyC6_0_I_14/Y  brg1/cntr_dutyC6_0_I_19/B  brg1/cntr_dutyC6_0_I_19/Y  brg1/cntr_dutyC6_0_I_20/A  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[28\]/CLK  brg1/cntr_dutyB\[28\]/Q  brg1/cntr_dutyB6_0_I_13/A  brg1/cntr_dutyB6_0_I_13/Y  brg1/cntr_dutyB6_0_I_14/A  brg1/cntr_dutyB6_0_I_14/Y  brg1/cntr_dutyB6_0_I_19/B  brg1/cntr_dutyB6_0_I_19/Y  brg1/cntr_dutyB6_0_I_20/A  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[20\]/CLK  brk2/cntr_dutyA\[20\]/Q  brk2/cntr_dutyA7_0_I_6/A  brk2/cntr_dutyA7_0_I_6/Y  brk2/cntr_dutyA7_0_I_17/B  brk2/cntr_dutyA7_0_I_17/Y  brk2/cntr_dutyA7_0_I_18/A  brk2/cntr_dutyA7_0_I_18/Y  brk2/cntr_dutyA7_0_I_20/B  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[20\]/CLK  brk1/cntr_dutyA\[20\]/Q  brk1/cntr_dutyA7_0_I_6/A  brk1/cntr_dutyA7_0_I_6/Y  brk1/cntr_dutyA7_0_I_17/B  brk1/cntr_dutyA7_0_I_17/Y  brk1/cntr_dutyA7_0_I_18/A  brk1/cntr_dutyA7_0_I_18/Y  brk1/cntr_dutyA7_0_I_20/B  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[20\]/CLK  brg1/cntr_dutyC\[20\]/Q  brg1/cntr_dutyC6_0_I_6/A  brg1/cntr_dutyC6_0_I_6/Y  brg1/cntr_dutyC6_0_I_17/B  brg1/cntr_dutyC6_0_I_17/Y  brg1/cntr_dutyC6_0_I_18/A  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[20\]/CLK  brg1/cntr_dutyB\[20\]/Q  brg1/cntr_dutyB6_0_I_6/A  brg1/cntr_dutyB6_0_I_6/Y  brg1/cntr_dutyB6_0_I_17/B  brg1/cntr_dutyB6_0_I_17/Y  brg1/cntr_dutyB6_0_I_18/A  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[22\]/CLK  brk2/cntr_dutyA\[22\]/Q  brk2/cntr_dutyA7_0_I_11/A  brk2/cntr_dutyA7_0_I_11/Y  brk2/cntr_dutyA7_0_I_16/A  brk2/cntr_dutyA7_0_I_16/Y  brk2/cntr_dutyA7_0_I_18/B  brk2/cntr_dutyA7_0_I_18/Y  brk2/cntr_dutyA7_0_I_20/B  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[22\]/CLK  brk1/cntr_dutyA\[22\]/Q  brk1/cntr_dutyA7_0_I_11/A  brk1/cntr_dutyA7_0_I_11/Y  brk1/cntr_dutyA7_0_I_16/A  brk1/cntr_dutyA7_0_I_16/Y  brk1/cntr_dutyA7_0_I_18/B  brk1/cntr_dutyA7_0_I_18/Y  brk1/cntr_dutyA7_0_I_20/B  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[22\]/CLK  brg1/cntr_dutyC\[22\]/Q  brg1/cntr_dutyC6_0_I_11/A  brg1/cntr_dutyC6_0_I_11/Y  brg1/cntr_dutyC6_0_I_16/A  brg1/cntr_dutyC6_0_I_16/Y  brg1/cntr_dutyC6_0_I_18/B  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[22\]/CLK  brg1/cntr_dutyB\[22\]/Q  brg1/cntr_dutyB6_0_I_11/A  brg1/cntr_dutyB6_0_I_11/Y  brg1/cntr_dutyB6_0_I_16/A  brg1/cntr_dutyB6_0_I_16/Y  brg1/cntr_dutyB6_0_I_18/B  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNI695P9\[6\]/B  osc_count/sp_RNI695P9\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_6/B  can_control/OPB_DO_1_t_0_24_0_iv_6/Y  can_control/state1_RNILJMGF5/B  can_control/state1_RNILJMGF5/Y  can_control/state1_RNICR4A08/A  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[10\]/CLK  brk2/cntr_dutyA\[10\]/Q  brk2/cntr_dutyA7_0_I_71/A  brk2/cntr_dutyA7_0_I_71/Y  brk2/cntr_dutyA7_0_I_77/A  brk2/cntr_dutyA7_0_I_77/Y  brk2/cntr_dutyA7_0_I_78/C  brk2/cntr_dutyA7_0_I_78/Y  brk2/cntr_dutyA7_0_I_139/A  brk2/cntr_dutyA7_0_I_139/Y  brk2/cntr_dutyA7_0_I_140/B  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[10\]/CLK  brk1/cntr_dutyA\[10\]/Q  brk1/cntr_dutyA7_0_I_71/A  brk1/cntr_dutyA7_0_I_71/Y  brk1/cntr_dutyA7_0_I_77/A  brk1/cntr_dutyA7_0_I_77/Y  brk1/cntr_dutyA7_0_I_78/C  brk1/cntr_dutyA7_0_I_78/Y  brk1/cntr_dutyA7_0_I_139/A  brk1/cntr_dutyA7_0_I_139/Y  brk1/cntr_dutyA7_0_I_140_0/B  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[10\]/CLK  brg1/cntr_dutyC\[10\]/Q  brg1/cntr_dutyC6_0_I_71/A  brg1/cntr_dutyC6_0_I_71/Y  brg1/cntr_dutyC6_0_I_77/A  brg1/cntr_dutyC6_0_I_77/Y  brg1/cntr_dutyC6_0_I_78/C  brg1/cntr_dutyC6_0_I_78/Y  brg1/cntr_dutyC6_0_I_139/A  brg1/cntr_dutyC6_0_I_139/Y  brg1/cntr_dutyC6_0_I_140/B  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[10\]/CLK  brg1/cntr_dutyB\[10\]/Q  brg1/cntr_dutyB6_0_I_71/A  brg1/cntr_dutyB6_0_I_71/Y  brg1/cntr_dutyB6_0_I_77/A  brg1/cntr_dutyB6_0_I_77/Y  brg1/cntr_dutyB6_0_I_78/C  brg1/cntr_dutyB6_0_I_78/Y  brg1/cntr_dutyB6_0_I_139/A  brg1/cntr_dutyB6_0_I_139/Y  brg1/cntr_dutyB6_0_I_140_0/B  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/data_length_RNIP5C7I\[3\]/B  ad2_mod/data_length_RNIP5C7I\[3\]/Y  ad2_mod/status_RNIQ4UFA1\[3\]/B  ad2_mod/status_RNIQ4UFA1\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/A  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/pci_cmd\[0\]/CLK  pci_target/pci_cmd\[0\]/Q  pci_target/pci_cmd_RNIGMK_0\[2\]/B  pci_target/pci_cmd_RNIGMK_0\[2\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/A  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/B  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNI93MDA\[17\]/B  brk2/CycleCount_RNI93MDA\[17\]/Y  brk2/sample_time_set_RNIMQGLL\[17\]/A  brk2/sample_time_set_RNIMQGLL\[17\]/Y  can_control/OPB_DO_1_t_0_13_0_iv_8/A  can_control/OPB_DO_1_t_0_13_0_iv_8/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/C  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_freq\[5\]/CLK  brg1/cntr_freq\[5\]/Q  brg1/clk_divider_RNIIDLQ\[5\]/A  brg1/clk_divider_RNIIDLQ\[5\]/Y  brg1/clk_divider_RNI0NAL1\[3\]/C  brg1/clk_divider_RNI0NAL1\[3\]/Y  brg1/clk_divider_RNIM3LA3\[1\]/C  brg1/clk_divider_RNIM3LA3\[1\]/Y  brg1/clk_divider_RNIOJAL6\[4\]/C  brg1/clk_divider_RNIOJAL6\[4\]/Y  brg1/clk_divider_RNI4E59B\[4\]/C  brg1/clk_divider_RNI4E59B\[4\]/Y  brg1/StrobeB_RNO/B  brg1/StrobeB_RNO/Y  brg1/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m27_e/A  ad2_mod/m27_e/Y  ad2_mod/m29/A  ad2_mod/m29/Y  can_control/OPB_DO_1_t_0_28_iv_13/B  can_control/OPB_DO_1_t_0_28_iv_13/Y  can_control/control_RNI3V3H55\[2\]/A  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[0\]/CLK  brk2/cntr_dutyA\[0\]/Q  brk2/cntr_dutyA_RNI9JL7\[0\]/B  brk2/cntr_dutyA_RNI9JL7\[0\]/Y  brk2/cntr_dutyA_RNIFEGB\[2\]/A  brk2/cntr_dutyA_RNIFEGB\[2\]/Y  brk2/cntr_dutyA_RNIMABF\[3\]/A  brk2/cntr_dutyA_RNIMABF\[3\]/Y  brk2/cntr_dutyA_RNIU76J\[4\]/A  brk2/cntr_dutyA_RNIU76J\[4\]/Y  brk2/cntr_dutyA_RNI761N\[5\]/A  brk2/cntr_dutyA_RNI761N\[5\]/Y  brk2/cntr_dutyA_RNIH5SQ\[6\]/A  brk2/cntr_dutyA_RNIH5SQ\[6\]/Y  brk2/cntr_dutyA_RNIS5NU\[7\]/A  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNO\[25\]/B  brk2/cntr_dutyA_RNO\[25\]/Y  brk2/cntr_dutyA\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[0\]/CLK  brk1/cntr_dutyA\[0\]/Q  brk1/cntr_dutyA_RNI7NU9\[0\]/B  brk1/cntr_dutyA_RNI7NU9\[0\]/Y  brk1/cntr_dutyA_RNIC4UE\[2\]/A  brk1/cntr_dutyA_RNIC4UE\[2\]/Y  brk1/cntr_dutyA_RNIIITJ\[3\]/A  brk1/cntr_dutyA_RNIIITJ\[3\]/Y  brk1/cntr_dutyA_RNIP1TO\[4\]/A  brk1/cntr_dutyA_RNIP1TO\[4\]/Y  brk1/cntr_dutyA_RNI1IST\[5\]/A  brk1/cntr_dutyA_RNI1IST\[5\]/Y  brk1/cntr_dutyA_RNIA3S21\[6\]/A  brk1/cntr_dutyA_RNIA3S21\[6\]/Y  brk1/cntr_dutyA_RNIKLR71\[7\]/A  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNO\[25\]/B  brk1/cntr_dutyA_RNO\[25\]/Y  brk1/cntr_dutyA\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[18\]/CLK  brg5/cntr_dutyC\[18\]/Q  brg5/cntr_dutyC6_0_I_90/B  brg5/cntr_dutyC6_0_I_90/Y  brg5/cntr_dutyC6_0_I_94/C  brg5/cntr_dutyC6_0_I_94/Y  brg5/cntr_dutyC6_0_I_95/C  brg5/cntr_dutyC6_0_I_95/Y  brg5/cntr_dutyC6_0_I_107/C  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[18\]/CLK  brg5/cntr_dutyB\[18\]/Q  brg5/cntr_dutyB6_0_I_90/B  brg5/cntr_dutyB6_0_I_90/Y  brg5/cntr_dutyB6_0_I_94/C  brg5/cntr_dutyB6_0_I_94/Y  brg5/cntr_dutyB6_0_I_95/C  brg5/cntr_dutyB6_0_I_95/Y  brg5/cntr_dutyB6_0_I_107/C  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[18\]/CLK  brg4/cntr_dutyC\[18\]/Q  brg4/cntr_dutyC6_0_I_90/B  brg4/cntr_dutyC6_0_I_90/Y  brg4/cntr_dutyC6_0_I_94/C  brg4/cntr_dutyC6_0_I_94/Y  brg4/cntr_dutyC6_0_I_95/C  brg4/cntr_dutyC6_0_I_95/Y  brg4/cntr_dutyC6_0_I_107/C  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[18\]/CLK  brg4/cntr_dutyB\[18\]/Q  brg4/cntr_dutyB6_0_I_90/B  brg4/cntr_dutyB6_0_I_90/Y  brg4/cntr_dutyB6_0_I_94/C  brg4/cntr_dutyB6_0_I_94/Y  brg4/cntr_dutyB6_0_I_95/C  brg4/cntr_dutyB6_0_I_95/Y  brg4/cntr_dutyB6_0_I_107/C  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[18\]/CLK  brg3/cntr_dutyC\[18\]/Q  brg3/cntr_dutyC6_0_I_90/B  brg3/cntr_dutyC6_0_I_90/Y  brg3/cntr_dutyC6_0_I_94/C  brg3/cntr_dutyC6_0_I_94/Y  brg3/cntr_dutyC6_0_I_95/C  brg3/cntr_dutyC6_0_I_95/Y  brg3/cntr_dutyC6_0_I_107/C  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[18\]/CLK  brg3/cntr_dutyB\[18\]/Q  brg3/cntr_dutyB6_0_I_90/B  brg3/cntr_dutyB6_0_I_90/Y  brg3/cntr_dutyB6_0_I_94/C  brg3/cntr_dutyB6_0_I_94/Y  brg3/cntr_dutyB6_0_I_95/C  brg3/cntr_dutyB6_0_I_95/Y  brg3/cntr_dutyB6_0_I_107/C  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[18\]/CLK  brg2/cntr_dutyC\[18\]/Q  brg2/cntr_dutyC6_0_I_90/B  brg2/cntr_dutyC6_0_I_90/Y  brg2/cntr_dutyC6_0_I_94/C  brg2/cntr_dutyC6_0_I_94/Y  brg2/cntr_dutyC6_0_I_95/C  brg2/cntr_dutyC6_0_I_95/Y  brg2/cntr_dutyC6_0_I_107/C  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[18\]/CLK  brg2/cntr_dutyB\[18\]/Q  brg2/cntr_dutyB6_0_I_90/B  brg2/cntr_dutyB6_0_I_90/Y  brg2/cntr_dutyB6_0_I_94/C  brg2/cntr_dutyB6_0_I_94/Y  brg2/cntr_dutyB6_0_I_95/C  brg2/cntr_dutyB6_0_I_95/Y  brg2/cntr_dutyB6_0_I_107/C  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_freq\[3\]/CLK  brg3/cntr_freq\[3\]/Q  brg3/cntr_freq_RNI06TT3\[3\]/A  brg3/cntr_freq_RNI06TT3\[3\]/Y  brg3/cntr_freq_RNI0MKOB\[3\]/C  brg3/cntr_freq_RNI0MKOB\[3\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/C  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[7\]/CLK  brg5/cntr_dutyC\[7\]/Q  brg5/cntr_dutyC6_0_I_111/A  brg5/cntr_dutyC6_0_I_111/Y  brg5/cntr_dutyC6_0_I_113/C  brg5/cntr_dutyC6_0_I_113/Y  brg5/cntr_dutyC6_0_I_115/B  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[7\]/CLK  brg5/cntr_dutyB\[7\]/Q  brg5/cntr_dutyB6_0_I_111/A  brg5/cntr_dutyB6_0_I_111/Y  brg5/cntr_dutyB6_0_I_113/C  brg5/cntr_dutyB6_0_I_113/Y  brg5/cntr_dutyB6_0_I_115/B  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[7\]/CLK  brg4/cntr_dutyC\[7\]/Q  brg4/cntr_dutyC6_0_I_111/A  brg4/cntr_dutyC6_0_I_111/Y  brg4/cntr_dutyC6_0_I_113/C  brg4/cntr_dutyC6_0_I_113/Y  brg4/cntr_dutyC6_0_I_115/B  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[7\]/CLK  brg4/cntr_dutyB\[7\]/Q  brg4/cntr_dutyB6_0_I_111/A  brg4/cntr_dutyB6_0_I_111/Y  brg4/cntr_dutyB6_0_I_113/C  brg4/cntr_dutyB6_0_I_113/Y  brg4/cntr_dutyB6_0_I_115/B  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[7\]/CLK  brg3/cntr_dutyC\[7\]/Q  brg3/cntr_dutyC6_0_I_111/A  brg3/cntr_dutyC6_0_I_111/Y  brg3/cntr_dutyC6_0_I_113/C  brg3/cntr_dutyC6_0_I_113/Y  brg3/cntr_dutyC6_0_I_115/B  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[7\]/CLK  brg3/cntr_dutyB\[7\]/Q  brg3/cntr_dutyB6_0_I_111/A  brg3/cntr_dutyB6_0_I_111/Y  brg3/cntr_dutyB6_0_I_113/C  brg3/cntr_dutyB6_0_I_113/Y  brg3/cntr_dutyB6_0_I_115/B  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[7\]/CLK  brg2/cntr_dutyC\[7\]/Q  brg2/cntr_dutyC6_0_I_111/A  brg2/cntr_dutyC6_0_I_111/Y  brg2/cntr_dutyC6_0_I_113/C  brg2/cntr_dutyC6_0_I_113/Y  brg2/cntr_dutyC6_0_I_115/B  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[7\]/CLK  brg2/cntr_dutyB\[7\]/Q  brg2/cntr_dutyB6_0_I_111/A  brg2/cntr_dutyB6_0_I_111/Y  brg2/cntr_dutyB6_0_I_113/C  brg2/cntr_dutyB6_0_I_113/Y  brg2/cntr_dutyB6_0_I_115/B  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C14_RNI95E7D1/Y  can_control/OPB_DO_1_t_0_16_0_iv_7/C  can_control/OPB_DO_1_t_0_16_0_iv_7/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/C  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNIA5E7D1/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C15_RNIA5E7D1/Y  can_control/OPB_DO_1_t_0_15_0_iv_7/C  can_control/OPB_DO_1_t_0_15_0_iv_7/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/C  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[31\]/CLK  brg1/cntr_dutyA\[31\]/Q  brg1/cntr_dutyA7_0_I_9/A  brg1/cntr_dutyA7_0_I_9/Y  brg1/cntr_dutyA7_0_I_19/A  brg1/cntr_dutyA7_0_I_19/Y  brg1/cntr_dutyA7_0_I_20/A  brg1/cntr_dutyA7_0_I_20/Y  brg1/cntr_dutyA7_0_I_140/A  brg1/cntr_dutyA7_0_I_140/Y  brg1/PulseSample_RNO/A  brg1/PulseSample_RNO/Y  brg1/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[31\]/CLK  brk2/cntr_dutyA\[31\]/Q  brk2/cntr_dutyA7_0_I_27/A  brk2/cntr_dutyA7_0_I_27/Y  brk2/cntr_dutyA7_0_I_29/A  brk2/cntr_dutyA7_0_I_29/Y  brk2/cntr_dutyA7_0_I_30/A  brk2/cntr_dutyA7_0_I_30/Y  brk2/cntr_dutyA7_0_I_65/A  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[31\]/CLK  brk1/cntr_dutyA\[31\]/Q  brk1/cntr_dutyA7_0_I_27/A  brk1/cntr_dutyA7_0_I_27/Y  brk1/cntr_dutyA7_0_I_29/A  brk1/cntr_dutyA7_0_I_29/Y  brk1/cntr_dutyA7_0_I_30/A  brk1/cntr_dutyA7_0_I_30/Y  brk1/cntr_dutyA7_0_I_65/A  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[31\]/CLK  brg1/cntr_dutyC\[31\]/Q  brg1/cntr_dutyC6_0_I_27/A  brg1/cntr_dutyC6_0_I_27/Y  brg1/cntr_dutyC6_0_I_29/A  brg1/cntr_dutyC6_0_I_29/Y  brg1/cntr_dutyC6_0_I_30/A  brg1/cntr_dutyC6_0_I_30/Y  brg1/cntr_dutyC6_0_I_65/A  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[31\]/CLK  brg1/cntr_dutyB\[31\]/Q  brg1/cntr_dutyB6_0_I_27/A  brg1/cntr_dutyB6_0_I_27/Y  brg1/cntr_dutyB6_0_I_29/A  brg1/cntr_dutyB6_0_I_29/Y  brg1/cntr_dutyB6_0_I_30/A  brg1/cntr_dutyB6_0_I_30/Y  brg1/cntr_dutyB6_0_I_65/A  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/sp485_1_data_RNI9K98A\[24\]/C  rs485_mod/sp485_1_data_RNI9K98A\[24\]/Y  rs485_mod/tst_spi_miso_d_RNI3NRIK\[24\]/B  rs485_mod/tst_spi_miso_d_RNI3NRIK\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIE44JK\[24\]/A  rs485_mod/tst_spi_miso_d_RNIE44JK\[24\]/Y  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/A  rs485_mod/tst_spi_miso_d_RNIS0NFL1\[24\]/Y  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/A  rs485_mod/eatx_in_d_RNIJI4R04\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/A  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_i_o2\[15\]/B  brg2/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg2/CycleCount_RNI3J11E\[7\]/C  brg2/CycleCount_RNI3J11E\[7\]/Y  can_control/state1_RNI8UI523/A  can_control/state1_RNI8UI523/Y  can_control/state1_RNIEUUK75/B  can_control/state1_RNIEUUK75/Y  pci_target/G_1_6/B  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO_0/A  osc_count/un19_OPB_DO_0/Y  osc_count/sp_RNIHV3O9\[10\]/B  osc_count/sp_RNIHV3O9\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_1/C  can_control/OPB_DO_1_t_0_20_0_iv_1/Y  can_control/OPB_DO_1_t_0_20_0_iv_6/A  can_control/OPB_DO_1_t_0_20_0_iv_6/Y  can_control/OPB_DO_1_t_0_20_0_iv_9/A  can_control/OPB_DO_1_t_0_20_0_iv_9/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNIDD0R6/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C10_RNIDD0R6/Y  can_control/OPB_DO_1_t_0_20_0_iv_5/C  can_control/OPB_DO_1_t_0_20_0_iv_5/Y  can_control/OPB_DO_1_t_0_20_0_iv_9/B  can_control/OPB_DO_1_t_0_20_0_iv_9/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4_0/B  brk2/m4_0/Y  can_control/OPB_DO_1_t_0_10_0_iv_8/B  can_control/OPB_DO_1_t_0_10_0_iv_8/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/B  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/state_RNI0DDP\[1\]/A  ad1_mod/state_RNI0DDP\[1\]/Y  ad1_mod/state_RNI86HB1\[0\]/B  ad1_mod/state_RNI86HB1\[0\]/Y  ad1_mod/time_out_count_RNO\[0\]/A  ad1_mod/time_out_count_RNO\[0\]/Y  ad1_mod/time_out_count\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/sync_d_RNIRDFIA\[23\]/C  rs485_mod/sync_d_RNIRDFIA\[23\]/Y  rs485_mod/coll_sp2_in_d_RNIT8PJL\[23\]/B  rs485_mod/coll_sp2_in_d_RNIT8PJL\[23\]/Y  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/A  rs485_mod/amtx_in_d_RNIKVCI01\[23\]/Y  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/B  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/A  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNIH5E3A\[0\]/B  brk2/CycleCount_RNIH5E3A\[0\]/Y  brk2/CycleCount_RNIFESOK\[0\]/A  brk2/CycleCount_RNIFESOK\[0\]/Y  brk2/pdenable_RNIV2NL91/A  brk2/pdenable_RNIV2NL91/Y  brk2/pdenable_RNI0CB9K2/A  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_freq\[3\]/CLK  brg4/cntr_freq\[3\]/Q  brg4/cntr_freq_RNISVSB\[0\]/B  brg4/cntr_freq_RNISVSB\[0\]/Y  brg4/cntr_freq_RNISIM11\[0\]/C  brg4/cntr_freq_RNISIM11\[0\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/C  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeB_RNO/A  brg4/StrobeB_RNO/Y  brg4/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[2\]/CLK  brg1/cntr_freq\[2\]/Q  brg1/cntr_freq_RNIH2AA1\[0\]/B  brg1/cntr_freq_RNIH2AA1\[0\]/Y  brg1/clk_divider_RNI7FKV2\[0\]/C  brg1/clk_divider_RNI7FKV2\[0\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/C  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeB_RNO/A  brg1/StrobeB_RNO/Y  brg1/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[2\]/CLK  brg3/cntr_freq\[2\]/Q  brg3/cntr_freq_RNINKMG\[0\]/B  brg3/cntr_freq_RNINKMG\[0\]/Y  brg3/cntr_freq_RNILH0H1\[0\]/C  brg3/cntr_freq_RNILH0H1\[0\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/C  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeB_RNO/A  brg3/StrobeB_RNO/Y  brg3/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/over_i_set_RNI7C3GA\[0\]/B  brk2/over_i_set_RNI7C3GA\[0\]/Y  brk2/faultB_buf_RNI87F8L/A  brk2/faultB_buf_RNI87F8L/Y  brk2/sample_time_set_RNICHE9A1\[0\]/A  brk2/sample_time_set_RNICHE9A1\[0\]/Y  brk2/pdenable_RNI0CB9K2/B  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[6\]/CLK  brg5/cntr_dutyC\[6\]/Q  brg5/cntr_dutyC6_0_I_109/A  brg5/cntr_dutyC6_0_I_109/Y  brg5/cntr_dutyC6_0_I_113/B  brg5/cntr_dutyC6_0_I_113/Y  brg5/cntr_dutyC6_0_I_115/B  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[6\]/CLK  brg5/cntr_dutyB\[6\]/Q  brg5/cntr_dutyB6_0_I_109/A  brg5/cntr_dutyB6_0_I_109/Y  brg5/cntr_dutyB6_0_I_113/B  brg5/cntr_dutyB6_0_I_113/Y  brg5/cntr_dutyB6_0_I_115/B  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[6\]/CLK  brg4/cntr_dutyC\[6\]/Q  brg4/cntr_dutyC6_0_I_109/A  brg4/cntr_dutyC6_0_I_109/Y  brg4/cntr_dutyC6_0_I_113/B  brg4/cntr_dutyC6_0_I_113/Y  brg4/cntr_dutyC6_0_I_115/B  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[6\]/CLK  brg4/cntr_dutyB\[6\]/Q  brg4/cntr_dutyB6_0_I_109/A  brg4/cntr_dutyB6_0_I_109/Y  brg4/cntr_dutyB6_0_I_113/B  brg4/cntr_dutyB6_0_I_113/Y  brg4/cntr_dutyB6_0_I_115/B  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[6\]/CLK  brg3/cntr_dutyC\[6\]/Q  brg3/cntr_dutyC6_0_I_109/A  brg3/cntr_dutyC6_0_I_109/Y  brg3/cntr_dutyC6_0_I_113/B  brg3/cntr_dutyC6_0_I_113/Y  brg3/cntr_dutyC6_0_I_115/B  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[6\]/CLK  brg3/cntr_dutyB\[6\]/Q  brg3/cntr_dutyB6_0_I_109/A  brg3/cntr_dutyB6_0_I_109/Y  brg3/cntr_dutyB6_0_I_113/B  brg3/cntr_dutyB6_0_I_113/Y  brg3/cntr_dutyB6_0_I_115/B  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[6\]/CLK  brg2/cntr_dutyC\[6\]/Q  brg2/cntr_dutyC6_0_I_109/A  brg2/cntr_dutyC6_0_I_109/Y  brg2/cntr_dutyC6_0_I_113/B  brg2/cntr_dutyC6_0_I_113/Y  brg2/cntr_dutyC6_0_I_115/B  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[6\]/CLK  brg2/cntr_dutyB\[6\]/Q  brg2/cntr_dutyB6_0_I_109/A  brg2/cntr_dutyB6_0_I_109/Y  brg2/cntr_dutyB6_0_I_113/B  brg2/cntr_dutyB6_0_I_113/Y  brg2/cntr_dutyB6_0_I_115/B  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNID2A8A\[10\]/A  Clocks/Clk10HzDiv_RNID2A8A\[10\]/Y  Clocks/Clk10HzDiv_RNI5S6EU\[10\]/A  Clocks/Clk10HzDiv_RNI5S6EU\[10\]/Y  Clocks/Clk10HzDiv_RNIN1PN62\[10\]/A  Clocks/Clk10HzDiv_RNIN1PN62\[10\]/Y  Clocks/Clk10HzDiv_RNIBCH8H2\[10\]/A  Clocks/Clk10HzDiv_RNIBCH8H2\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_13/C  can_control/OPB_DO_1_t_0_20_0_iv_13/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/A  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[15\]/CLK  brg2/cntr_freq\[15\]/Q  brg2/clk_divider_RNI4PN41\[14\]/B  brg2/clk_divider_RNI4PN41\[14\]/Y  brg2/cntr_freq_RNIOOIF1\[9\]/C  brg2/cntr_freq_RNIOOIF1\[9\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/B  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/state_RNIKFAN\[1\]/B  ad1_mod/state_RNIKFAN\[1\]/Y  ad1_mod/state_RNI0DDP\[1\]/A  ad1_mod/state_RNI0DDP\[1\]/Y  ad1_mod/state_RNI86HB1\[0\]/B  ad1_mod/state_RNI86HB1\[0\]/Y  ad1_mod/time_out_count_RNO\[2\]/A  ad1_mod/time_out_count_RNO\[2\]/Y  ad1_mod/time_out_count\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNIJ5B41\[1\]/C  ad2_mod/state_RNIJ5B41\[1\]/Y  ad2_mod/status_RNO\[0\]/A  ad2_mod/status_RNO\[0\]/Y  ad2_mod/status\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNIJ5B41\[1\]/C  ad2_mod/state_RNIJ5B41\[1\]/Y  ad2_mod/status_RNO\[1\]/A  ad2_mod/status_RNO\[1\]/Y  ad2_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_freq\[8\]/CLK  brg1/cntr_freq\[8\]/Q  brg1/cntr_freq_RNIENQV5\[8\]/B  brg1/cntr_freq_RNIENQV5\[8\]/Y  brg1/cntr_freq_RNI6V0ME\[1\]/A  brg1/cntr_freq_RNI6V0ME\[1\]/Y  brg1/cntr_freq_RNIQRS8Q\[3\]/C  brg1/cntr_freq_RNIQRS8Q\[3\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/C  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[1\]/CLK  brg2/cntr_freq\[1\]/Q  brg2/cntr_freq_RNIFNMA\[1\]/B  brg2/cntr_freq_RNIFNMA\[1\]/Y  brg2/cntr_freq_RNIFVO46\[1\]/B  brg2/cntr_freq_RNIFVO46\[1\]/Y  brg2/cntr_freq_RNI3LNPA\[3\]/C  brg2/cntr_freq_RNI3LNPA\[3\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/B  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIFD0R6/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIFD0R6/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/B  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_8/C  can_control/OPB_DO_1_t_0_18_0_iv_8/Y  can_control/OPB_DO_1_t_0_18_0_iv_11/C  can_control/OPB_DO_1_t_0_18_0_iv_11/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/A  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[8\]/CLK  brg2/cntr_freq\[8\]/Q  brg2/clk_divider_RNIQFD5\[8\]/A  brg2/clk_divider_RNIQFD5\[8\]/Y  brg2/cntr_freq_RNIC2LL\[1\]/A  brg2/cntr_freq_RNIC2LL\[1\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/test_pattern_RNIMJ0IA\[21\]/C  rs485_mod/test_pattern_RNIMJ0IA\[21\]/Y  rs485_mod/coll_sp1_in_d_RNIG9NDL\[21\]/B  rs485_mod/coll_sp1_in_d_RNIG9NDL\[21\]/Y  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/A  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/A  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/B  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sync_d_RNIPBFIA\[21\]/C  rs485_mod/sync_d_RNIPBFIA\[21\]/Y  rs485_mod/coll_sp2_in_d_RNIN2PJL\[21\]/B  rs485_mod/coll_sp2_in_d_RNIN2PJL\[21\]/Y  rs485_mod/amtx_in_d_RNI1TACM\[21\]/A  rs485_mod/amtx_in_d_RNI1TACM\[21\]/Y  rs485_mod/amtx_in_d_RNISGK9B1\[21\]/B  rs485_mod/amtx_in_d_RNISGK9B1\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/A  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sync_d_RNIQCFIA\[22\]/C  rs485_mod/sync_d_RNIQCFIA\[22\]/Y  rs485_mod/coll_sp2_in_d_RNIQ5PJL\[22\]/B  rs485_mod/coll_sp2_in_d_RNIQ5PJL\[22\]/Y  rs485_mod/amtx_in_d_RNIGRCI01\[22\]/A  rs485_mod/amtx_in_d_RNIGRCI01\[22\]/Y  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/B  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/A  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m1/A  brk1/m1/Y  brk1/CycleCount_RNIL3DU9\[16\]/B  brk1/CycleCount_RNIL3DU9\[16\]/Y  brk1/CycleCount_RNIEM97L\[16\]/A  brk1/CycleCount_RNIEM97L\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_16/B  can_control/OPB_DO_1_t_0_14_0_iv_16/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/C  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4_0/B  brk2/m4_0/Y  brk2/clk_divider_RNIRD1RV1\[9\]/C  brk2/clk_divider_RNIRD1RV1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_16/C  can_control/OPB_DO_1_t_0_21_0_iv_16/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/A  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/CycleCount_RNIDLK0S1\[0\]/C  brg5/CycleCount_RNIDLK0S1\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNI4VMDA\[21\]/B  brk2/CycleCount_RNI4VMDA\[21\]/Y  brk2/sample_time_set_RNICIILL\[21\]/A  brk2/sample_time_set_RNICIILL\[21\]/Y  brk2/sample_time_set_RNIOMS8A1\[21\]/A  brk2/sample_time_set_RNIOMS8A1\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_8/C  can_control/OPB_DO_1_t_0_9_0_iv_8/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/B  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/sample_time_set_RNIU67QO\[15\]/B  brg2/sample_time_set_RNIU67QO\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/B  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/clk_divider_RNIEHJ7O\[2\]/B  brg2/clk_divider_RNIEHJ7O\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_21/C  can_control/OPB_DO_1_t_0_28_iv_21/Y  can_control/control_RNIFV24K9\[2\]/B  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  can_control/dev_sp2_m\[2\]/B  can_control/dev_sp2_m\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_2/C  can_control/OPB_DO_1_t_0_28_iv_2/Y  can_control/OPB_DO_1_t_0_28_iv_10/B  can_control/OPB_DO_1_t_0_28_iv_10/Y  can_control/OPB_DO_1_t_0_28_iv_14/C  can_control/OPB_DO_1_t_0_28_iv_14/Y  can_control/OPB_DO_1_t_0_28_iv_22/B  can_control/OPB_DO_1_t_0_28_iv_22/Y  can_control/control_RNIFV24K9\[2\]/C  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[0\]/CLK  brg5/cntr_dutyA\[0\]/Q  brg5/cntr_dutyA_RNI7FEE\[0\]/B  brg5/cntr_dutyA_RNI7FEE\[0\]/Y  brg5/cntr_dutyA_RNICOLL\[2\]/A  brg5/cntr_dutyA_RNICOLL\[2\]/Y  brg5/cntr_dutyA_RNII2TS\[3\]/A  brg5/cntr_dutyA_RNII2TS\[3\]/Y  brg5/cntr_dutyA_RNIPD441\[4\]/A  brg5/cntr_dutyA_RNIPD441\[4\]/Y  brg5/cntr_dutyA_RNI1QBB1\[5\]/A  brg5/cntr_dutyA_RNI1QBB1\[5\]/Y  brg5/cntr_dutyA_RNIA7JI1\[6\]/A  brg5/cntr_dutyA_RNIA7JI1\[6\]/Y  brg5/cntr_dutyA_RNIKLQP1\[7\]/A  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNO\[25\]/A  brg5/cntr_dutyA_RNO\[25\]/Y  brg5/cntr_dutyA\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[0\]/CLK  brg2/cntr_dutyA\[0\]/Q  brg2/cntr_dutyA_RNI1R9L\[0\]/B  brg2/cntr_dutyA_RNI1R9L\[0\]/Y  brg2/cntr_dutyA_RNI3QUV\[2\]/A  brg2/cntr_dutyA_RNI3QUV\[2\]/Y  brg2/cntr_dutyA_RNI6QJA1\[3\]/A  brg2/cntr_dutyA_RNI6QJA1\[3\]/Y  brg2/cntr_dutyA_RNIAR8L1\[4\]/A  brg2/cntr_dutyA_RNIAR8L1\[4\]/Y  brg2/cntr_dutyA_RNIFTTV1\[5\]/A  brg2/cntr_dutyA_RNIFTTV1\[5\]/Y  brg2/cntr_dutyA_RNIL0JA2\[6\]/A  brg2/cntr_dutyA_RNIL0JA2\[6\]/Y  brg2/cntr_dutyA_RNIS48L2\[7\]/A  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNO\[25\]/A  brg2/cntr_dutyA_RNO\[25\]/Y  brg2/cntr_dutyA\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[0\]/CLK  brg4/cntr_dutyA\[0\]/Q  brg4/cntr_dutyA_RNI5JNG\[0\]/B  brg4/cntr_dutyA_RNI5JNG\[0\]/Y  brg4/cntr_dutyA_RNI9E3P\[2\]/A  brg4/cntr_dutyA_RNI9E3P\[2\]/Y  brg4/cntr_dutyA_RNIEAF11\[3\]/A  brg4/cntr_dutyA_RNIEAF11\[3\]/Y  brg4/cntr_dutyA_RNIK7R91\[4\]/A  brg4/cntr_dutyA_RNIK7R91\[4\]/Y  brg4/cntr_dutyA_RNIR57I1\[5\]/A  brg4/cntr_dutyA_RNIR57I1\[5\]/Y  brg4/cntr_dutyA_RNI35JQ1\[6\]/A  brg4/cntr_dutyA_RNI35JQ1\[6\]/Y  brg4/cntr_dutyA_RNIC5V22\[7\]/A  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNO\[25\]/A  brg4/cntr_dutyA_RNO\[25\]/Y  brg4/cntr_dutyA\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[0\]/CLK  brg3/cntr_dutyA\[0\]/Q  brg3/cntr_dutyA_RNI3N0J\[0\]/B  brg3/cntr_dutyA_RNI3N0J\[0\]/Y  brg3/cntr_dutyA_RNI64HS\[2\]/A  brg3/cntr_dutyA_RNI64HS\[2\]/Y  brg3/cntr_dutyA_RNIAI161\[3\]/A  brg3/cntr_dutyA_RNIAI161\[3\]/Y  brg3/cntr_dutyA_RNIF1IF1\[4\]/A  brg3/cntr_dutyA_RNIF1IF1\[4\]/Y  brg3/cntr_dutyA_RNILH2P1\[5\]/A  brg3/cntr_dutyA_RNILH2P1\[5\]/Y  brg3/cntr_dutyA_RNIS2J22\[6\]/A  brg3/cntr_dutyA_RNIS2J22\[6\]/Y  brg3/cntr_dutyA_RNI4L3C2\[7\]/A  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNO\[25\]/A  brg3/cntr_dutyA_RNO\[25\]/Y  brg3/cntr_dutyA\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIQ51N_0/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIQ51N_0/Y  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIM0M8C/C  hotlink/data_out_ram/Ram256x9_DPort_R0C0_RNIM0M8C/Y  hotlink/rtclk_divider_RNIF8QS41\[2\]/B  hotlink/rtclk_divider_RNIF8QS41\[2\]/Y  hotlink/rtclk_divider_RNI2CSO23\[2\]/B  hotlink/rtclk_divider_RNI2CSO23\[2\]/Y  hotlink/glitch_count_RNINVM6D8\[2\]/B  hotlink/glitch_count_RNINVM6D8\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/A  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_0/A  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m9/A  rs485_mod/m9/Y  rs485_mod/m179/A  rs485_mod/m179/Y  rs485_mod/m181_0/A  rs485_mod/m181_0/Y  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/B  rs485_mod/tst_spi_miso_d_RNI2L6SA\[6\]/Y  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/C  rs485_mod/tctx_in_d_RNI0CMVL\[6\]/Y  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/C  rs485_mod/eatx_in_d_RNIERLIC1\[6\]/Y  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/C  rs485_mod/amtx_in_d_RNIV0QV74\[6\]/Y  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/B  rs485_mod/amtx_in_d_RNI18HOT4\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/A  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg2/cntr_freq\[12\]/CLK  brg2/cntr_freq\[12\]/Q  brg2/cntr_freq_RNILR4J5\[12\]/B  brg2/cntr_freq_RNILR4J5\[12\]/Y  brg2/cntr_freq_RNIGJKEL\[10\]/B  brg2/cntr_freq_RNIGJKEL\[10\]/Y  brg2/cntr_freq_RNIMS0N81\[7\]/C  brg2/cntr_freq_RNIMS0N81\[7\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/A  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  hotlink/glitch_count_RNINVM6D8\[2\]/C  hotlink/glitch_count_RNINVM6D8\[2\]/Y  can_control/OPB_DO_1_t_0_28_iv_40_s/A  can_control/OPB_DO_1_t_0_28_iv_40_s/Y  can_control/OPB_DO_1_t_0_28_iv_s/C  can_control/OPB_DO_1_t_0_28_iv_s/Y  can_control/control_RNIPHBG771\[2\]/A  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[26\]/CLK  brg5/cntr_dutyC\[26\]/Q  brg5/cntr_dutyC6_0_I_50/B  brg5/cntr_dutyC6_0_I_50/Y  brg5/cntr_dutyC6_0_I_52/B  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[26\]/CLK  brg5/cntr_dutyB\[26\]/Q  brg5/cntr_dutyB6_0_I_50/B  brg5/cntr_dutyB6_0_I_50/Y  brg5/cntr_dutyB6_0_I_52/B  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[26\]/CLK  brg4/cntr_dutyC\[26\]/Q  brg4/cntr_dutyC6_0_I_50/B  brg4/cntr_dutyC6_0_I_50/Y  brg4/cntr_dutyC6_0_I_52/B  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[26\]/CLK  brg4/cntr_dutyB\[26\]/Q  brg4/cntr_dutyB6_0_I_50/B  brg4/cntr_dutyB6_0_I_50/Y  brg4/cntr_dutyB6_0_I_52/B  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[26\]/CLK  brg3/cntr_dutyC\[26\]/Q  brg3/cntr_dutyC6_0_I_50/B  brg3/cntr_dutyC6_0_I_50/Y  brg3/cntr_dutyC6_0_I_52/B  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[26\]/CLK  brg3/cntr_dutyB\[26\]/Q  brg3/cntr_dutyB6_0_I_50/B  brg3/cntr_dutyB6_0_I_50/Y  brg3/cntr_dutyB6_0_I_52/B  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[26\]/CLK  brg2/cntr_dutyC\[26\]/Q  brg2/cntr_dutyC6_0_I_50/B  brg2/cntr_dutyC6_0_I_50/Y  brg2/cntr_dutyC6_0_I_52/B  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[26\]/CLK  brg2/cntr_dutyB\[26\]/Q  brg2/cntr_dutyB6_0_I_50/B  brg2/cntr_dutyB6_0_I_50/Y  brg2/cntr_dutyB6_0_I_52/B  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_freq\[0\]/CLK  brg4/cntr_freq\[0\]/Q  brg4/cntr_freq_RNISVSB\[0\]/C  brg4/cntr_freq_RNISVSB\[0\]/Y  brg4/cntr_freq_RNISIM11\[0\]/C  brg4/cntr_freq_RNISIM11\[0\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/C  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[19\]/CLK  brg5/cntr_dutyA\[19\]/Q  brg5/cntr_dutyA7_0_I_2/A  brg5/cntr_dutyA7_0_I_2/Y  brg5/cntr_dutyA7_0_I_17/A  brg5/cntr_dutyA7_0_I_17/Y  brg5/cntr_dutyA7_0_I_18/A  brg5/cntr_dutyA7_0_I_18/Y  brg5/cntr_dutyA7_0_I_20/B  brg5/cntr_dutyA7_0_I_20/Y  brg5/cntr_dutyA7_0_I_140/A  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[19\]/CLK  brg4/cntr_dutyA\[19\]/Q  brg4/cntr_dutyA7_0_I_2/A  brg4/cntr_dutyA7_0_I_2/Y  brg4/cntr_dutyA7_0_I_17/A  brg4/cntr_dutyA7_0_I_17/Y  brg4/cntr_dutyA7_0_I_18/A  brg4/cntr_dutyA7_0_I_18/Y  brg4/cntr_dutyA7_0_I_20/B  brg4/cntr_dutyA7_0_I_20/Y  brg4/cntr_dutyA7_0_I_140/A  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[19\]/CLK  brg3/cntr_dutyA\[19\]/Q  brg3/cntr_dutyA7_0_I_2/A  brg3/cntr_dutyA7_0_I_2/Y  brg3/cntr_dutyA7_0_I_17/A  brg3/cntr_dutyA7_0_I_17/Y  brg3/cntr_dutyA7_0_I_18/A  brg3/cntr_dutyA7_0_I_18/Y  brg3/cntr_dutyA7_0_I_20/B  brg3/cntr_dutyA7_0_I_20/Y  brg3/cntr_dutyA7_0_I_140/A  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[19\]/CLK  brg2/cntr_dutyA\[19\]/Q  brg2/cntr_dutyA7_0_I_2/A  brg2/cntr_dutyA7_0_I_2/Y  brg2/cntr_dutyA7_0_I_17/A  brg2/cntr_dutyA7_0_I_17/Y  brg2/cntr_dutyA7_0_I_18/A  brg2/cntr_dutyA7_0_I_18/Y  brg2/cntr_dutyA7_0_I_20/B  brg2/cntr_dutyA7_0_I_20/Y  brg2/cntr_dutyA7_0_I_140/A  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[3\]/CLK  brg1/cntr_freq\[3\]/Q  brg1/clk_divider_RNID8LQ\[2\]/A  brg1/clk_divider_RNID8LQ\[2\]/Y  brg1/clk_divider_RNI7FKV2\[0\]/B  brg1/clk_divider_RNI7FKV2\[0\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/C  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[3\]/CLK  brg3/cntr_freq\[3\]/Q  brg3/clk_divider_RNIH05G\[2\]/A  brg3/clk_divider_RNIH05G\[2\]/Y  brg3/cntr_freq_RNILH0H1\[0\]/B  brg3/cntr_freq_RNILH0H1\[0\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/C  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[15\]/CLK  brg5/cntr_dutyC\[15\]/Q  brg5/cntr_dutyC6_0_I_82/A  brg5/cntr_dutyC6_0_I_82/Y  brg5/cntr_dutyC6_0_I_83/A  brg5/cntr_dutyC6_0_I_83/Y  brg5/cntr_dutyC6_0_I_84/B  brg5/cntr_dutyC6_0_I_84/Y  brg5/cntr_dutyC6_0_I_107/A  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[15\]/CLK  brg5/cntr_dutyB\[15\]/Q  brg5/cntr_dutyB6_0_I_82/A  brg5/cntr_dutyB6_0_I_82/Y  brg5/cntr_dutyB6_0_I_83/A  brg5/cntr_dutyB6_0_I_83/Y  brg5/cntr_dutyB6_0_I_84/B  brg5/cntr_dutyB6_0_I_84/Y  brg5/cntr_dutyB6_0_I_107/A  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[15\]/CLK  brg4/cntr_dutyC\[15\]/Q  brg4/cntr_dutyC6_0_I_82/A  brg4/cntr_dutyC6_0_I_82/Y  brg4/cntr_dutyC6_0_I_83/A  brg4/cntr_dutyC6_0_I_83/Y  brg4/cntr_dutyC6_0_I_84/B  brg4/cntr_dutyC6_0_I_84/Y  brg4/cntr_dutyC6_0_I_107/A  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[15\]/CLK  brg4/cntr_dutyB\[15\]/Q  brg4/cntr_dutyB6_0_I_82/A  brg4/cntr_dutyB6_0_I_82/Y  brg4/cntr_dutyB6_0_I_83/A  brg4/cntr_dutyB6_0_I_83/Y  brg4/cntr_dutyB6_0_I_84/B  brg4/cntr_dutyB6_0_I_84/Y  brg4/cntr_dutyB6_0_I_107/A  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[15\]/CLK  brg3/cntr_dutyC\[15\]/Q  brg3/cntr_dutyC6_0_I_82/A  brg3/cntr_dutyC6_0_I_82/Y  brg3/cntr_dutyC6_0_I_83/A  brg3/cntr_dutyC6_0_I_83/Y  brg3/cntr_dutyC6_0_I_84/B  brg3/cntr_dutyC6_0_I_84/Y  brg3/cntr_dutyC6_0_I_107/A  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[15\]/CLK  brg3/cntr_dutyB\[15\]/Q  brg3/cntr_dutyB6_0_I_82/A  brg3/cntr_dutyB6_0_I_82/Y  brg3/cntr_dutyB6_0_I_83/A  brg3/cntr_dutyB6_0_I_83/Y  brg3/cntr_dutyB6_0_I_84/B  brg3/cntr_dutyB6_0_I_84/Y  brg3/cntr_dutyB6_0_I_107/A  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[15\]/CLK  brg2/cntr_dutyC\[15\]/Q  brg2/cntr_dutyC6_0_I_82/A  brg2/cntr_dutyC6_0_I_82/Y  brg2/cntr_dutyC6_0_I_83/A  brg2/cntr_dutyC6_0_I_83/Y  brg2/cntr_dutyC6_0_I_84/B  brg2/cntr_dutyC6_0_I_84/Y  brg2/cntr_dutyC6_0_I_107/A  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[15\]/CLK  brg2/cntr_dutyB\[15\]/Q  brg2/cntr_dutyB6_0_I_82/A  brg2/cntr_dutyB6_0_I_82/Y  brg2/cntr_dutyB6_0_I_83/A  brg2/cntr_dutyB6_0_I_83/Y  brg2/cntr_dutyB6_0_I_84/B  brg2/cntr_dutyB6_0_I_84/Y  brg2/cntr_dutyB6_0_I_107/A  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_freq\[15\]/CLK  brg5/cntr_freq\[15\]/Q  brg5/cntr_freq_RNI26PG6\[15\]/B  brg5/cntr_freq_RNI26PG6\[15\]/Y  brg5/cntr_freq_RNIMQDOB\[13\]/C  brg5/cntr_freq_RNIMQDOB\[13\]/Y  brg5/cntr_freq_RNI8JC8F\[6\]/C  brg5/cntr_freq_RNI8JC8F\[6\]/Y  brg5/cntr_freq_RNISKCS91\[3\]/B  brg5/cntr_freq_RNISKCS91\[3\]/Y  brg5/StrobeC_RNO/B  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[13\]/CLK  brg4/cntr_freq\[13\]/Q  brg4/cntr_freq_RNIJ3T07\[13\]/B  brg4/cntr_freq_RNIJ3T07\[13\]/Y  brg4/cntr_freq_RNIGOSRE\[15\]/C  brg4/cntr_freq_RNIGOSRE\[15\]/Y  brg4/cntr_freq_RNIQ5FBM\[6\]/C  brg4/cntr_freq_RNIQ5FBM\[6\]/Y  brg4/cntr_freq_RNI7BVT22\[3\]/B  brg4/cntr_freq_RNI7BVT22\[3\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[15\]/CLK  brg3/cntr_freq\[15\]/Q  brg3/cntr_freq_RNI64KM9\[15\]/B  brg3/cntr_freq_RNI64KM9\[15\]/Y  brg3/cntr_freq_RNIVQV4J\[13\]/C  brg3/cntr_freq_RNIVQV4J\[13\]/Y  brg3/cntr_freq_RNIF5ISU\[6\]/C  brg3/cntr_freq_RNIF5ISU\[6\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/B  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[13\]/CLK  brg1/cntr_freq\[13\]/Q  brg1/cntr_freq_RNI85949\[13\]/B  brg1/cntr_freq_RNI85949\[13\]/Y  brg1/cntr_freq_RNIERELJ\[15\]/C  brg1/cntr_freq_RNIERELJ\[15\]/Y  brg1/cntr_freq_RNIGG1JT\[15\]/C  brg1/cntr_freq_RNIGG1JT\[15\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/B  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[9\]/CLK  brg4/cntr_freq\[9\]/Q  brg4/cntr_freq_RNIIGPU9\[9\]/A  brg4/cntr_freq_RNIIGPU9\[9\]/Y  brg4/cntr_freq_RNILLFUA\[1\]/C  brg4/cntr_freq_RNILLFUA\[1\]/Y  brg4/cntr_freq_RNIH81GI\[3\]/C  brg4/cntr_freq_RNIH81GI\[3\]/Y  brg4/cntr_freq_RNI7BVT22\[3\]/C  brg4/cntr_freq_RNI7BVT22\[3\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[1\]/CLK  brg1/cntr_freq\[1\]/Q  brg1/cntr_freq_RNIKFA02\[1\]/A  brg1/cntr_freq_RNIKFA02\[1\]/Y  brg1/cntr_freq_RNI6V0ME\[1\]/C  brg1/cntr_freq_RNI6V0ME\[1\]/Y  brg1/cntr_freq_RNIQRS8Q\[3\]/C  brg1/cntr_freq_RNIQRS8Q\[3\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/C  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[1\]/CLK  brg1/cntr_freq\[1\]/Q  brg1/cntr_freq_RNIKFA02\[1\]/A  brg1/cntr_freq_RNIKFA02\[1\]/Y  brg1/cntr_freq_RNI6V0ME\[1\]/C  brg1/cntr_freq_RNI6V0ME\[1\]/Y  brg1/cntr_freq_RNIQRS8Q\[3\]/C  brg1/cntr_freq_RNIQRS8Q\[3\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/C  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeB_RNO/C  brg1/StrobeB_RNO/Y  brg1/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_24_0_iv_1/B  can_control/OPB_DO_1_t_0_24_0_iv_1/Y  can_control/OPB_DO_1_t_0_24_0_iv_6/A  can_control/OPB_DO_1_t_0_24_0_iv_6/Y  can_control/state1_RNILJMGF5/B  can_control/state1_RNILJMGF5/Y  can_control/state1_RNICR4A08/A  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNI4CK37/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C8_RNI4CK37/Y  ad2_mod/data_length_RNIR2QJO1\[8\]/A  ad2_mod/data_length_RNIR2QJO1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_8/C  can_control/OPB_DO_1_t_0_22_0_iv_8/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/C  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIED0R6/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIED0R6/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIFQ16O1/A  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIFQ16O1/Y  can_control/OPB_DO_1_t_0_19_0_iv_8/C  can_control/OPB_DO_1_t_0_19_0_iv_8/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/C  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i/B  brg4/G_426_i/Y  brg4/CycleCount_RNII2BED\[13\]/C  brg4/CycleCount_RNII2BED\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_7/B  can_control/OPB_DO_1_t_0_17_0_iv_7/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/A  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[13\]/CLK  brg2/cntr_freq\[13\]/Q  brg2/clk_divider_RNIISBI\[13\]/A  brg2/clk_divider_RNIISBI\[13\]/Y  brg2/clk_divider_RNI8TN41\[15\]/C  brg2/clk_divider_RNI8TN41\[15\]/Y  brg2/clk_divider_RNIMMIF1\[6\]/C  brg2/clk_divider_RNIMMIF1\[6\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/B  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i_0/B  brg4/G_426_i_0/Y  brg4/CycleCount_RNI6MAED\[10\]/C  brg4/CycleCount_RNI6MAED\[10\]/Y  brg4/CycleCount_RNIIMQUN\[10\]/A  brg4/CycleCount_RNIIMQUN\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_10/C  can_control/OPB_DO_1_t_0_20_0_iv_10/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/A  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4_0/B  brk2/m4_0/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/B  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/C  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4_0/B  brk2/m4_0/Y  can_control/OPB_DO_1_t_0_12_0_iv_8/B  can_control/OPB_DO_1_t_0_12_0_iv_8/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/C  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[8\]/CLK  brg5/cntr_freq\[8\]/Q  brg5/clk_divider_RNI04L5\[8\]/B  brg5/clk_divider_RNI04L5\[8\]/Y  brg5/cntr_freq_RNI2AAB\[9\]/C  brg5/cntr_freq_RNI2AAB\[9\]/Y  brg5/cntr_freq_RNI4JJM\[9\]/C  brg5/cntr_freq_RNI4JJM\[9\]/Y  brg5/cntr_freq_RNI0U6D1\[3\]/C  brg5/cntr_freq_RNI0U6D1\[3\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/C  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[8\]/CLK  brg5/cntr_dutyC\[8\]/Q  brg5/cntr_dutyC6_0_I_110/A  brg5/cntr_dutyC6_0_I_110/Y  brg5/cntr_dutyC6_0_I_114/B  brg5/cntr_dutyC6_0_I_114/Y  brg5/cntr_dutyC6_0_I_115/A  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[8\]/CLK  brg5/cntr_dutyB\[8\]/Q  brg5/cntr_dutyB6_0_I_110/A  brg5/cntr_dutyB6_0_I_110/Y  brg5/cntr_dutyB6_0_I_114/B  brg5/cntr_dutyB6_0_I_114/Y  brg5/cntr_dutyB6_0_I_115/A  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[8\]/CLK  brg4/cntr_dutyC\[8\]/Q  brg4/cntr_dutyC6_0_I_110/A  brg4/cntr_dutyC6_0_I_110/Y  brg4/cntr_dutyC6_0_I_114/B  brg4/cntr_dutyC6_0_I_114/Y  brg4/cntr_dutyC6_0_I_115/A  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[8\]/CLK  brg4/cntr_dutyB\[8\]/Q  brg4/cntr_dutyB6_0_I_110/A  brg4/cntr_dutyB6_0_I_110/Y  brg4/cntr_dutyB6_0_I_114/B  brg4/cntr_dutyB6_0_I_114/Y  brg4/cntr_dutyB6_0_I_115/A  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[8\]/CLK  brg3/cntr_dutyC\[8\]/Q  brg3/cntr_dutyC6_0_I_110/A  brg3/cntr_dutyC6_0_I_110/Y  brg3/cntr_dutyC6_0_I_114/B  brg3/cntr_dutyC6_0_I_114/Y  brg3/cntr_dutyC6_0_I_115/A  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[8\]/CLK  brg3/cntr_dutyB\[8\]/Q  brg3/cntr_dutyB6_0_I_110/A  brg3/cntr_dutyB6_0_I_110/Y  brg3/cntr_dutyB6_0_I_114/B  brg3/cntr_dutyB6_0_I_114/Y  brg3/cntr_dutyB6_0_I_115/A  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[8\]/CLK  brg2/cntr_dutyC\[8\]/Q  brg2/cntr_dutyC6_0_I_110/A  brg2/cntr_dutyC6_0_I_110/Y  brg2/cntr_dutyC6_0_I_114/B  brg2/cntr_dutyC6_0_I_114/Y  brg2/cntr_dutyC6_0_I_115/A  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[8\]/CLK  brg2/cntr_dutyB\[8\]/Q  brg2/cntr_dutyB6_0_I_110/A  brg2/cntr_dutyB6_0_I_110/Y  brg2/cntr_dutyB6_0_I_114/B  brg2/cntr_dutyB6_0_I_114/Y  brg2/cntr_dutyB6_0_I_115/A  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/CycleCount_RNIIERSV\[28\]/B  brk1/CycleCount_RNIIERSV\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/A  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/CycleCount_RNI42TSV\[30\]/B  brk1/CycleCount_RNI42TSV\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/A  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i/B  brg4/G_426_i/Y  brg4/CycleCount_RNIAQAED\[11\]/C  brg4/CycleCount_RNIAQAED\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_8/B  can_control/OPB_DO_1_t_0_19_0_iv_8/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/C  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i/B  brg4/G_426_i/Y  brg4/CycleCount_RNI26SJD\[8\]/C  brg4/CycleCount_RNI26SJD\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_8/B  can_control/OPB_DO_1_t_0_22_0_iv_8/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/C  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/un1_OPB_RE/A  ad2_mod/un1_OPB_RE/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNIUSO1I/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C1_RNIUSO1I/Y  ad2_mod/control_0_RNIBAHLM1\[1\]/C  ad2_mod/control_0_RNIBAHLM1\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/A  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/m10/A  brk2/m10/Y  brk2/sample_time_set_RNINUKTA\[16\]/B  brk2/sample_time_set_RNINUKTA\[16\]/Y  brk2/sample_time_set_RNIKOGLL\[16\]/B  brk2/sample_time_set_RNIKOGLL\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/A  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_freq\[1\]/CLK  brg1/cntr_freq\[1\]/Q  brg1/cntr_freq_RNIKFA02\[1\]/A  brg1/cntr_freq_RNIKFA02\[1\]/Y  brg1/cntr_freq_RNI6V0ME\[1\]/C  brg1/cntr_freq_RNI6V0ME\[1\]/Y  brg1/cntr_freq_RNIQRS8Q\[3\]/C  brg1/cntr_freq_RNIQRS8Q\[3\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/C  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeA_RNO/C  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_2/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_9/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_9/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[4\]/CLK  brg2/cntr_freq\[4\]/Q  brg2/cntr_freq_RNI4FQA\[4\]/B  brg2/cntr_freq_RNI4FQA\[4\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/B  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/sample_trig_RNI7F8BA/B  brk2/sample_trig_RNI7F8BA/Y  brk2/CycleCount_RNIFESOK\[0\]/B  brk2/CycleCount_RNIFESOK\[0\]/Y  brk2/pdenable_RNIV2NL91/A  brk2/pdenable_RNIV2NL91/Y  brk2/pdenable_RNI0CB9K2/A  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/clk_divider_RNIOJF5A\[0\]/B  brk2/clk_divider_RNIOJF5A\[0\]/Y  brk2/pdenable_RNIQRKIK/A  brk2/pdenable_RNIQRKIK/Y  brk2/pdenable_RNIV2NL91/B  brk2/pdenable_RNIV2NL91/Y  brk2/pdenable_RNI0CB9K2/A  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_freq\[4\]/CLK  brg3/cntr_freq\[4\]/Q  brg3/cntr_freq_RNINDOD3\[4\]/B  brg3/cntr_freq_RNINDOD3\[4\]/Y  brg3/cntr_freq_RNI0MKOB\[3\]/A  brg3/cntr_freq_RNI0MKOB\[3\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/C  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNIEIE4M\[19\]/B  brg1/sample_time_set_RNIEIE4M\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_5/B  can_control/OPB_DO_1_t_0_11_0_iv_5/Y  can_control/OPB_DO_1_t_0_11_0_iv_8/C  can_control/OPB_DO_1_t_0_11_0_iv_8/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/B  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[19\]/CLK  brk2/cntr_dutyA\[19\]/Q  brk2/cntr_dutyA7_0_I_2/A  brk2/cntr_dutyA7_0_I_2/Y  brk2/cntr_dutyA7_0_I_17/A  brk2/cntr_dutyA7_0_I_17/Y  brk2/cntr_dutyA7_0_I_18/A  brk2/cntr_dutyA7_0_I_18/Y  brk2/cntr_dutyA7_0_I_20/B  brk2/cntr_dutyA7_0_I_20/Y  brk2/cntr_dutyA7_0_I_140/A  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[19\]/CLK  brk1/cntr_dutyA\[19\]/Q  brk1/cntr_dutyA7_0_I_2/A  brk1/cntr_dutyA7_0_I_2/Y  brk1/cntr_dutyA7_0_I_17/A  brk1/cntr_dutyA7_0_I_17/Y  brk1/cntr_dutyA7_0_I_18/A  brk1/cntr_dutyA7_0_I_18/Y  brk1/cntr_dutyA7_0_I_20/B  brk1/cntr_dutyA7_0_I_20/Y  brk1/cntr_dutyA7_0_I_140_0/A  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[19\]/CLK  brg1/cntr_dutyC\[19\]/Q  brg1/cntr_dutyC6_0_I_2/A  brg1/cntr_dutyC6_0_I_2/Y  brg1/cntr_dutyC6_0_I_17/A  brg1/cntr_dutyC6_0_I_17/Y  brg1/cntr_dutyC6_0_I_18/A  brg1/cntr_dutyC6_0_I_18/Y  brg1/cntr_dutyC6_0_I_20/B  brg1/cntr_dutyC6_0_I_20/Y  brg1/cntr_dutyC6_0_I_140/A  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[19\]/CLK  brg1/cntr_dutyB\[19\]/Q  brg1/cntr_dutyB6_0_I_2/A  brg1/cntr_dutyB6_0_I_2/Y  brg1/cntr_dutyB6_0_I_17/A  brg1/cntr_dutyB6_0_I_17/Y  brg1/cntr_dutyB6_0_I_18/A  brg1/cntr_dutyB6_0_I_18/Y  brg1/cntr_dutyB6_0_I_20/B  brg1/cntr_dutyB6_0_I_20/Y  brg1/cntr_dutyB6_0_I_140_0/A  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/pdenable_RNIBEV2A/B  brk2/pdenable_RNIBEV2A/Y  brk2/pdenable_RNIQRKIK/B  brk2/pdenable_RNIQRKIK/Y  brk2/pdenable_RNIV2NL91/B  brk2/pdenable_RNIV2NL91/Y  brk2/pdenable_RNI0CB9K2/A  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/faultB_buf_RNIA16EA/B  brk2/faultB_buf_RNIA16EA/Y  brk2/faultB_buf_RNI87F8L/B  brk2/faultB_buf_RNI87F8L/Y  brk2/sample_time_set_RNICHE9A1\[0\]/A  brk2/sample_time_set_RNICHE9A1\[0\]/Y  brk2/pdenable_RNI0CB9K2/B  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/sample_time_set_RNIJDP3A\[0\]/B  brk2/sample_time_set_RNIJDP3A\[0\]/Y  brk2/sample_time_set_RNIEHPMK\[0\]/A  brk2/sample_time_set_RNIEHPMK\[0\]/Y  brk2/sample_time_set_RNICHE9A1\[0\]/B  brk2/sample_time_set_RNICHE9A1\[0\]/Y  brk2/pdenable_RNI0CB9K2/B  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/sample_time_set_RNIAUM9E\[13\]/C  brg2/sample_time_set_RNIAUM9E\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/B  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/B  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m27_e/A  ad2_mod/m27_e/Y  ad2_mod/m28/A  ad2_mod/m28/Y  ad2_mod/state_RNI8N4PE\[11\]/C  ad2_mod/state_RNI8N4PE\[11\]/Y  ad2_mod/control_0_RNIBAHLM1\[1\]/B  ad2_mod/control_0_RNIBAHLM1\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/A  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/sample_time_set_RNIB8VDA\[1\]/A  brk2/sample_time_set_RNIB8VDA\[1\]/Y  brk2/sample_time_set_RNI0B5HV\[1\]/B  brk2/sample_time_set_RNI0B5HV\[1\]/Y  brk2/CycleCount_RNIA7BLK1\[1\]/B  brk2/CycleCount_RNIA7BLK1\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/C  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/polarity_RNI4AQ8A/B  brk2/polarity_RNI4AQ8A/Y  brk2/sample_time_set_RNIEHPMK\[0\]/B  brk2/sample_time_set_RNIEHPMK\[0\]/Y  brk2/sample_time_set_RNICHE9A1\[0\]/B  brk2/sample_time_set_RNICHE9A1\[0\]/Y  brk2/pdenable_RNI0CB9K2/B  brk2/pdenable_RNI0CB9K2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_0_a2_7\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_7\[1\]/Y  brg4/sample_trig_RNILD5VA/C  brg4/sample_trig_RNILD5VA/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_3/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_5/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/clk_divider_RNI8SRUA\[1\]/C  brg5/clk_divider_RNI8SRUA\[1\]/Y  brg5/clk_divider_RNI9NGVL\[1\]/C  brg5/clk_divider_RNI9NGVL\[1\]/Y  brg5/sample_time_set_RNI3V5TB1\[1\]/B  brg5/sample_time_set_RNI3V5TB1\[1\]/Y  brg5/CycleCount_RNI315412\[1\]/B  brg5/CycleCount_RNI315412\[1\]/Y  pci_target/OPB_m7_0_a2_26/C  pci_target/OPB_m7_0_a2_26/Y  pci_target/sp_dr_RNIFFQV261\[1\]/B  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNI83NDA\[25\]/B  brk2/CycleCount_RNI83NDA\[25\]/Y  brk2/sample_time_set_RNIKQILL\[25\]/A  brk2/sample_time_set_RNIKQILL\[25\]/Y  brk2/sample_time_set_RNI0VS8A1\[25\]/A  brk2/sample_time_set_RNI0VS8A1\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_8/C  can_control/OPB_DO_1_t_0_5_0_iv_8/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/C  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  Clocks/dev_sp1_m\[13\]/B  Clocks/dev_sp1_m\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_3/B  can_control/OPB_DO_1_t_0_17_0_iv_3/Y  can_control/OPB_DO_1_t_0_17_0_iv_4/C  can_control/OPB_DO_1_t_0_17_0_iv_4/Y  can_control/OPB_DO_1_t_0_17_0_iv_5/A  can_control/OPB_DO_1_t_0_17_0_iv_5/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/C  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/B  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m2/A  brk2/m2/Y  brk2/clk_divider_RNIGELFA\[1\]/A  brk2/clk_divider_RNIGELFA\[1\]/Y  brk2/CycleCount_RNIL40QK\[1\]/B  brk2/CycleCount_RNIL40QK\[1\]/Y  brk2/CycleCount_RNIA7BLK1\[1\]/A  brk2/CycleCount_RNIA7BLK1\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/C  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[1\]/CLK  brg5/cntr_freq\[1\]/Q  brg5/clk_divider_RNIILK5\[1\]/B  brg5/clk_divider_RNIILK5\[1\]/Y  brg5/cntr_freq_RNI4JJM\[9\]/B  brg5/cntr_freq_RNI4JJM\[9\]/Y  brg5/cntr_freq_RNI0U6D1\[3\]/C  brg5/cntr_freq_RNI0U6D1\[3\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/C  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeB_RNO/B  brg5/StrobeB_RNO/Y  brg5/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[0\]/CLK  brg1/cntr_freq\[0\]/Q  brg1/cntr_freq_RNIH2AA1\[0\]/C  brg1/cntr_freq_RNIH2AA1\[0\]/Y  brg1/clk_divider_RNI7FKV2\[0\]/C  brg1/clk_divider_RNI7FKV2\[0\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/C  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[0\]/CLK  brg3/cntr_freq\[0\]/Q  brg3/cntr_freq_RNINKMG\[0\]/C  brg3/cntr_freq_RNINKMG\[0\]/Y  brg3/cntr_freq_RNILH0H1\[0\]/C  brg3/cntr_freq_RNILH0H1\[0\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/C  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_freq\[1\]/CLK  brg5/cntr_freq\[1\]/Q  brg5/clk_divider_RNIHKK5\[0\]/A  brg5/clk_divider_RNIHKK5\[0\]/Y  brg5/cntr_freq_RNI4B9B\[2\]/C  brg5/cntr_freq_RNI4B9B\[2\]/Y  brg5/cntr_freq_RNI3KCI\[0\]/C  brg5/cntr_freq_RNI3KCI\[0\]/Y  brg5/cntr_freq_RNIBB091\[0\]/C  brg5/cntr_freq_RNIBB091\[0\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/C  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg5/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg5/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg5/over_i_set_RNINL1TA\[1\]/B  brg5/over_i_set_RNINL1TA\[1\]/Y  brg5/sample_time_set_RNI3V5TB1\[1\]/A  brg5/sample_time_set_RNI3V5TB1\[1\]/Y  brg5/CycleCount_RNI315412\[1\]/B  brg5/CycleCount_RNI315412\[1\]/Y  pci_target/OPB_m7_0_a2_26/C  pci_target/OPB_m7_0_a2_26/Y  pci_target/sp_dr_RNIFFQV261\[1\]/B  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[31\]/CLK  brg5/cntr_dutyC\[31\]/Q  brg5/cntr_dutyC6_0_I_34/B  brg5/cntr_dutyC6_0_I_34/Y  brg5/cntr_dutyC6_0_I_39/C  brg5/cntr_dutyC6_0_I_39/Y  brg5/cntr_dutyC6_0_I_41/B  brg5/cntr_dutyC6_0_I_41/Y  brg5/cntr_dutyC6_0_I_65/C  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[31\]/CLK  brg5/cntr_dutyB\[31\]/Q  brg5/cntr_dutyB6_0_I_34/B  brg5/cntr_dutyB6_0_I_34/Y  brg5/cntr_dutyB6_0_I_39/C  brg5/cntr_dutyB6_0_I_39/Y  brg5/cntr_dutyB6_0_I_41/B  brg5/cntr_dutyB6_0_I_41/Y  brg5/cntr_dutyB6_0_I_65/C  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[31\]/CLK  brg4/cntr_dutyC\[31\]/Q  brg4/cntr_dutyC6_0_I_34/B  brg4/cntr_dutyC6_0_I_34/Y  brg4/cntr_dutyC6_0_I_39/C  brg4/cntr_dutyC6_0_I_39/Y  brg4/cntr_dutyC6_0_I_41/B  brg4/cntr_dutyC6_0_I_41/Y  brg4/cntr_dutyC6_0_I_65/C  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[31\]/CLK  brg4/cntr_dutyB\[31\]/Q  brg4/cntr_dutyB6_0_I_34/B  brg4/cntr_dutyB6_0_I_34/Y  brg4/cntr_dutyB6_0_I_39/C  brg4/cntr_dutyB6_0_I_39/Y  brg4/cntr_dutyB6_0_I_41/B  brg4/cntr_dutyB6_0_I_41/Y  brg4/cntr_dutyB6_0_I_65/C  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[31\]/CLK  brg3/cntr_dutyC\[31\]/Q  brg3/cntr_dutyC6_0_I_34/B  brg3/cntr_dutyC6_0_I_34/Y  brg3/cntr_dutyC6_0_I_39/C  brg3/cntr_dutyC6_0_I_39/Y  brg3/cntr_dutyC6_0_I_41/B  brg3/cntr_dutyC6_0_I_41/Y  brg3/cntr_dutyC6_0_I_65/C  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[31\]/CLK  brg3/cntr_dutyB\[31\]/Q  brg3/cntr_dutyB6_0_I_34/B  brg3/cntr_dutyB6_0_I_34/Y  brg3/cntr_dutyB6_0_I_39/C  brg3/cntr_dutyB6_0_I_39/Y  brg3/cntr_dutyB6_0_I_41/B  brg3/cntr_dutyB6_0_I_41/Y  brg3/cntr_dutyB6_0_I_65/C  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[31\]/CLK  brg2/cntr_dutyC\[31\]/Q  brg2/cntr_dutyC6_0_I_34/B  brg2/cntr_dutyC6_0_I_34/Y  brg2/cntr_dutyC6_0_I_39/C  brg2/cntr_dutyC6_0_I_39/Y  brg2/cntr_dutyC6_0_I_41/B  brg2/cntr_dutyC6_0_I_41/Y  brg2/cntr_dutyC6_0_I_65/C  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[31\]/CLK  brg2/cntr_dutyB\[31\]/Q  brg2/cntr_dutyB6_0_I_34/B  brg2/cntr_dutyB6_0_I_34/Y  brg2/cntr_dutyB6_0_I_39/C  brg2/cntr_dutyB6_0_I_39/Y  brg2/cntr_dutyB6_0_I_41/B  brg2/cntr_dutyB6_0_I_41/Y  brg2/cntr_dutyB6_0_I_65/C  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIN8M1\[0\]/A  pci_target/pci_cmd_RNIN8M1\[0\]/Y  pci_target/pci_cmd_RNILDJFE_1\[0\]/B  pci_target/pci_cmd_RNILDJFE_1\[0\]/Y  pci_target/pci_cmd_RNIS5ESE\[0\]/B  pci_target/pci_cmd_RNIS5ESE\[0\]/Y  pci_target/sp_dr_RNIO6RLC1\[1\]/B  pci_target/sp_dr_RNIO6RLC1\[1\]/Y  pci_target/sp_dr_RNIEKECD1\[1\]/B  pci_target/sp_dr_RNIEKECD1\[1\]/Y  pci_target/sp_dr_RNI8R88N1\[1\]/C  pci_target/sp_dr_RNI8R88N1\[1\]/Y  pci_target/sp_dr_RNIJ4BNH2\[1\]/A  pci_target/sp_dr_RNIJ4BNH2\[1\]/Y  pci_target/sp_dr_RNIK8GGR2\[1\]/C  pci_target/sp_dr_RNIK8GGR2\[1\]/Y  pci_target/sp_dr_RNIFK84K5\[1\]/B  pci_target/sp_dr_RNIFK84K5\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/C  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/sample_time_set_RNID69F01\[18\]/C  brg2/sample_time_set_RNID69F01\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_4/C  can_control/OPB_DO_1_t_0_12_0_iv_4/Y  can_control/OPB_DO_1_t_0_12_0_iv_5/C  can_control/OPB_DO_1_t_0_12_0_iv_5/Y  can_control/OPB_DO_1_t_0_12_0_iv_8/C  can_control/OPB_DO_1_t_0_12_0_iv_8/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/C  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_freq\[2\]/CLK  brg4/cntr_freq\[2\]/Q  brg4/clk_divider_RNIHQSA\[1\]/A  brg4/clk_divider_RNIHQSA\[1\]/Y  brg4/cntr_freq_RNISIM11\[0\]/B  brg4/cntr_freq_RNISIM11\[0\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/C  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[4\]/CLK  brg4/cntr_freq\[4\]/Q  brg4/cntr_freq_RNIV3962\[4\]/B  brg4/cntr_freq_RNIV3962\[4\]/Y  brg4/cntr_freq_RNIIQB05\[5\]/C  brg4/cntr_freq_RNIIQB05\[5\]/Y  brg4/cntr_freq_RNIH81GI\[3\]/B  brg4/cntr_freq_RNIH81GI\[3\]/Y  brg4/cntr_freq_RNI7BVT22\[3\]/C  brg4/cntr_freq_RNI7BVT22\[3\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[4\]/CLK  brg1/cntr_freq\[4\]/Q  brg1/cntr_freq_RNIA9N73\[4\]/B  brg1/cntr_freq_RNIA9N73\[4\]/Y  brg1/cntr_freq_RNI2BF57\[5\]/C  brg1/cntr_freq_RNI2BF57\[5\]/Y  brg1/cntr_freq_RNIQRS8Q\[3\]/B  brg1/cntr_freq_RNIQRS8Q\[3\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/C  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_freq\[1\]/CLK  brg5/cntr_freq\[1\]/Q  brg5/clk_divider_RNIILK5\[1\]/B  brg5/clk_divider_RNIILK5\[1\]/Y  brg5/cntr_freq_RNI4JJM\[9\]/B  brg5/cntr_freq_RNI4JJM\[9\]/Y  brg5/cntr_freq_RNI0U6D1\[3\]/C  brg5/cntr_freq_RNI0U6D1\[3\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/C  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeA_RNO/A  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[30\]/CLK  brk2/cntr_dutyA\[30\]/Q  brk2/cntr_dutyA7_0_I_39/A  brk2/cntr_dutyA7_0_I_39/Y  brk2/cntr_dutyA7_0_I_41/B  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[30\]/CLK  brk1/cntr_dutyA\[30\]/Q  brk1/cntr_dutyA7_0_I_39/A  brk1/cntr_dutyA7_0_I_39/Y  brk1/cntr_dutyA7_0_I_41/B  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[30\]/CLK  brg1/cntr_dutyC\[30\]/Q  brg1/cntr_dutyC6_0_I_39/A  brg1/cntr_dutyC6_0_I_39/Y  brg1/cntr_dutyC6_0_I_41/B  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[30\]/CLK  brg1/cntr_dutyB\[30\]/Q  brg1/cntr_dutyB6_0_I_39/A  brg1/cntr_dutyB6_0_I_39/Y  brg1/cntr_dutyB6_0_I_41/B  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  Clocks/dev_sp2_m\[15\]/B  Clocks/dev_sp2_m\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_3/B  can_control/OPB_DO_1_t_0_15_0_iv_3/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/C  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_5/C  can_control/OPB_DO_1_t_0_15_0_iv_5/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/A  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  Clocks/dev_sp2_m\[14\]/B  Clocks/dev_sp2_m\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_3/B  can_control/OPB_DO_1_t_0_16_0_iv_3/Y  can_control/OPB_DO_1_t_0_16_0_iv_4/C  can_control/OPB_DO_1_t_0_16_0_iv_4/Y  can_control/OPB_DO_1_t_0_16_0_iv_5/C  can_control/OPB_DO_1_t_0_16_0_iv_5/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/A  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[4\]/CLK  brg2/cntr_freq\[4\]/Q  brg2/cntr_freq_RNII7D5\[4\]/A  brg2/cntr_freq_RNII7D5\[4\]/Y  brg2/cntr_freq_RNI6HQA\[5\]/C  brg2/cntr_freq_RNI6HQA\[5\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/B  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg4/sample_time_set_RNIEN81M\[25\]/B  brg4/sample_time_set_RNIEN81M\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_6/B  can_control/OPB_DO_1_t_0_5_0_iv_6/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/B  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[9\]/CLK  brg5/cntr_dutyC\[9\]/Q  brg5/cntr_dutyC6_0_I_112/A  brg5/cntr_dutyC6_0_I_112/Y  brg5/cntr_dutyC6_0_I_114/A  brg5/cntr_dutyC6_0_I_114/Y  brg5/cntr_dutyC6_0_I_115/A  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[9\]/CLK  brg5/cntr_dutyB\[9\]/Q  brg5/cntr_dutyB6_0_I_112/A  brg5/cntr_dutyB6_0_I_112/Y  brg5/cntr_dutyB6_0_I_114/A  brg5/cntr_dutyB6_0_I_114/Y  brg5/cntr_dutyB6_0_I_115/A  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[9\]/CLK  brg4/cntr_dutyC\[9\]/Q  brg4/cntr_dutyC6_0_I_112/A  brg4/cntr_dutyC6_0_I_112/Y  brg4/cntr_dutyC6_0_I_114/A  brg4/cntr_dutyC6_0_I_114/Y  brg4/cntr_dutyC6_0_I_115/A  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[9\]/CLK  brg4/cntr_dutyB\[9\]/Q  brg4/cntr_dutyB6_0_I_112/A  brg4/cntr_dutyB6_0_I_112/Y  brg4/cntr_dutyB6_0_I_114/A  brg4/cntr_dutyB6_0_I_114/Y  brg4/cntr_dutyB6_0_I_115/A  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[9\]/CLK  brg3/cntr_dutyC\[9\]/Q  brg3/cntr_dutyC6_0_I_112/A  brg3/cntr_dutyC6_0_I_112/Y  brg3/cntr_dutyC6_0_I_114/A  brg3/cntr_dutyC6_0_I_114/Y  brg3/cntr_dutyC6_0_I_115/A  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[9\]/CLK  brg3/cntr_dutyB\[9\]/Q  brg3/cntr_dutyB6_0_I_112/A  brg3/cntr_dutyB6_0_I_112/Y  brg3/cntr_dutyB6_0_I_114/A  brg3/cntr_dutyB6_0_I_114/Y  brg3/cntr_dutyB6_0_I_115/A  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[9\]/CLK  brg2/cntr_dutyC\[9\]/Q  brg2/cntr_dutyC6_0_I_112/A  brg2/cntr_dutyC6_0_I_112/Y  brg2/cntr_dutyC6_0_I_114/A  brg2/cntr_dutyC6_0_I_114/Y  brg2/cntr_dutyC6_0_I_115/A  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[9\]/CLK  brg2/cntr_dutyB\[9\]/Q  brg2/cntr_dutyB6_0_I_112/A  brg2/cntr_dutyB6_0_I_112/Y  brg2/cntr_dutyB6_0_I_114/A  brg2/cntr_dutyB6_0_I_114/Y  brg2/cntr_dutyB6_0_I_115/A  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  can_control/OPB_DO_1_t_0_9_0_iv_6/B  can_control/OPB_DO_1_t_0_9_0_iv_6/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/C  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[18\]/CLK  pci_target/OPB_ADDR\[18\]/Q  add_dec/P_SW_RE_0_a2_0_a2_1/A  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2/B  add_dec/MEL_RE_0_a2_6_a2/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/m207_0/A  mel_mod/m207_0/Y  mel_mod/ack_time_set_RNIMJ57H\[7\]/B  mel_mod/ack_time_set_RNIMJ57H\[7\]/Y  mel_mod/ack_time_set_RNIAERGJ1\[7\]/B  mel_mod/ack_time_set_RNIAERGJ1\[7\]/Y  mel_mod/ack_time_set_RNIMV5R53\[7\]/A  mel_mod/ack_time_set_RNIMV5R53\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/C  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[7\]/CLK  brg1/cntr_dutyB\[7\]/Q  brg1/cntr_dutyB_RNISC573\[7\]/B  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNIVKBO8\[25\]/A  brg1/cntr_dutyB_RNIVKBO8\[25\]/Y  brg1/cntr_dutyB_RNIN5R19\[26\]/A  brg1/cntr_dutyB_RNIN5R19\[26\]/Y  brg1/cntr_dutyB_RNIGNAB9\[27\]/A  brg1/cntr_dutyB_RNIGNAB9\[27\]/Y  brg1/cntr_dutyB_RNIAAQK9\[28\]/A  brg1/cntr_dutyB_RNIAAQK9\[28\]/Y  brg1/cntr_dutyB_RNI5U9U9\[29\]/A  brg1/cntr_dutyB_RNI5U9U9\[29\]/Y  brg1/cntr_dutyB_RNO_0\[31\]/B  brg1/cntr_dutyB_RNO_0\[31\]/Y  brg1/cntr_dutyB_RNO\[31\]/C  brg1/cntr_dutyB_RNO\[31\]/Y  brg1/cntr_dutyB\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4_0/B  brk2/m4_0/Y  can_control/OPB_DO_1_t_0_7_0_iv_8/B  can_control/OPB_DO_1_t_0_7_0_iv_8/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/B  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/CycleCount_RNIGCRSV\[27\]/B  brk1/CycleCount_RNIGCRSV\[27\]/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/A  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/CycleCount_RNIC8RSV\[25\]/B  brk1/CycleCount_RNIC8RSV\[25\]/Y  can_control/OPB_DO_1_t_0_5_0_iv_6/C  can_control/OPB_DO_1_t_0_5_0_iv_6/Y  can_control/OPB_DO_1_t_0_5_0_iv_10/B  can_control/OPB_DO_1_t_0_5_0_iv_10/Y  can_control/OPB_DO_1_t_0_5_0_iv_12/A  can_control/OPB_DO_1_t_0_5_0_iv_12/Y  can_control/OPB_DO_1_t_0_5_0_iv/A  can_control/OPB_DO_1_t_0_5_0_iv/Y  pci_target/sp_dr_RNIKNTCKN\[25\]/A  pci_target/sp_dr_RNIKNTCKN\[25\]/Y  PCI_AD_pad\[25\]/D  PCI_AD_pad\[25\]/PAD  PCI_AD\[25\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/CycleCount_RNI2UQSV\[20\]/B  brk1/CycleCount_RNI2UQSV\[20\]/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/A  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI47S0M\[7\]/C  ilim_dac_mod/data_RNI47S0M\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_7/C  can_control/OPB_DO_1_t_0_23_0_iv_7/Y  can_control/state1_RNI8UI523/B  can_control/state1_RNI8UI523/Y  can_control/state1_RNIEUUK75/B  can_control/state1_RNIEUUK75/Y  pci_target/G_1_6/B  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNI8B5P9\[8\]/B  osc_count/sp_RNI8B5P9\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_1/C  can_control/OPB_DO_1_t_0_22_0_iv_1/Y  can_control/OPB_DO_1_t_0_22_0_iv_5/A  can_control/OPB_DO_1_t_0_22_0_iv_5/Y  can_control/OPB_DO_1_t_0_22_0_iv_6/C  can_control/OPB_DO_1_t_0_22_0_iv_6/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/A  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_freq\[0\]/CLK  brg3/cntr_freq\[0\]/Q  brg3/cntr_freq_RNICR4G\[0\]/B  brg3/cntr_freq_RNICR4G\[0\]/Y  brg3/cntr_freq_RNIUTSF1\[1\]/C  brg3/cntr_freq_RNIUTSF1\[1\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/B  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[1\]/CLK  brg4/cntr_freq\[1\]/Q  brg4/clk_divider_RNIUGPL\[1\]/B  brg4/clk_divider_RNIUGPL\[1\]/Y  brg4/cntr_freq_RNIS2KB1\[9\]/C  brg4/cntr_freq_RNIS2KB1\[9\]/Y  brg4/cntr_freq_RNIGT7N2\[3\]/C  brg4/cntr_freq_RNIGT7N2\[3\]/Y  brg4/cntr_freq_RNI4LOQ4\[3\]/C  brg4/cntr_freq_RNI4LOQ4\[3\]/Y  brg4/StrobeB_RNO/B  brg4/StrobeB_RNO/Y  brg4/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[3\]/CLK  brg1/cntr_freq\[3\]/Q  brg1/clk_divider_RNI0NAL1\[3\]/B  brg1/clk_divider_RNI0NAL1\[3\]/Y  brg1/clk_divider_RNIM3LA3\[1\]/C  brg1/clk_divider_RNIM3LA3\[1\]/Y  brg1/clk_divider_RNIOJAL6\[4\]/C  brg1/clk_divider_RNIOJAL6\[4\]/Y  brg1/clk_divider_RNI4E59B\[4\]/C  brg1/clk_divider_RNI4E59B\[4\]/Y  brg1/StrobeB_RNO/B  brg1/StrobeB_RNO/Y  brg1/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[17\]/CLK  pci_target/OPB_ADDR\[17\]/Q  add_dec/FOPT_RE_0_a2_4_a2_0/B  add_dec/FOPT_RE_0_a2_4_a2_0/Y  add_dec/CLOCK_RE_0_a2_6_a2_2/B  add_dec/CLOCK_RE_0_a2_6_a2_2/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[17\]/CLK  pci_target/OPB_ADDR\[17\]/Q  add_dec/FOPT_RE_0_a2_4_a2_0/B  add_dec/FOPT_RE_0_a2_4_a2_0/Y  add_dec/CLOCK_RE_0_a2_6_a2_2/B  add_dec/CLOCK_RE_0_a2_6_a2_2/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m4_0/A  Clocks/m4_0/Y  Clocks/Clk10HzDiv\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[17\]/CLK  pci_target/OPB_ADDR\[17\]/Q  add_dec/FOPT_RE_0_a2_4_a2_0/B  add_dec/FOPT_RE_0_a2_4_a2_0/Y  add_dec/CLOCK_RE_0_a2_6_a2_2/B  add_dec/CLOCK_RE_0_a2_6_a2_2/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m4_0/A  Clocks/m4_0/Y  Clocks/Clk10HzDiv\[2\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[17\]/CLK  pci_target/OPB_ADDR\[17\]/Q  add_dec/FOPT_RE_0_a2_4_a2_0/B  add_dec/FOPT_RE_0_a2_4_a2_0/Y  add_dec/CLOCK_RE_0_a2_6_a2_2/B  add_dec/CLOCK_RE_0_a2_6_a2_2/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m4_0/A  Clocks/m4_0/Y  Clocks/Clk10HzDiv\[1\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[17\]/CLK  pci_target/OPB_ADDR\[17\]/Q  add_dec/FOPT_RE_0_a2_4_a2_0/B  add_dec/FOPT_RE_0_a2_4_a2_0/Y  add_dec/CLOCK_RE_0_a2_6_a2_2/B  add_dec/CLOCK_RE_0_a2_6_a2_2/Y  Clocks/m1_0_1/A  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m4_0/A  Clocks/m4_0/Y  Clocks/Clk10HzDiv\[0\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[5\]/CLK  brg5/cntr_dutyC\[5\]/Q  brg5/cntr_dutyC6_0_I_108/A  brg5/cntr_dutyC6_0_I_108/Y  brg5/cntr_dutyC6_0_I_113/A  brg5/cntr_dutyC6_0_I_113/Y  brg5/cntr_dutyC6_0_I_115/B  brg5/cntr_dutyC6_0_I_115/Y  brg5/cntr_dutyC6_0_I_138/A  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[5\]/CLK  brg5/cntr_dutyB\[5\]/Q  brg5/cntr_dutyB6_0_I_108/A  brg5/cntr_dutyB6_0_I_108/Y  brg5/cntr_dutyB6_0_I_113/A  brg5/cntr_dutyB6_0_I_113/Y  brg5/cntr_dutyB6_0_I_115/B  brg5/cntr_dutyB6_0_I_115/Y  brg5/cntr_dutyB6_0_I_138/A  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[5\]/CLK  brg4/cntr_dutyC\[5\]/Q  brg4/cntr_dutyC6_0_I_108/A  brg4/cntr_dutyC6_0_I_108/Y  brg4/cntr_dutyC6_0_I_113/A  brg4/cntr_dutyC6_0_I_113/Y  brg4/cntr_dutyC6_0_I_115/B  brg4/cntr_dutyC6_0_I_115/Y  brg4/cntr_dutyC6_0_I_138/A  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[5\]/CLK  brg4/cntr_dutyB\[5\]/Q  brg4/cntr_dutyB6_0_I_108/A  brg4/cntr_dutyB6_0_I_108/Y  brg4/cntr_dutyB6_0_I_113/A  brg4/cntr_dutyB6_0_I_113/Y  brg4/cntr_dutyB6_0_I_115/B  brg4/cntr_dutyB6_0_I_115/Y  brg4/cntr_dutyB6_0_I_138/A  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[5\]/CLK  brg3/cntr_dutyC\[5\]/Q  brg3/cntr_dutyC6_0_I_108/A  brg3/cntr_dutyC6_0_I_108/Y  brg3/cntr_dutyC6_0_I_113/A  brg3/cntr_dutyC6_0_I_113/Y  brg3/cntr_dutyC6_0_I_115/B  brg3/cntr_dutyC6_0_I_115/Y  brg3/cntr_dutyC6_0_I_138/A  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[5\]/CLK  brg3/cntr_dutyB\[5\]/Q  brg3/cntr_dutyB6_0_I_108/A  brg3/cntr_dutyB6_0_I_108/Y  brg3/cntr_dutyB6_0_I_113/A  brg3/cntr_dutyB6_0_I_113/Y  brg3/cntr_dutyB6_0_I_115/B  brg3/cntr_dutyB6_0_I_115/Y  brg3/cntr_dutyB6_0_I_138/A  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[5\]/CLK  brg2/cntr_dutyC\[5\]/Q  brg2/cntr_dutyC6_0_I_108/A  brg2/cntr_dutyC6_0_I_108/Y  brg2/cntr_dutyC6_0_I_113/A  brg2/cntr_dutyC6_0_I_113/Y  brg2/cntr_dutyC6_0_I_115/B  brg2/cntr_dutyC6_0_I_115/Y  brg2/cntr_dutyC6_0_I_138/A  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[5\]/CLK  brg2/cntr_dutyB\[5\]/Q  brg2/cntr_dutyB6_0_I_108/A  brg2/cntr_dutyB6_0_I_108/Y  brg2/cntr_dutyB6_0_I_113/A  brg2/cntr_dutyB6_0_I_113/Y  brg2/cntr_dutyB6_0_I_115/B  brg2/cntr_dutyB6_0_I_115/Y  brg2/cntr_dutyB6_0_I_138/A  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[7\]/CLK  brg2/cntr_freq\[7\]/Q  brg2/clk_divider_RNICNQA\[6\]/B  brg2/clk_divider_RNICNQA\[6\]/Y  brg2/cntr_freq_RNIUMV51\[4\]/A  brg2/cntr_freq_RNIUMV51\[4\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/C  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[11\]/CLK  brg2/cntr_freq\[11\]/Q  brg2/clk_divider_RNI0LN41_0\[10\]/B  brg2/clk_divider_RNI0LN41_0\[10\]/Y  brg2/clk_divider_RNILMPV1\[9\]/C  brg2/clk_divider_RNILMPV1\[9\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/A  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[0\]/CLK  brg3/cntr_freq\[0\]/Q  brg3/cntr_freq_RNICR4G\[0\]/B  brg3/cntr_freq_RNICR4G\[0\]/Y  brg3/clk_divider_RNIQO901\[1\]/C  brg3/clk_divider_RNIQO901\[1\]/Y  brg3/cntr_freq_RNIKIK02\[9\]/C  brg3/cntr_freq_RNIKIK02\[9\]/Y  brg3/cntr_freq_RNI0T814\[5\]/C  brg3/cntr_freq_RNI0T814\[5\]/Y  brg3/cntr_freq_RNI48IV5\[5\]/C  brg3/cntr_freq_RNI48IV5\[5\]/Y  brg3/StrobeC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[31\]/CLK  brg5/cntr_dutyA\[31\]/Q  brg5/cntr_dutyA7_0_I_38/A  brg5/cntr_dutyA7_0_I_38/Y  brg5/cntr_dutyA7_0_I_41/C  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[31\]/CLK  brg4/cntr_dutyA\[31\]/Q  brg4/cntr_dutyA7_0_I_38/A  brg4/cntr_dutyA7_0_I_38/Y  brg4/cntr_dutyA7_0_I_41/C  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[31\]/CLK  brg3/cntr_dutyA\[31\]/Q  brg3/cntr_dutyA7_0_I_38/A  brg3/cntr_dutyA7_0_I_38/Y  brg3/cntr_dutyA7_0_I_41/C  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[31\]/CLK  brg2/cntr_dutyA\[31\]/Q  brg2/cntr_dutyA7_0_I_38/A  brg2/cntr_dutyA7_0_I_38/Y  brg2/cntr_dutyA7_0_I_41/C  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/coll_sp1_in_d_RNIHUNFA\[23\]/C  rs485_mod/coll_sp1_in_d_RNIHUNFA\[23\]/Y  rs485_mod/test_pattern_RNIFOEBL\[23\]/B  rs485_mod/test_pattern_RNIFOEBL\[23\]/Y  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/A  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/A  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/G_521_1/C  ad2_mod/G_521_1/Y  ad2_mod/G_521/A  ad2_mod/G_521/Y  pci_target/sp_dr_RNIQRSU97\[4\]/B  pci_target/sp_dr_RNIQRSU97\[4\]/Y  pci_target/sp_dr_RNIKJSC28\[4\]/C  pci_target/sp_dr_RNIKJSC28\[4\]/Y  pci_target/sp_dr_RNID76R8D\[4\]/A  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/imtx_in_d_RNIMF4HA\[23\]/C  rs485_mod/imtx_in_d_RNIMF4HA\[23\]/Y  rs485_mod/bmpls_d_RNITGS9L\[23\]/B  rs485_mod/bmpls_d_RNITGS9L\[23\]/Y  rs485_mod/tctx_in_d_RNITTJ001\[23\]/A  rs485_mod/tctx_in_d_RNITTJ001\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/B  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/sp485_2_data_RNI9SDDA\[23\]/C  rs485_mod/sp485_2_data_RNI9SDDA\[23\]/Y  rs485_mod/eatx_in_d_RNIDPSSK\[23\]/B  rs485_mod/eatx_in_d_RNIDPSSK\[23\]/Y  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/B  rs485_mod/eatx_in_d_RNI5PDMA1\[23\]/Y  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/A  rs485_mod/eatx_in_d_RNIOF71B2\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/B  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[30\]/CLK  brg5/cntr_dutyA\[30\]/Q  brg5/cntr_dutyA7_0_I_39/A  brg5/cntr_dutyA7_0_I_39/Y  brg5/cntr_dutyA7_0_I_41/B  brg5/cntr_dutyA7_0_I_41/Y  brg5/cntr_dutyA7_0_I_65/C  brg5/cntr_dutyA7_0_I_65/Y  brg5/cntr_dutyA7_0_I_140/C  brg5/cntr_dutyA7_0_I_140/Y  brg5/PulseSample_RNO/A  brg5/PulseSample_RNO/Y  brg5/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[30\]/CLK  brg4/cntr_dutyA\[30\]/Q  brg4/cntr_dutyA7_0_I_39/A  brg4/cntr_dutyA7_0_I_39/Y  brg4/cntr_dutyA7_0_I_41/B  brg4/cntr_dutyA7_0_I_41/Y  brg4/cntr_dutyA7_0_I_65/C  brg4/cntr_dutyA7_0_I_65/Y  brg4/cntr_dutyA7_0_I_140/C  brg4/cntr_dutyA7_0_I_140/Y  brg4/PulseSample_RNO/A  brg4/PulseSample_RNO/Y  brg4/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[30\]/CLK  brg3/cntr_dutyA\[30\]/Q  brg3/cntr_dutyA7_0_I_39/A  brg3/cntr_dutyA7_0_I_39/Y  brg3/cntr_dutyA7_0_I_41/B  brg3/cntr_dutyA7_0_I_41/Y  brg3/cntr_dutyA7_0_I_65/C  brg3/cntr_dutyA7_0_I_65/Y  brg3/cntr_dutyA7_0_I_140/C  brg3/cntr_dutyA7_0_I_140/Y  brg3/PulseSample_RNO/A  brg3/PulseSample_RNO/Y  brg3/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[30\]/CLK  brg2/cntr_dutyA\[30\]/Q  brg2/cntr_dutyA7_0_I_39/A  brg2/cntr_dutyA7_0_I_39/Y  brg2/cntr_dutyA7_0_I_41/B  brg2/cntr_dutyA7_0_I_41/Y  brg2/cntr_dutyA7_0_I_65/C  brg2/cntr_dutyA7_0_I_65/Y  brg2/cntr_dutyA7_0_I_140/C  brg2/cntr_dutyA7_0_I_140/Y  brg2/PulseSample_RNO/A  brg2/PulseSample_RNO/Y  brg2/PulseSample/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE/A  ad1_mod/un1_OPB_RE/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIT5KP6/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C2_RNIT5KP6/Y  can_control/OPB_DO_1_t_0_28_iv_15/C  can_control/OPB_DO_1_t_0_28_iv_15/Y  can_control/control_RNI3V3H55\[2\]/C  can_control/control_RNI3V3H55\[2\]/Y  can_control/control_RNIJG3RI5\[2\]/C  can_control/control_RNIJG3RI5\[2\]/Y  can_control/control_RNIFV24K9\[2\]/A  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg4/cntr_freq\[1\]/CLK  brg4/cntr_freq\[1\]/Q  brg4/clk_divider_RNIUGPL\[1\]/B  brg4/clk_divider_RNIUGPL\[1\]/Y  brg4/cntr_freq_RNIS2KB1\[9\]/C  brg4/cntr_freq_RNIS2KB1\[9\]/Y  brg4/cntr_freq_RNIGT7N2\[3\]/C  brg4/cntr_freq_RNIGT7N2\[3\]/Y  brg4/cntr_freq_RNI4LOQ4\[3\]/C  brg4/cntr_freq_RNI4LOQ4\[3\]/Y  brg4/StrobeA_RNO/A  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[3\]/CLK  brg1/cntr_freq\[3\]/Q  brg1/clk_divider_RNI0NAL1\[3\]/B  brg1/clk_divider_RNI0NAL1\[3\]/Y  brg1/clk_divider_RNIM3LA3\[1\]/C  brg1/clk_divider_RNIM3LA3\[1\]/Y  brg1/clk_divider_RNIOJAL6\[4\]/C  brg1/clk_divider_RNIOJAL6\[4\]/Y  brg1/clk_divider_RNI4E59B\[4\]/C  brg1/clk_divider_RNI4E59B\[4\]/Y  brg1/StrobeA_RNO/A  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/clk_divider_RNIIOGCO\[11\]/B  brg3/clk_divider_RNIIOGCO\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/B  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/B  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  brg3/CycleCount_RNIA80EO\[8\]/B  brg3/CycleCount_RNIA80EO\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/B  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIQ51N/B  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIQ51N/Y  hotlink/un88_OPB_DO_RNIB6H8Q/C  hotlink/un88_OPB_DO_RNIB6H8Q/Y  hotlink/reset_cntr_RNIITMF61\[0\]/C  hotlink/reset_cntr_RNIITMF61\[0\]/Y  hotlink/reset_cntr_RNISTIVM2\[0\]/C  hotlink/reset_cntr_RNISTIVM2\[0\]/Y  hotlink/reset_cntr_RNIMKIDV9\[0\]/A  hotlink/reset_cntr_RNIMKIDV9\[0\]/Y  can_control/control_RNIC58V9D\[0\]/B  can_control/control_RNIC58V9D\[0\]/Y  can_control/control_RNI5OD81M1\[0\]/B  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/clk_divider_RNIQTJ7O\[5\]/B  brg2/clk_divider_RNIQTJ7O\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_11/B  can_control/OPB_DO_1_t_0_25_0_iv_11/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/C  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/state1_RNIIQ321B/C  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  Clocks/dev_sp1_m\[14\]/B  Clocks/dev_sp1_m\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_0/C  can_control/OPB_DO_1_t_0_16_0_iv_0/Y  can_control/OPB_DO_1_t_0_16_0_iv_4/B  can_control/OPB_DO_1_t_0_16_0_iv_4/Y  can_control/OPB_DO_1_t_0_16_0_iv_5/C  can_control/OPB_DO_1_t_0_16_0_iv_5/Y  can_control/OPB_DO_1_t_0_16_0_iv_9/A  can_control/OPB_DO_1_t_0_16_0_iv_9/Y  can_control/OPB_DO_1_t_0_16_0_iv_11/C  can_control/OPB_DO_1_t_0_16_0_iv_11/Y  can_control/OPB_DO_1_t_0_16_0_iv_12/C  can_control/OPB_DO_1_t_0_16_0_iv_12/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/B  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  Clocks/dev_sp1_m\[15\]/B  Clocks/dev_sp1_m\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_0/C  can_control/OPB_DO_1_t_0_15_0_iv_0/Y  can_control/OPB_DO_1_t_0_15_0_iv_4/B  can_control/OPB_DO_1_t_0_15_0_iv_4/Y  can_control/OPB_DO_1_t_0_15_0_iv_5/C  can_control/OPB_DO_1_t_0_15_0_iv_5/Y  can_control/OPB_DO_1_t_0_15_0_iv_9/A  can_control/OPB_DO_1_t_0_15_0_iv_9/Y  can_control/OPB_DO_1_t_0_15_0_iv_11/C  can_control/OPB_DO_1_t_0_15_0_iv_11/Y  can_control/OPB_DO_1_t_0_15_0_iv_12/C  can_control/OPB_DO_1_t_0_15_0_iv_12/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/B  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_freq\[9\]/CLK  brg3/cntr_freq\[9\]/Q  brg3/cntr_freq_RNIUD5G\[9\]/B  brg3/cntr_freq_RNIUD5G\[9\]/Y  brg3/cntr_freq_RNIKIK02\[9\]/B  brg3/cntr_freq_RNIKIK02\[9\]/Y  brg3/cntr_freq_RNI0T814\[5\]/C  brg3/cntr_freq_RNI0T814\[5\]/Y  brg3/cntr_freq_RNI48IV5\[5\]/C  brg3/cntr_freq_RNI48IV5\[5\]/Y  brg3/StrobeB_RNO/B  brg3/StrobeB_RNO/Y  brg3/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  brg1/sample_time_set_RNI08I4M\[30\]/B  brg1/sample_time_set_RNI08I4M\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_4/B  can_control/OPB_DO_1_t_0_0_0_iv_4/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/B  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/in_ram_re/B  hotlink/in_ram_re/Y  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIKM3TC/A  hotlink/data_in_ram/Ram256x11_TPort_R0C0_RNIKM3TC/Y  hotlink/fo_control_tx_RNI4PDU41\[6\]/C  hotlink/fo_control_tx_RNI4PDU41\[6\]/Y  hotlink/refclk_divider_RNIOD88M2\[6\]/A  hotlink/refclk_divider_RNIOD88M2\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/A  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg4/cntr_freq\[1\]/CLK  brg4/cntr_freq\[1\]/Q  brg4/clk_divider_RNIFOSA\[0\]/A  brg4/clk_divider_RNIFOSA\[0\]/Y  brg4/cntr_freq_RNISIM11\[0\]/A  brg4/cntr_freq_RNISIM11\[0\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/C  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/coll_sp1_in_d_RNIGTNFA\[22\]/C  rs485_mod/coll_sp1_in_d_RNIGTNFA\[22\]/Y  rs485_mod/test_pattern_RNICLEBL\[22\]/B  rs485_mod/test_pattern_RNICLEBL\[22\]/Y  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/A  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/Y  rs485_mod/eatx_in_d_RNIE571B2\[22\]/A  rs485_mod/eatx_in_d_RNIE571B2\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/B  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/sample_time_set_RNI3UAF01\[22\]/C  brg2/sample_time_set_RNI3UAF01\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_4/C  can_control/OPB_DO_1_t_0_8_0_iv_4/Y  can_control/OPB_DO_1_t_0_8_0_iv_5/C  can_control/OPB_DO_1_t_0_8_0_iv_5/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/B  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[9\]/CLK  brg5/cntr_freq\[9\]/Q  brg5/cntr_freq_RNIG6VC2\[9\]/A  brg5/cntr_freq_RNIG6VC2\[9\]/Y  brg5/cntr_freq_RNIA0115\[1\]/B  brg5/cntr_freq_RNIA0115\[1\]/Y  brg5/cntr_freq_RNIU08S8\[3\]/C  brg5/cntr_freq_RNIU08S8\[3\]/Y  brg5/cntr_freq_RNISKCS91\[3\]/C  brg5/cntr_freq_RNISKCS91\[3\]/Y  brg5/StrobeC_RNO/B  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[9\]/CLK  brg3/cntr_freq\[9\]/Q  brg3/cntr_freq_RNIUD5G\[9\]/B  brg3/cntr_freq_RNIUD5G\[9\]/Y  brg3/cntr_freq_RNIKIK02\[9\]/B  brg3/cntr_freq_RNIKIK02\[9\]/Y  brg3/cntr_freq_RNI0T814\[5\]/C  brg3/cntr_freq_RNI0T814\[5\]/Y  brg3/cntr_freq_RNI48IV5\[5\]/C  brg3/cntr_freq_RNI48IV5\[5\]/Y  brg3/StrobeA_RNO/A  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_2_data_RNI8RDDA\[22\]/C  rs485_mod/sp485_2_data_RNI8RDDA\[22\]/Y  rs485_mod/eatx_in_d_RNIAMSSK\[22\]/B  rs485_mod/eatx_in_d_RNIAMSSK\[22\]/Y  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/B  rs485_mod/eatx_in_d_RNIVIDMA1\[22\]/Y  rs485_mod/eatx_in_d_RNIE571B2\[22\]/A  rs485_mod/eatx_in_d_RNIE571B2\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/B  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_2_data_RNI7QDDA\[21\]/C  rs485_mod/sp485_2_data_RNI7QDDA\[21\]/Y  rs485_mod/eatx_in_d_RNI7JSSK\[21\]/B  rs485_mod/eatx_in_d_RNI7JSSK\[21\]/Y  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/B  rs485_mod/eatx_in_d_RNI04MOA1\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/A  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/B  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/imtx_in_d_RNIKD4HA\[21\]/C  rs485_mod/imtx_in_d_RNIKD4HA\[21\]/Y  rs485_mod/bmpls_d_RNINAS9L\[21\]/B  rs485_mod/bmpls_d_RNINAS9L\[21\]/Y  rs485_mod/tctx_in_d_RNILLJ001\[21\]/A  rs485_mod/tctx_in_d_RNILLJ001\[21\]/Y  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/B  rs485_mod/eatx_in_d_RNIBIF3B2\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/B  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/imtx_in_d_RNILE4HA\[22\]/C  rs485_mod/imtx_in_d_RNILE4HA\[22\]/Y  rs485_mod/bmpls_d_RNIQDS9L\[22\]/B  rs485_mod/bmpls_d_RNIQDS9L\[22\]/Y  rs485_mod/tctx_in_d_RNIPPJ001\[22\]/A  rs485_mod/tctx_in_d_RNIPPJ001\[22\]/Y  rs485_mod/eatx_in_d_RNIE571B2\[22\]/B  rs485_mod/eatx_in_d_RNIE571B2\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/B  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/A  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/sp485_1_data_RNI8J98A\[23\]/C  rs485_mod/sp485_1_data_RNI8J98A\[23\]/Y  rs485_mod/tst_spi_miso_d_RNI0KRIK\[23\]/B  rs485_mod/tst_spi_miso_d_RNI0KRIK\[23\]/Y  rs485_mod/tst_spi_miso_d_RNIB14JK\[23\]/A  rs485_mod/tst_spi_miso_d_RNIB14JK\[23\]/Y  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/A  rs485_mod/tst_spi_miso_d_RNILPMFL1\[23\]/Y  rs485_mod/eatx_in_d_RNI214R04\[23\]/A  rs485_mod/eatx_in_d_RNI214R04\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/A  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/data_RNI36S0M\[6\]/A  ilim_dac_mod/data_RNI36S0M\[6\]/Y  can_control/state1_RNIU8Q822/C  can_control/state1_RNIU8Q822/Y  can_control/state1_RNILJMGF5/A  can_control/state1_RNILJMGF5/Y  can_control/state1_RNICR4A08/A  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_freq\[0\]/CLK  brg1/cntr_freq\[0\]/Q  brg1/clk_divider_RNI83LQ\[0\]/A  brg1/clk_divider_RNI83LQ\[0\]/Y  brg1/cntr_freq_RNIKFA02\[1\]/C  brg1/cntr_freq_RNIKFA02\[1\]/Y  brg1/cntr_freq_RNI6V0ME\[1\]/C  brg1/cntr_freq_RNI6V0ME\[1\]/Y  brg1/cntr_freq_RNIQRS8Q\[3\]/C  brg1/cntr_freq_RNIQRS8Q\[3\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/C  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIN71M/B  ad2_mod/aq_en_RNIN71M/Y  ad2_mod/time_out_count_RNITQEB2\[4\]/A  ad2_mod/time_out_count_RNITQEB2\[4\]/Y  ad2_mod/repeat_times\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_0_a2_7\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_7\[1\]/Y  brg4/over_curr_buf_RNIH630B/C  brg4/over_curr_buf_RNIH630B/Y  brg4/over_i_set_RNIERR211\[1\]/B  brg4/over_i_set_RNIERR211\[1\]/Y  brg4/sample_time_set_RNIGQ35C1\[1\]/C  brg4/sample_time_set_RNIGQ35C1\[1\]/Y  brg4/CycleCount_RNIFE7D12\[1\]/B  brg4/CycleCount_RNIFE7D12\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/C  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[7\]/CLK  brg1/cntr_dutyC\[7\]/Q  brg1/cntr_dutyC_RNI45UF3\[7\]/B  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNIPJC6B\[25\]/A  brg1/cntr_dutyC_RNIPJC6B\[25\]/Y  brg1/cntr_dutyC_RNII82KB\[26\]/A  brg1/cntr_dutyC_RNII82KB\[26\]/Y  brg1/cntr_dutyC_RNICUN1C\[27\]/A  brg1/cntr_dutyC_RNICUN1C\[27\]/Y  brg1/cntr_dutyC_RNI7LDFC\[28\]/A  brg1/cntr_dutyC_RNI7LDFC\[28\]/Y  brg1/cntr_dutyC_RNO_0\[30\]/B  brg1/cntr_dutyC_RNO_0\[30\]/Y  brg1/cntr_dutyC_RNO\[30\]/B  brg1/cntr_dutyC_RNO\[30\]/Y  brg1/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[7\]/CLK  brg5/cntr_dutyC\[7\]/Q  brg5/cntr_dutyC_RNI46CB2\[7\]/B  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNI17KB6\[25\]/A  brg5/cntr_dutyC_RNI17KB6\[25\]/Y  brg5/cntr_dutyC_RNIUNFI6\[26\]/A  brg5/cntr_dutyC_RNIUNFI6\[26\]/Y  brg5/cntr_dutyC_RNIS9BP6\[27\]/A  brg5/cntr_dutyC_RNIS9BP6\[27\]/Y  brg5/cntr_dutyC_RNIRS607\[28\]/A  brg5/cntr_dutyC_RNIRS607\[28\]/Y  brg5/cntr_dutyC_RNO_0\[30\]/B  brg5/cntr_dutyC_RNO_0\[30\]/Y  brg5/cntr_dutyC_RNO\[30\]/B  brg5/cntr_dutyC_RNO\[30\]/Y  brg5/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[7\]/CLK  brg5/cntr_dutyB\[7\]/Q  brg5/cntr_dutyB_RNISDJ22\[7\]/B  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNI78JT3\[25\]/A  brg5/cntr_dutyB_RNI78JT3\[25\]/Y  brg5/cntr_dutyB_RNI3L804\[26\]/A  brg5/cntr_dutyB_RNI3L804\[26\]/Y  brg5/cntr_dutyB_RNI03U24\[27\]/A  brg5/cntr_dutyB_RNI03U24\[27\]/Y  brg5/cntr_dutyB_RNIUHJ54\[28\]/A  brg5/cntr_dutyB_RNIUHJ54\[28\]/Y  brg5/cntr_dutyB_RNO_0\[30\]/B  brg5/cntr_dutyB_RNO_0\[30\]/Y  brg5/cntr_dutyB_RNO\[30\]/B  brg5/cntr_dutyB_RNO\[30\]/Y  brg5/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[7\]/CLK  brg4/cntr_dutyC\[7\]/Q  brg4/cntr_dutyC_RNISLGK2\[7\]/B  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNI7AAI9\[25\]/A  brg4/cntr_dutyC_RNI7AAI9\[25\]/Y  brg4/cntr_dutyC_RNI3CSU9\[26\]/A  brg4/cntr_dutyC_RNI3CSU9\[26\]/Y  brg4/cntr_dutyC_RNI0FEBA\[27\]/A  brg4/cntr_dutyC_RNI0FEBA\[27\]/Y  brg4/cntr_dutyC_RNIUI0OA\[28\]/A  brg4/cntr_dutyC_RNIUI0OA\[28\]/Y  brg4/cntr_dutyC_RNO_0\[30\]/B  brg4/cntr_dutyC_RNO_0\[30\]/Y  brg4/cntr_dutyC_RNO\[30\]/B  brg4/cntr_dutyC_RNO\[30\]/Y  brg4/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[7\]/CLK  brg4/cntr_dutyB\[7\]/Q  brg4/cntr_dutyB_RNIKTNB2\[7\]/B  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNIDB947\[25\]/A  brg4/cntr_dutyB_RNIDB947\[25\]/Y  brg4/cntr_dutyB_RNI89LC7\[26\]/A  brg4/cntr_dutyB_RNI89LC7\[26\]/Y  brg4/cntr_dutyB_RNI481L7\[27\]/A  brg4/cntr_dutyB_RNI481L7\[27\]/Y  brg4/cntr_dutyB_RNI18DT7\[28\]/A  brg4/cntr_dutyB_RNI18DT7\[28\]/Y  brg4/cntr_dutyB_RNO_0\[30\]/B  brg4/cntr_dutyB_RNO_0\[30\]/Y  brg4/cntr_dutyB_RNO\[30\]/B  brg4/cntr_dutyB_RNO\[30\]/Y  brg4/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[7\]/CLK  brg3/cntr_dutyC\[7\]/Q  brg3/cntr_dutyC_RNIK5LT2\[7\]/B  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNIDD0P4\[25\]/A  brg3/cntr_dutyC_RNIDD0P4\[25\]/Y  brg3/cntr_dutyC_RNI809R4\[26\]/A  brg3/cntr_dutyC_RNI809R4\[26\]/Y  brg3/cntr_dutyC_RNI4KHT4\[27\]/A  brg3/cntr_dutyC_RNI4KHT4\[27\]/Y  brg3/cntr_dutyC_RNI19QV4\[28\]/A  brg3/cntr_dutyC_RNI19QV4\[28\]/Y  brg3/cntr_dutyC_RNO_0\[30\]/B  brg3/cntr_dutyC_RNO_0\[30\]/Y  brg3/cntr_dutyC_RNO\[30\]/B  brg3/cntr_dutyC_RNO\[30\]/Y  brg3/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[7\]/CLK  brg3/cntr_dutyB\[7\]/Q  brg3/cntr_dutyB_RNICDSK2\[7\]/B  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNIJEVAA\[25\]/A  brg3/cntr_dutyB_RNIJEVAA\[25\]/Y  brg3/cntr_dutyB_RNIDT1PA\[26\]/A  brg3/cntr_dutyB_RNIDT1PA\[26\]/Y  brg3/cntr_dutyB_RNI8D47B\[27\]/A  brg3/cntr_dutyB_RNI8D47B\[27\]/Y  brg3/cntr_dutyB_RNI4U6LB\[28\]/A  brg3/cntr_dutyB_RNI4U6LB\[28\]/Y  brg3/cntr_dutyB_RNO_0\[30\]/B  brg3/cntr_dutyB_RNO_0\[30\]/Y  brg3/cntr_dutyB_RNO\[30\]/B  brg3/cntr_dutyB_RNO\[30\]/Y  brg3/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[7\]/CLK  brg2/cntr_dutyC\[7\]/Q  brg2/cntr_dutyC_RNICLP63\[7\]/B  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNIJGMV7\[25\]/A  brg2/cntr_dutyC_RNIJGMV7\[25\]/Y  brg2/cntr_dutyC_RNIDKL78\[26\]/A  brg2/cntr_dutyC_RNIDKL78\[26\]/Y  brg2/cntr_dutyC_RNI8PKF8\[27\]/A  brg2/cntr_dutyC_RNI8PKF8\[27\]/Y  brg2/cntr_dutyC_RNI4VJN8\[28\]/A  brg2/cntr_dutyC_RNI4VJN8\[28\]/Y  brg2/cntr_dutyC_RNO_0\[30\]/B  brg2/cntr_dutyC_RNO_0\[30\]/Y  brg2/cntr_dutyC_RNO\[30\]/B  brg2/cntr_dutyC_RNO\[30\]/Y  brg2/cntr_dutyC\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[7\]/CLK  brg2/cntr_dutyB\[7\]/Q  brg2/cntr_dutyB_RNI4T0U2\[7\]/B  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNIPHLH5\[25\]/A  brg2/cntr_dutyB_RNIPHLH5\[25\]/Y  brg2/cntr_dutyB_RNIIHEL5\[26\]/A  brg2/cntr_dutyB_RNIIHEL5\[26\]/Y  brg2/cntr_dutyB_RNICI7P5\[27\]/A  brg2/cntr_dutyB_RNICI7P5\[27\]/Y  brg2/cntr_dutyB_RNI7K0T5\[28\]/A  brg2/cntr_dutyB_RNI7K0T5\[28\]/Y  brg2/cntr_dutyB_RNO_0\[30\]/B  brg2/cntr_dutyB_RNO_0\[30\]/Y  brg2/cntr_dutyB_RNO\[30\]/B  brg2/cntr_dutyB_RNO\[30\]/Y  brg2/cntr_dutyB\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_freq\[9\]/CLK  brg2/cntr_freq\[9\]/Q  brg2/cntr_freq_RNIM8LK5\[9\]/A  brg2/cntr_freq_RNIM8LK5\[9\]/Y  brg2/cntr_freq_RNIFVO46\[1\]/C  brg2/cntr_freq_RNIFVO46\[1\]/Y  brg2/cntr_freq_RNI3LNPA\[3\]/C  brg2/cntr_freq_RNI3LNPA\[3\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/B  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2/A  add_dec/SP2_RE_0_a2_0_a2/Y  Clocks/dev_sp2_m\[13\]/B  Clocks/dev_sp2_m\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_0/C  can_control/OPB_DO_1_t_0_17_0_iv_0/Y  can_control/OPB_DO_1_t_0_17_0_iv_4/B  can_control/OPB_DO_1_t_0_17_0_iv_4/Y  can_control/OPB_DO_1_t_0_17_0_iv_5/A  can_control/OPB_DO_1_t_0_17_0_iv_5/Y  can_control/OPB_DO_1_t_0_17_0_iv_6/C  can_control/OPB_DO_1_t_0_17_0_iv_6/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/B  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_freq\[14\]/CLK  brg3/cntr_freq\[14\]/Q  brg3/cntr_freq_RNIBURJ9\[14\]/B  brg3/cntr_freq_RNIBURJ9\[14\]/Y  brg3/cntr_freq_RNIQANHI\[10\]/C  brg3/cntr_freq_RNIQANHI\[10\]/Y  brg3/cntr_freq_RNIU9UT41\[10\]/C  brg3/cntr_freq_RNIU9UT41\[10\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/A  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[14\]/CLK  brg1/cntr_freq\[14\]/Q  brg1/cntr_freq_RNIMCNQ9\[14\]/B  brg1/cntr_freq_RNIMCNQ9\[14\]/Y  brg1/cntr_freq_RNI08MRG\[10\]/C  brg1/cntr_freq_RNI08MRG\[10\]/Y  brg1/cntr_freq_RNIE4U011\[10\]/C  brg1/cntr_freq_RNIE4U011\[10\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/A  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_freq\[12\]/CLK  brg5/cntr_freq\[12\]/Q  brg5/clk_divider_RNILJ7Q\[11\]/A  brg5/clk_divider_RNILJ7Q\[11\]/Y  brg5/clk_divider_RNIC9FK1\[12\]/C  brg5/clk_divider_RNIC9FK1\[12\]/Y  brg5/cntr_freq_RNICHPV1\[9\]/C  brg5/cntr_freq_RNICHPV1\[9\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/B  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeA_RNO/B  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[5\]/CLK  brg4/cntr_freq\[5\]/Q  brg4/clk_divider_RNIN0TA\[4\]/A  brg4/clk_divider_RNIN0TA\[4\]/Y  brg4/cntr_freq_RNICVPL\[4\]/C  brg4/cntr_freq_RNICVPL\[4\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/B  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[12\]/CLK  brg4/cntr_freq\[12\]/Q  brg4/clk_divider_RNIJLJ7\[11\]/A  brg4/clk_divider_RNIJLJ7\[11\]/Y  brg4/clk_divider_RNI8D7F\[12\]/C  brg4/clk_divider_RNI8D7F\[12\]/Y  brg4/cntr_freq_RNI4T151\[9\]/C  brg4/cntr_freq_RNI4T151\[9\]/Y  brg4/cntr_freq_RNI908K4\[4\]/B  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[12\]/CLK  brg3/cntr_freq\[12\]/Q  brg3/clk_divider_RNIHNV4\[11\]/A  brg3/clk_divider_RNIHNV4\[11\]/Y  brg3/clk_divider_RNI8LV9\[14\]/C  brg3/clk_divider_RNI8LV9\[14\]/Y  brg3/cntr_freq_RNI0DAA1\[9\]/C  brg3/cntr_freq_RNI0DAA1\[9\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/B  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[12\]/CLK  brg1/cntr_freq\[12\]/Q  brg1/clk_divider_RNIDRNF\[11\]/A  brg1/clk_divider_RNIDRNF\[11\]/Y  brg1/clk_divider_RNISOFV\[12\]/C  brg1/clk_divider_RNISOFV\[12\]/Y  brg1/clk_divider_RNIC0RK2\[7\]/C  brg1/clk_divider_RNIC0RK2\[7\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/B  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  brg3/CycleCount_RNID9JJ01\[26\]/C  brg3/CycleCount_RNID9JJ01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/B  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[18\]/CLK  pci_target/OPB_ADDR\[18\]/Q  add_dec/P_SW_RE_0_a2_0_a2_1/A  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2/B  add_dec/MEL_RE_0_a2_6_a2/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m245_0/C  mel_mod/m245_0/Y  mel_mod/m248_0/B  mel_mod/m248_0/Y  mel_mod/ack_time_set_RNIMV5R53\[7\]/B  mel_mod/ack_time_set_RNIMV5R53\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/C  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/m106/B  ad1_mod/m106/Y  ad1_mod/G_521/A  ad1_mod/G_521/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNIL7EBO1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNIL7EBO1/Y  can_control/state1_RNICR4A08/C  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/pci_cmd\[2\]/CLK  pci_target/pci_cmd\[2\]/Q  pci_target/pci_cmd_RNIGMK_0\[2\]/A  pci_target/pci_cmd_RNIGMK_0\[2\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/A  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/B  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT brg5/cntr_dutyA\[7\]/CLK  brg5/cntr_dutyA\[7\]/Q  brg5/cntr_dutyA_RNIKLQP1\[7\]/B  brg5/cntr_dutyA_RNIKLQP1\[7\]/Y  brg5/cntr_dutyA_RNIV4212\[8\]/A  brg5/cntr_dutyA_RNIV4212\[8\]/Y  brg5/cntr_dutyA_RNIBL982\[9\]/A  brg5/cntr_dutyA_RNIBL982\[9\]/Y  brg5/cntr_dutyA_RNIVLNM2\[10\]/A  brg5/cntr_dutyA_RNIVLNM2\[10\]/Y  brg5/cntr_dutyA_RNIKN553\[11\]/A  brg5/cntr_dutyA_RNIKN553\[11\]/Y  brg5/cntr_dutyA_RNIAQJJ3\[12\]/A  brg5/cntr_dutyA_RNIAQJJ3\[12\]/Y  brg5/cntr_dutyA_RNI1U124\[13\]/A  brg5/cntr_dutyA_RNI1U124\[13\]/Y  brg5/cntr_dutyA_RNIP2GG4\[14\]/A  brg5/cntr_dutyA_RNIP2GG4\[14\]/Y  brg5/cntr_dutyA_RNII8UU4\[15\]/A  brg5/cntr_dutyA_RNII8UU4\[15\]/Y  brg5/cntr_dutyA_RNICFCD5\[16\]/A  brg5/cntr_dutyA_RNICFCD5\[16\]/Y  brg5/cntr_dutyA_RNI7NQR5\[17\]/A  brg5/cntr_dutyA_RNI7NQR5\[17\]/Y  brg5/cntr_dutyA_RNI309A6\[18\]/A  brg5/cntr_dutyA_RNI309A6\[18\]/Y  brg5/cntr_dutyA_RNI0ANO6\[19\]/A  brg5/cntr_dutyA_RNI0ANO6\[19\]/Y  brg5/cntr_dutyA_RNILC677\[20\]/A  brg5/cntr_dutyA_RNILC677\[20\]/Y  brg5/cntr_dutyA_RNIBGLL7\[21\]/A  brg5/cntr_dutyA_RNIBGLL7\[21\]/Y  brg5/cntr_dutyA_RNI2L448\[22\]/A  brg5/cntr_dutyA_RNI2L448\[22\]/Y  brg5/cntr_dutyA_RNIQQJI8\[23\]/A  brg5/cntr_dutyA_RNIQQJI8\[23\]/Y  brg5/cntr_dutyA_RNIJ1319\[24\]/A  brg5/cntr_dutyA_RNIJ1319\[24\]/Y  brg5/cntr_dutyA_RNID9IF9\[25\]/A  brg5/cntr_dutyA_RNID9IF9\[25\]/Y  brg5/cntr_dutyA_RNI8I1U9\[26\]/A  brg5/cntr_dutyA_RNI8I1U9\[26\]/Y  brg5/cntr_dutyA_RNI4SGCA\[27\]/A  brg5/cntr_dutyA_RNI4SGCA\[27\]/Y  brg5/cntr_dutyA_RNI170RA\[28\]/A  brg5/cntr_dutyA_RNI170RA\[28\]/Y  brg5/cntr_dutyA_RNIVIF9B\[29\]/A  brg5/cntr_dutyA_RNIVIF9B\[29\]/Y  brg5/cntr_dutyA_RNO_0\[31\]/B  brg5/cntr_dutyA_RNO_0\[31\]/Y  brg5/cntr_dutyA_RNO\[31\]/C  brg5/cntr_dutyA_RNO\[31\]/Y  brg5/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyA\[7\]/CLK  brg2/cntr_dutyA\[7\]/Q  brg2/cntr_dutyA_RNIS48L2\[7\]/B  brg2/cntr_dutyA_RNIS48L2\[7\]/Y  brg2/cntr_dutyA_RNI4ATV2\[8\]/A  brg2/cntr_dutyA_RNI4ATV2\[8\]/Y  brg2/cntr_dutyA_RNIDGIA3\[9\]/A  brg2/cntr_dutyA_RNIDGIA3\[9\]/Y  brg2/cntr_dutyA_RNIU34Q3\[10\]/A  brg2/cntr_dutyA_RNIU34Q3\[10\]/Y  brg2/cntr_dutyA_RNIGOL94\[11\]/A  brg2/cntr_dutyA_RNIGOL94\[11\]/Y  brg2/cntr_dutyA_RNI3E7P4\[12\]/A  brg2/cntr_dutyA_RNI3E7P4\[12\]/Y  brg2/cntr_dutyA_RNIN4P85\[13\]/A  brg2/cntr_dutyA_RNIN4P85\[13\]/Y  brg2/cntr_dutyA_RNICSAO5\[14\]/A  brg2/cntr_dutyA_RNICSAO5\[14\]/Y  brg2/cntr_dutyA_RNI2LS76\[15\]/A  brg2/cntr_dutyA_RNI2LS76\[15\]/Y  brg2/cntr_dutyA_RNIPEEN6\[16\]/A  brg2/cntr_dutyA_RNIPEEN6\[16\]/Y  brg2/cntr_dutyA_RNIH9077\[17\]/A  brg2/cntr_dutyA_RNIH9077\[17\]/Y  brg2/cntr_dutyA_RNIA5IM7\[18\]/A  brg2/cntr_dutyA_RNIA5IM7\[18\]/Y  brg2/cntr_dutyA_RNI42468\[19\]/A  brg2/cntr_dutyA_RNI42468\[19\]/Y  brg2/cntr_dutyA_RNIMNML8\[20\]/A  brg2/cntr_dutyA_RNIMNML8\[20\]/Y  brg2/cntr_dutyA_RNI9E959\[21\]/A  brg2/cntr_dutyA_RNI9E959\[21\]/Y  brg2/cntr_dutyA_RNIT5SK9\[22\]/A  brg2/cntr_dutyA_RNIT5SK9\[22\]/Y  brg2/cntr_dutyA_RNIIUE4A\[23\]/A  brg2/cntr_dutyA_RNIIUE4A\[23\]/Y  brg2/cntr_dutyA_RNI8O1KA\[24\]/A  brg2/cntr_dutyA_RNI8O1KA\[24\]/Y  brg2/cntr_dutyA_RNIVIK3B\[25\]/A  brg2/cntr_dutyA_RNIVIK3B\[25\]/Y  brg2/cntr_dutyA_RNINE7JB\[26\]/A  brg2/cntr_dutyA_RNINE7JB\[26\]/Y  brg2/cntr_dutyA_RNIGBQ2C\[27\]/A  brg2/cntr_dutyA_RNIGBQ2C\[27\]/Y  brg2/cntr_dutyA_RNIA9DIC\[28\]/A  brg2/cntr_dutyA_RNIA9DIC\[28\]/Y  brg2/cntr_dutyA_RNI5802D\[29\]/A  brg2/cntr_dutyA_RNI5802D\[29\]/Y  brg2/cntr_dutyA_RNO_0\[31\]/B  brg2/cntr_dutyA_RNO_0\[31\]/Y  brg2/cntr_dutyA_RNO\[31\]/C  brg2/cntr_dutyA_RNO\[31\]/Y  brg2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_freq\[11\]/CLK  brg2/cntr_freq\[11\]/Q  brg2/cntr_freq_RNI9O5L4\[11\]/B  brg2/cntr_freq_RNI9O5L4\[11\]/Y  brg2/cntr_freq_RNIGJKEL\[10\]/A  brg2/cntr_freq_RNIGJKEL\[10\]/Y  brg2/cntr_freq_RNIMS0N81\[7\]/C  brg2/cntr_freq_RNIMS0N81\[7\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/A  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[14\]/CLK  brg2/cntr_freq\[14\]/Q  brg2/clk_divider_RNIKUBI\[14\]/A  brg2/clk_divider_RNIKUBI\[14\]/Y  brg2/clk_divider_RNI0LN41\[10\]/C  brg2/clk_divider_RNI0LN41\[10\]/Y  brg2/clk_divider_RNIU7F92\[10\]/C  brg2/clk_divider_RNIU7F92\[10\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/A  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO_0/A  osc_count/un19_OPB_DO_0/Y  osc_count/sp_RNII04O9\[11\]/B  osc_count/sp_RNII04O9\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_1/C  can_control/OPB_DO_1_t_0_19_0_iv_1/Y  can_control/OPB_DO_1_t_0_19_0_iv_5/A  can_control/OPB_DO_1_t_0_19_0_iv_5/Y  can_control/OPB_DO_1_t_0_19_0_iv_6/A  can_control/OPB_DO_1_t_0_19_0_iv_6/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/A  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/data_length_RNI00O3B\[9\]/B  ad2_mod/data_length_RNI00O3B\[9\]/Y  ad2_mod/data_length_RNIT3QJO1\[9\]/B  ad2_mod/data_length_RNIT3QJO1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_10/A  can_control/OPB_DO_1_t_0_21_0_iv_10/Y  can_control/OPB_DO_1_t_0_21_0_iv_12/C  can_control/OPB_DO_1_t_0_21_0_iv_12/Y  can_control/OPB_DO_1_t_0_21_0_iv_13/C  can_control/OPB_DO_1_t_0_21_0_iv_13/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/B  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[10\]/CLK  brg2/cntr_freq\[10\]/Q  brg2/cntr_freq_RNIIV96B\[10\]/A  brg2/cntr_freq_RNIIV96B\[10\]/Y  brg2/cntr_freq_RNIGJKEL\[10\]/C  brg2/cntr_freq_RNIGJKEL\[10\]/Y  brg2/cntr_freq_RNIMS0N81\[7\]/C  brg2/cntr_freq_RNIMS0N81\[7\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/A  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_1_data_RNI6H98A\[21\]/C  rs485_mod/sp485_1_data_RNI6H98A\[21\]/Y  rs485_mod/tst_spi_miso_d_RNIQDRIK\[21\]/B  rs485_mod/tst_spi_miso_d_RNIQDRIK\[21\]/Y  rs485_mod/tst_spi_miso_d_RNI5R3JK\[21\]/A  rs485_mod/tst_spi_miso_d_RNI5R3JK\[21\]/Y  rs485_mod/amtx_in_d_RNISGK9B1\[21\]/A  rs485_mod/amtx_in_d_RNISGK9B1\[21\]/Y  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/A  rs485_mod/amtx_in_d_RNISQ9NM3\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/A  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/sp485_1_data_RNI7I98A\[22\]/C  rs485_mod/sp485_1_data_RNI7I98A\[22\]/Y  rs485_mod/tst_spi_miso_d_RNITGRIK\[22\]/B  rs485_mod/tst_spi_miso_d_RNITGRIK\[22\]/Y  rs485_mod/tst_spi_miso_d_RNI8U3JK\[22\]/A  rs485_mod/tst_spi_miso_d_RNI8U3JK\[22\]/Y  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/A  rs485_mod/tst_spi_miso_d_RNIEIMFL1\[22\]/Y  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/A  rs485_mod/eatx_in_d_RNIHF3R04\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/A  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_0_a2_7\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_7\[1\]/Y  brg4/polarity_RNIA95HB/C  brg4/polarity_RNIA95HB/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_1/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_1/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_freq\[11\]/CLK  brg4/cntr_freq\[11\]/Q  brg4/cntr_freq_RNIHQQ66\[11\]/B  brg4/cntr_freq_RNIHQQ66\[11\]/Y  brg4/cntr_freq_RNIIOMQC\[12\]/C  brg4/cntr_freq_RNIIOMQC\[12\]/Y  brg4/cntr_freq_RNISSE2Q\[10\]/C  brg4/cntr_freq_RNISSE2Q\[10\]/Y  brg4/cntr_freq_RNI7BVT22\[3\]/A  brg4/cntr_freq_RNI7BVT22\[3\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[8\]/CLK  brg3/cntr_freq\[8\]/Q  brg3/cntr_freq_RNIBCJA7\[8\]/B  brg3/cntr_freq_RNIBCJA7\[8\]/Y  brg3/cntr_freq_RNIGLDKF\[9\]/C  brg3/cntr_freq_RNIGLDKF\[9\]/Y  brg3/cntr_freq_RNIE9VSS\[1\]/A  brg3/cntr_freq_RNIE9VSS\[1\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/C  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg2/cntr_freq\[4\]/CLK  brg2/cntr_freq\[4\]/Q  brg2/cntr_freq_RNIJEHA1\[4\]/B  brg2/cntr_freq_RNIJEHA1\[4\]/Y  brg2/cntr_freq_RNIMJMV2\[5\]/C  brg2/cntr_freq_RNIMJMV2\[5\]/Y  brg2/cntr_freq_RNI3LNPA\[3\]/B  brg2/cntr_freq_RNI3LNPA\[3\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/B  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg4/over_i_set_RNIL66UA\[0\]/C  brg4/over_i_set_RNIL66UA\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_4_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_10/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[0\]/CLK  brg1/cntr_dutyB\[0\]/Q  brg1/cntr_dutyB_RNI15PP\[0\]/B  brg1/cntr_dutyB_RNI15PP\[0\]/Y  brg1/cntr_dutyB_RNI3PL61\[2\]/A  brg1/cntr_dutyB_RNI3PL61\[2\]/Y  brg1/cntr_dutyB_RNI6EIJ1\[3\]/A  brg1/cntr_dutyB_RNI6EIJ1\[3\]/Y  brg1/cntr_dutyB_RNIA4F02\[4\]/A  brg1/cntr_dutyB_RNIA4F02\[4\]/Y  brg1/cntr_dutyB_RNIFRBD2\[5\]/A  brg1/cntr_dutyB_RNIFRBD2\[5\]/Y  brg1/cntr_dutyB_RNILJ8Q2\[6\]/A  brg1/cntr_dutyB_RNILJ8Q2\[6\]/Y  brg1/cntr_dutyB_RNISC573\[7\]/A  brg1/cntr_dutyB_RNISC573\[7\]/Y  brg1/cntr_dutyB_RNI472K3\[8\]/A  brg1/cntr_dutyB_RNI472K3\[8\]/Y  brg1/cntr_dutyB_RNID2V04\[9\]/A  brg1/cntr_dutyB_RNID2V04\[9\]/Y  brg1/cntr_dutyB_RNIUADA4\[10\]/A  brg1/cntr_dutyB_RNIUADA4\[10\]/Y  brg1/cntr_dutyB_RNIGKRJ4\[11\]/A  brg1/cntr_dutyB_RNIGKRJ4\[11\]/Y  brg1/cntr_dutyB_RNI3V9T4\[12\]/A  brg1/cntr_dutyB_RNI3V9T4\[12\]/Y  brg1/cntr_dutyB_RNINAO65\[13\]/A  brg1/cntr_dutyB_RNINAO65\[13\]/Y  brg1/cntr_dutyB_RNICN6G5\[14\]/A  brg1/cntr_dutyB_RNICN6G5\[14\]/Y  brg1/cntr_dutyB_RNI25LP5\[15\]/A  brg1/cntr_dutyB_RNI25LP5\[15\]/Y  brg1/cntr_dutyB_RNIPJ336\[16\]/A  brg1/cntr_dutyB_RNIPJ336\[16\]/Y  brg1/cntr_dutyB_RNIH3IC6\[17\]/A  brg1/cntr_dutyB_RNIH3IC6\[17\]/Y  brg1/cntr_dutyB_RNIAK0M6\[18\]/A  brg1/cntr_dutyB_RNIAK0M6\[18\]/Y  brg1/cntr_dutyB_RNI46FV6\[19\]/A  brg1/cntr_dutyB_RNI46FV6\[19\]/Y  brg1/cntr_dutyB_RNIMGU87\[20\]/A  brg1/cntr_dutyB_RNIMGU87\[20\]/Y  brg1/cntr_dutyB_RNI9SDI7\[21\]/A  brg1/cntr_dutyB_RNI9SDI7\[21\]/Y  brg1/cntr_dutyB_RNIT8TR7\[22\]/A  brg1/cntr_dutyB_RNIT8TR7\[22\]/Y  brg1/cntr_dutyB_RNIIMC58\[23\]/A  brg1/cntr_dutyB_RNIIMC58\[23\]/Y  brg1/cntr_dutyB_RNI85SE8\[24\]/A  brg1/cntr_dutyB_RNI85SE8\[24\]/Y  brg1/cntr_dutyB_RNO\[25\]/A  brg1/cntr_dutyB_RNO\[25\]/Y  brg1/cntr_dutyB\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[0\]/CLK  brg5/cntr_dutyC\[0\]/Q  brg5/cntr_dutyC_RNIBRQI\[0\]/B  brg5/cntr_dutyC_RNIBRQI\[0\]/Y  brg5/cntr_dutyC_RNIIA8S\[2\]/A  brg5/cntr_dutyC_RNIIA8S\[2\]/Y  brg5/cntr_dutyC_RNIQQL51\[3\]/A  brg5/cntr_dutyC_RNIQQL51\[3\]/Y  brg5/cntr_dutyC_RNI3C3F1\[4\]/A  brg5/cntr_dutyC_RNI3C3F1\[4\]/Y  brg5/cntr_dutyC_RNIDUGO1\[5\]/A  brg5/cntr_dutyC_RNIDUGO1\[5\]/Y  brg5/cntr_dutyC_RNIOHU12\[6\]/A  brg5/cntr_dutyC_RNIOHU12\[6\]/Y  brg5/cntr_dutyC_RNI46CB2\[7\]/A  brg5/cntr_dutyC_RNI46CB2\[7\]/Y  brg5/cntr_dutyC_RNIHRPK2\[8\]/A  brg5/cntr_dutyC_RNIHRPK2\[8\]/Y  brg5/cntr_dutyC_RNIVH7U2\[9\]/A  brg5/cntr_dutyC_RNIVH7U2\[9\]/Y  brg5/cntr_dutyC_RNILQ153\[10\]/A  brg5/cntr_dutyC_RNILQ153\[10\]/Y  brg5/cntr_dutyC_RNIC4SB3\[11\]/A  brg5/cntr_dutyC_RNIC4SB3\[11\]/Y  brg5/cntr_dutyC_RNI4FMI3\[12\]/A  brg5/cntr_dutyC_RNI4FMI3\[12\]/Y  brg5/cntr_dutyC_RNITQGP3\[13\]/A  brg5/cntr_dutyC_RNITQGP3\[13\]/Y  brg5/cntr_dutyC_RNIN7B04\[14\]/A  brg5/cntr_dutyC_RNIN7B04\[14\]/Y  brg5/cntr_dutyC_RNIIL574\[15\]/A  brg5/cntr_dutyC_RNIIL574\[15\]/Y  brg5/cntr_dutyC_RNIE40E4\[16\]/A  brg5/cntr_dutyC_RNIE40E4\[16\]/Y  brg5/cntr_dutyC_RNIBKQK4\[17\]/A  brg5/cntr_dutyC_RNIBKQK4\[17\]/Y  brg5/cntr_dutyC_RNI95LR4\[18\]/A  brg5/cntr_dutyC_RNI95LR4\[18\]/Y  brg5/cntr_dutyC_RNI8NF25\[19\]/A  brg5/cntr_dutyC_RNI8NF25\[19\]/Y  brg5/cntr_dutyC_RNIV1B95\[20\]/A  brg5/cntr_dutyC_RNIV1B95\[20\]/Y  brg5/cntr_dutyC_RNIND6G5\[21\]/A  brg5/cntr_dutyC_RNIND6G5\[21\]/Y  brg5/cntr_dutyC_RNIGQ1N5\[22\]/A  brg5/cntr_dutyC_RNIGQ1N5\[22\]/Y  brg5/cntr_dutyC_RNIA8TT5\[23\]/A  brg5/cntr_dutyC_RNIA8TT5\[23\]/Y  brg5/cntr_dutyC_RNI5NO46\[24\]/A  brg5/cntr_dutyC_RNI5NO46\[24\]/Y  brg5/cntr_dutyC_RNO\[25\]/A  brg5/cntr_dutyC_RNO\[25\]/Y  brg5/cntr_dutyC\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[0\]/CLK  brg5/cntr_dutyB\[0\]/Q  brg5/cntr_dutyB_RNI9LKG\[0\]/B  brg5/cntr_dutyB_RNI9LKG\[0\]/Y  brg5/cntr_dutyB_RNIF1VO\[2\]/A  brg5/cntr_dutyB_RNIF1VO\[2\]/Y  brg5/cntr_dutyB_RNIME911\[3\]/A  brg5/cntr_dutyB_RNIME911\[3\]/Y  brg5/cntr_dutyB_RNIUSJ91\[4\]/A  brg5/cntr_dutyB_RNIUSJ91\[4\]/Y  brg5/cntr_dutyB_RNI7CUH1\[5\]/A  brg5/cntr_dutyB_RNI7CUH1\[5\]/Y  brg5/cntr_dutyB_RNIHS8Q1\[6\]/A  brg5/cntr_dutyB_RNIHS8Q1\[6\]/Y  brg5/cntr_dutyB_RNISDJ22\[7\]/A  brg5/cntr_dutyB_RNISDJ22\[7\]/Y  brg5/cntr_dutyB_RNI80UA2\[8\]/A  brg5/cntr_dutyB_RNI80UA2\[8\]/Y  brg5/cntr_dutyB_RNILJ8J2\[9\]/A  brg5/cntr_dutyB_RNILJ8J2\[9\]/Y  brg5/cntr_dutyB_RNIAOSL2\[10\]/A  brg5/cntr_dutyB_RNIAOSL2\[10\]/Y  brg5/cntr_dutyB_RNI0UGO2\[11\]/A  brg5/cntr_dutyB_RNI0UGO2\[11\]/Y  brg5/cntr_dutyB_RNIN45R2\[12\]/A  brg5/cntr_dutyB_RNIN45R2\[12\]/Y  brg5/cntr_dutyB_RNIFCPT2\[13\]/A  brg5/cntr_dutyB_RNIFCPT2\[13\]/Y  brg5/cntr_dutyB_RNI8LD03\[14\]/A  brg5/cntr_dutyB_RNI8LD03\[14\]/Y  brg5/cntr_dutyB_RNI2V133\[15\]/A  brg5/cntr_dutyB_RNI2V133\[15\]/Y  brg5/cntr_dutyB_RNIT9M53\[16\]/A  brg5/cntr_dutyB_RNIT9M53\[16\]/Y  brg5/cntr_dutyB_RNIPLA83\[17\]/A  brg5/cntr_dutyB_RNIPLA83\[17\]/Y  brg5/cntr_dutyB_RNIM2VA3\[18\]/A  brg5/cntr_dutyB_RNIM2VA3\[18\]/Y  brg5/cntr_dutyB_RNIKGJD3\[19\]/A  brg5/cntr_dutyB_RNIKGJD3\[19\]/Y  brg5/cntr_dutyB_RNIAN8G3\[20\]/A  brg5/cntr_dutyB_RNIAN8G3\[20\]/Y  brg5/cntr_dutyB_RNI1VTI3\[21\]/A  brg5/cntr_dutyB_RNI1VTI3\[21\]/Y  brg5/cntr_dutyB_RNIP7JL3\[22\]/A  brg5/cntr_dutyB_RNIP7JL3\[22\]/Y  brg5/cntr_dutyB_RNIIH8O3\[23\]/A  brg5/cntr_dutyB_RNIIH8O3\[23\]/Y  brg5/cntr_dutyB_RNICSTQ3\[24\]/A  brg5/cntr_dutyB_RNICSTQ3\[24\]/Y  brg5/cntr_dutyB_RNO\[25\]/A  brg5/cntr_dutyB_RNO\[25\]/Y  brg5/cntr_dutyB\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[0\]/CLK  brg4/cntr_dutyC\[0\]/Q  brg4/cntr_dutyC_RNI9V3L\[0\]/B  brg4/cntr_dutyC_RNI9V3L\[0\]/Y  brg4/cntr_dutyC_RNIF0MV\[2\]/A  brg4/cntr_dutyC_RNIF0MV\[2\]/Y  brg4/cntr_dutyC_RNIM28A1\[3\]/A  brg4/cntr_dutyC_RNIM28A1\[3\]/Y  brg4/cntr_dutyC_RNIU5QK1\[4\]/A  brg4/cntr_dutyC_RNIU5QK1\[4\]/Y  brg4/cntr_dutyC_RNI7ACV1\[5\]/A  brg4/cntr_dutyC_RNI7ACV1\[5\]/Y  brg4/cntr_dutyC_RNIHFU92\[6\]/A  brg4/cntr_dutyC_RNIHFU92\[6\]/Y  brg4/cntr_dutyC_RNISLGK2\[7\]/A  brg4/cntr_dutyC_RNISLGK2\[7\]/Y  brg4/cntr_dutyC_RNI8T2V2\[8\]/A  brg4/cntr_dutyC_RNI8T2V2\[8\]/Y  brg4/cntr_dutyC_RNIL5L93\[9\]/A  brg4/cntr_dutyC_RNIL5L93\[9\]/Y  brg4/cntr_dutyC_RNIAV5M3\[10\]/A  brg4/cntr_dutyC_RNIAV5M3\[10\]/Y  brg4/cntr_dutyC_RNI0QM24\[11\]/A  brg4/cntr_dutyC_RNI0QM24\[11\]/Y  brg4/cntr_dutyC_RNINL7F4\[12\]/A  brg4/cntr_dutyC_RNINL7F4\[12\]/Y  brg4/cntr_dutyC_RNIFIOR4\[13\]/A  brg4/cntr_dutyC_RNIFIOR4\[13\]/Y  brg4/cntr_dutyC_RNI8G985\[14\]/A  brg4/cntr_dutyC_RNI8G985\[14\]/Y  brg4/cntr_dutyC_RNI2FQK5\[15\]/A  brg4/cntr_dutyC_RNI2FQK5\[15\]/Y  brg4/cntr_dutyC_RNITEB16\[16\]/A  brg4/cntr_dutyC_RNITEB16\[16\]/Y  brg4/cntr_dutyC_RNIPFSD6\[17\]/A  brg4/cntr_dutyC_RNIPFSD6\[17\]/Y  brg4/cntr_dutyC_RNIMHDQ6\[18\]/A  brg4/cntr_dutyC_RNIMHDQ6\[18\]/Y  brg4/cntr_dutyC_RNIKKU67\[19\]/A  brg4/cntr_dutyC_RNIKKU67\[19\]/Y  brg4/cntr_dutyC_RNIAGGJ7\[20\]/A  brg4/cntr_dutyC_RNIAGGJ7\[20\]/Y  brg4/cntr_dutyC_RNI1D208\[21\]/A  brg4/cntr_dutyC_RNI1D208\[21\]/Y  brg4/cntr_dutyC_RNIPAKC8\[22\]/A  brg4/cntr_dutyC_RNIPAKC8\[22\]/Y  brg4/cntr_dutyC_RNII96P8\[23\]/A  brg4/cntr_dutyC_RNII96P8\[23\]/Y  brg4/cntr_dutyC_RNIC9O59\[24\]/A  brg4/cntr_dutyC_RNIC9O59\[24\]/Y  brg4/cntr_dutyC_RNO\[25\]/A  brg4/cntr_dutyC_RNO\[25\]/Y  brg4/cntr_dutyC\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[0\]/CLK  brg4/cntr_dutyB\[0\]/Q  brg4/cntr_dutyB_RNI7PTI\[0\]/B  brg4/cntr_dutyB_RNI7PTI\[0\]/Y  brg4/cntr_dutyB_RNICNCS\[2\]/A  brg4/cntr_dutyB_RNICNCS\[2\]/Y  brg4/cntr_dutyB_RNIIMR51\[3\]/A  brg4/cntr_dutyB_RNIIMR51\[3\]/Y  brg4/cntr_dutyB_RNIPMAF1\[4\]/A  brg4/cntr_dutyB_RNIPMAF1\[4\]/Y  brg4/cntr_dutyB_RNI1OPO1\[5\]/A  brg4/cntr_dutyB_RNI1OPO1\[5\]/Y  brg4/cntr_dutyB_RNIAQ822\[6\]/A  brg4/cntr_dutyB_RNIAQ822\[6\]/Y  brg4/cntr_dutyB_RNIKTNB2\[7\]/A  brg4/cntr_dutyB_RNIKTNB2\[7\]/Y  brg4/cntr_dutyB_RNIV17L2\[8\]/A  brg4/cntr_dutyB_RNIV17L2\[8\]/Y  brg4/cntr_dutyB_RNIB7MU2\[9\]/A  brg4/cntr_dutyB_RNIB7MU2\[9\]/Y  brg4/cntr_dutyB_RNIVS073\[10\]/A  brg4/cntr_dutyB_RNIVS073\[10\]/Y  brg4/cntr_dutyB_RNIKJBF3\[11\]/A  brg4/cntr_dutyB_RNIKJBF3\[11\]/Y  brg4/cntr_dutyB_RNIABMN3\[12\]/A  brg4/cntr_dutyB_RNIABMN3\[12\]/Y  brg4/cntr_dutyB_RNI14104\[13\]/A  brg4/cntr_dutyB_RNI14104\[13\]/Y  brg4/cntr_dutyB_RNIPTB84\[14\]/A  brg4/cntr_dutyB_RNIPTB84\[14\]/Y  brg4/cntr_dutyB_RNIIOMG4\[15\]/A  brg4/cntr_dutyB_RNIIOMG4\[15\]/Y  brg4/cntr_dutyB_RNICK1P4\[16\]/A  brg4/cntr_dutyB_RNICK1P4\[16\]/Y  brg4/cntr_dutyB_RNI7HC15\[17\]/A  brg4/cntr_dutyB_RNI7HC15\[17\]/Y  brg4/cntr_dutyB_RNI3FN95\[18\]/A  brg4/cntr_dutyB_RNI3FN95\[18\]/Y  brg4/cntr_dutyB_RNI0E2I5\[19\]/A  brg4/cntr_dutyB_RNI0E2I5\[19\]/Y  brg4/cntr_dutyB_RNIL5EQ5\[20\]/A  brg4/cntr_dutyB_RNIL5EQ5\[20\]/Y  brg4/cntr_dutyB_RNIBUP26\[21\]/A  brg4/cntr_dutyB_RNIBUP26\[21\]/Y  brg4/cntr_dutyB_RNI2O5B6\[22\]/A  brg4/cntr_dutyB_RNI2O5B6\[22\]/Y  brg4/cntr_dutyB_RNIQIHJ6\[23\]/A  brg4/cntr_dutyB_RNIQIHJ6\[23\]/Y  brg4/cntr_dutyB_RNIJETR6\[24\]/A  brg4/cntr_dutyB_RNIJETR6\[24\]/Y  brg4/cntr_dutyB_RNO\[25\]/A  brg4/cntr_dutyB_RNO\[25\]/Y  brg4/cntr_dutyB\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[0\]/CLK  brg3/cntr_dutyC\[0\]/Q  brg3/cntr_dutyC_RNI73DN\[0\]/B  brg3/cntr_dutyC_RNI73DN\[0\]/Y  brg3/cntr_dutyC_RNICM331\[2\]/A  brg3/cntr_dutyC_RNICM331\[2\]/Y  brg3/cntr_dutyC_RNIIAQE1\[3\]/A  brg3/cntr_dutyC_RNIIAQE1\[3\]/Y  brg3/cntr_dutyC_RNIPVGQ1\[4\]/A  brg3/cntr_dutyC_RNIPVGQ1\[4\]/Y  brg3/cntr_dutyC_RNI1M762\[5\]/A  brg3/cntr_dutyC_RNI1M762\[5\]/Y  brg3/cntr_dutyC_RNIADUH2\[6\]/A  brg3/cntr_dutyC_RNIADUH2\[6\]/Y  brg3/cntr_dutyC_RNIK5LT2\[7\]/A  brg3/cntr_dutyC_RNIK5LT2\[7\]/Y  brg3/cntr_dutyC_RNIVUB93\[8\]/A  brg3/cntr_dutyC_RNIVUB93\[8\]/Y  brg3/cntr_dutyC_RNIBP2L3\[9\]/A  brg3/cntr_dutyC_RNIBP2L3\[9\]/Y  brg3/cntr_dutyC_RNIV3AN3\[10\]/A  brg3/cntr_dutyC_RNIV3AN3\[10\]/Y  brg3/cntr_dutyC_RNIKFHP3\[11\]/A  brg3/cntr_dutyC_RNIKFHP3\[11\]/Y  brg3/cntr_dutyC_RNIASOR3\[12\]/A  brg3/cntr_dutyC_RNIASOR3\[12\]/Y  brg3/cntr_dutyC_RNI1A0U3\[13\]/A  brg3/cntr_dutyC_RNI1A0U3\[13\]/Y  brg3/cntr_dutyC_RNIPO704\[14\]/A  brg3/cntr_dutyC_RNIPO704\[14\]/Y  brg3/cntr_dutyC_RNII8F24\[15\]/A  brg3/cntr_dutyC_RNII8F24\[15\]/Y  brg3/cntr_dutyC_RNICPM44\[16\]/A  brg3/cntr_dutyC_RNICPM44\[16\]/Y  brg3/cntr_dutyC_RNI7BU64\[17\]/A  brg3/cntr_dutyC_RNI7BU64\[17\]/Y  brg3/cntr_dutyC_RNI3U594\[18\]/A  brg3/cntr_dutyC_RNI3U594\[18\]/Y  brg3/cntr_dutyC_RNI0IDB4\[19\]/A  brg3/cntr_dutyC_RNI0IDB4\[19\]/Y  brg3/cntr_dutyC_RNILULD4\[20\]/A  brg3/cntr_dutyC_RNILULD4\[20\]/Y  brg3/cntr_dutyC_RNIBCUF4\[21\]/A  brg3/cntr_dutyC_RNIBCUF4\[21\]/Y  brg3/cntr_dutyC_RNI2R6I4\[22\]/A  brg3/cntr_dutyC_RNI2R6I4\[22\]/Y  brg3/cntr_dutyC_RNIQAFK4\[23\]/A  brg3/cntr_dutyC_RNIQAFK4\[23\]/Y  brg3/cntr_dutyC_RNIJRNM4\[24\]/A  brg3/cntr_dutyC_RNIJRNM4\[24\]/Y  brg3/cntr_dutyC_RNO\[25\]/A  brg3/cntr_dutyC_RNO\[25\]/Y  brg3/cntr_dutyC\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[0\]/CLK  brg3/cntr_dutyB\[0\]/Q  brg3/cntr_dutyB_RNI5T6L\[0\]/B  brg3/cntr_dutyB_RNI5T6L\[0\]/Y  brg3/cntr_dutyB_RNI9DQV\[2\]/A  brg3/cntr_dutyB_RNI9DQV\[2\]/Y  brg3/cntr_dutyB_RNIEUDA1\[3\]/A  brg3/cntr_dutyB_RNIEUDA1\[3\]/Y  brg3/cntr_dutyB_RNIKG1L1\[4\]/A  brg3/cntr_dutyB_RNIKG1L1\[4\]/Y  brg3/cntr_dutyB_RNIR3LV1\[5\]/A  brg3/cntr_dutyB_RNIR3LV1\[5\]/Y  brg3/cntr_dutyB_RNI3O8A2\[6\]/A  brg3/cntr_dutyB_RNI3O8A2\[6\]/Y  brg3/cntr_dutyB_RNICDSK2\[7\]/A  brg3/cntr_dutyB_RNICDSK2\[7\]/Y  brg3/cntr_dutyB_RNIM3GV2\[8\]/A  brg3/cntr_dutyB_RNIM3GV2\[8\]/Y  brg3/cntr_dutyB_RNI1R3A3\[9\]/A  brg3/cntr_dutyB_RNI1R3A3\[9\]/Y  brg3/cntr_dutyB_RNIK15O3\[10\]/A  brg3/cntr_dutyB_RNIK15O3\[10\]/Y  brg3/cntr_dutyB_RNI89664\[11\]/A  brg3/cntr_dutyB_RNI89664\[11\]/Y  brg3/cntr_dutyB_RNITH7K4\[12\]/A  brg3/cntr_dutyB_RNITH7K4\[12\]/Y  brg3/cntr_dutyB_RNIJR825\[13\]/A  brg3/cntr_dutyB_RNIJR825\[13\]/Y  brg3/cntr_dutyB_RNIA6AG5\[14\]/A  brg3/cntr_dutyB_RNIA6AG5\[14\]/Y  brg3/cntr_dutyB_RNI2IBU5\[15\]/A  brg3/cntr_dutyB_RNI2IBU5\[15\]/Y  brg3/cntr_dutyB_RNIRUCC6\[16\]/A  brg3/cntr_dutyB_RNIRUCC6\[16\]/Y  brg3/cntr_dutyB_RNILCEQ6\[17\]/A  brg3/cntr_dutyB_RNILCEQ6\[17\]/Y  brg3/cntr_dutyB_RNIGRF87\[18\]/A  brg3/cntr_dutyB_RNIGRF87\[18\]/Y  brg3/cntr_dutyB_RNICBHM7\[19\]/A  brg3/cntr_dutyB_RNICBHM7\[19\]/Y  brg3/cntr_dutyB_RNI0KJ48\[20\]/A  brg3/cntr_dutyB_RNI0KJ48\[20\]/Y  brg3/cntr_dutyB_RNILTLI8\[21\]/A  brg3/cntr_dutyB_RNILTLI8\[21\]/Y  brg3/cntr_dutyB_RNIB8O09\[22\]/A  brg3/cntr_dutyB_RNIB8O09\[22\]/Y  brg3/cntr_dutyB_RNI2KQE9\[23\]/A  brg3/cntr_dutyB_RNI2KQE9\[23\]/Y  brg3/cntr_dutyB_RNIQ0TS9\[24\]/A  brg3/cntr_dutyB_RNIQ0TS9\[24\]/Y  brg3/cntr_dutyB_RNO\[25\]/A  brg3/cntr_dutyB_RNO\[25\]/Y  brg3/cntr_dutyB\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[0\]/CLK  brg2/cntr_dutyC\[0\]/Q  brg2/cntr_dutyC_RNI57MP\[0\]/B  brg2/cntr_dutyC_RNI57MP\[0\]/Y  brg2/cntr_dutyC_RNI9CH61\[2\]/A  brg2/cntr_dutyC_RNI9CH61\[2\]/Y  brg2/cntr_dutyC_RNIEICJ1\[3\]/A  brg2/cntr_dutyC_RNIEICJ1\[3\]/Y  brg2/cntr_dutyC_RNIKP702\[4\]/A  brg2/cntr_dutyC_RNIKP702\[4\]/Y  brg2/cntr_dutyC_RNIR13D2\[5\]/A  brg2/cntr_dutyC_RNIR13D2\[5\]/Y  brg2/cntr_dutyC_RNI3BUP2\[6\]/A  brg2/cntr_dutyC_RNI3BUP2\[6\]/Y  brg2/cntr_dutyC_RNICLP63\[7\]/A  brg2/cntr_dutyC_RNICLP63\[7\]/Y  brg2/cntr_dutyC_RNIM0LJ3\[8\]/A  brg2/cntr_dutyC_RNIM0LJ3\[8\]/Y  brg2/cntr_dutyC_RNI1DG04\[9\]/A  brg2/cntr_dutyC_RNI1DG04\[9\]/Y  brg2/cntr_dutyC_RNIK8E84\[10\]/A  brg2/cntr_dutyC_RNIK8E84\[10\]/Y  brg2/cntr_dutyC_RNI85CG4\[11\]/A  brg2/cntr_dutyC_RNI85CG4\[11\]/Y  brg2/cntr_dutyC_RNIT2AO4\[12\]/A  brg2/cntr_dutyC_RNIT2AO4\[12\]/Y  brg2/cntr_dutyC_RNIJ1805\[13\]/A  brg2/cntr_dutyC_RNIJ1805\[13\]/Y  brg2/cntr_dutyC_RNIA1685\[14\]/A  brg2/cntr_dutyC_RNIA1685\[14\]/Y  brg2/cntr_dutyC_RNI224G5\[15\]/A  brg2/cntr_dutyC_RNI224G5\[15\]/Y  brg2/cntr_dutyC_RNIR32O5\[16\]/A  brg2/cntr_dutyC_RNIR32O5\[16\]/Y  brg2/cntr_dutyC_RNIL6006\[17\]/A  brg2/cntr_dutyC_RNIL6006\[17\]/Y  brg2/cntr_dutyC_RNIGAU76\[18\]/A  brg2/cntr_dutyC_RNIGAU76\[18\]/Y  brg2/cntr_dutyC_RNICFSF6\[19\]/A  brg2/cntr_dutyC_RNICFSF6\[19\]/Y  brg2/cntr_dutyC_RNI0DRN6\[20\]/A  brg2/cntr_dutyC_RNI0DRN6\[20\]/Y  brg2/cntr_dutyC_RNILBQV6\[21\]/A  brg2/cntr_dutyC_RNILBQV6\[21\]/Y  brg2/cntr_dutyC_RNIBBP77\[22\]/A  brg2/cntr_dutyC_RNIBBP77\[22\]/Y  brg2/cntr_dutyC_RNI2COF7\[23\]/A  brg2/cntr_dutyC_RNI2COF7\[23\]/Y  brg2/cntr_dutyC_RNIQDNN7\[24\]/A  brg2/cntr_dutyC_RNIQDNN7\[24\]/Y  brg2/cntr_dutyC_RNO\[25\]/A  brg2/cntr_dutyC_RNO\[25\]/Y  brg2/cntr_dutyC\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[0\]/CLK  brg2/cntr_dutyB\[0\]/Q  brg2/cntr_dutyB_RNI31GN\[0\]/B  brg2/cntr_dutyB_RNI31GN\[0\]/Y  brg2/cntr_dutyB_RNI63831\[2\]/A  brg2/cntr_dutyB_RNI63831\[2\]/Y  brg2/cntr_dutyB_RNIA60F1\[3\]/A  brg2/cntr_dutyB_RNIA60F1\[3\]/Y  brg2/cntr_dutyB_RNIFAOQ1\[4\]/A  brg2/cntr_dutyB_RNIFAOQ1\[4\]/Y  brg2/cntr_dutyB_RNILFG62\[5\]/A  brg2/cntr_dutyB_RNILFG62\[5\]/Y  brg2/cntr_dutyB_RNISL8I2\[6\]/A  brg2/cntr_dutyB_RNISL8I2\[6\]/Y  brg2/cntr_dutyB_RNI4T0U2\[7\]/A  brg2/cntr_dutyB_RNI4T0U2\[7\]/Y  brg2/cntr_dutyB_RNID5P93\[8\]/A  brg2/cntr_dutyB_RNID5P93\[8\]/Y  brg2/cntr_dutyB_RNINEHL3\[9\]/A  brg2/cntr_dutyB_RNINEHL3\[9\]/Y  brg2/cntr_dutyB_RNI969P3\[10\]/A  brg2/cntr_dutyB_RNI969P3\[10\]/Y  brg2/cntr_dutyB_RNISU0T3\[11\]/A  brg2/cntr_dutyB_RNISU0T3\[11\]/Y  brg2/cntr_dutyB_RNIGOO04\[12\]/A  brg2/cntr_dutyB_RNIGOO04\[12\]/Y  brg2/cntr_dutyB_RNI5JG44\[13\]/A  brg2/cntr_dutyB_RNI5JG44\[13\]/Y  brg2/cntr_dutyB_RNIRE884\[14\]/A  brg2/cntr_dutyB_RNIRE884\[14\]/Y  brg2/cntr_dutyB_RNIIB0C4\[15\]/A  brg2/cntr_dutyB_RNIIB0C4\[15\]/Y  brg2/cntr_dutyB_RNIA9OF4\[16\]/A  brg2/cntr_dutyB_RNIA9OF4\[16\]/Y  brg2/cntr_dutyB_RNI38GJ4\[17\]/A  brg2/cntr_dutyB_RNI38GJ4\[17\]/Y  brg2/cntr_dutyB_RNIT78N4\[18\]/A  brg2/cntr_dutyB_RNIT78N4\[18\]/Y  brg2/cntr_dutyB_RNIO80R4\[19\]/A  brg2/cntr_dutyB_RNIO80R4\[19\]/Y  brg2/cntr_dutyB_RNIB2PU4\[20\]/A  brg2/cntr_dutyB_RNIB2PU4\[20\]/Y  brg2/cntr_dutyB_RNIVSH25\[21\]/A  brg2/cntr_dutyB_RNIVSH25\[21\]/Y  brg2/cntr_dutyB_RNIKOA65\[22\]/A  brg2/cntr_dutyB_RNIKOA65\[22\]/Y  brg2/cntr_dutyB_RNIAL3A5\[23\]/A  brg2/cntr_dutyB_RNIAL3A5\[23\]/Y  brg2/cntr_dutyB_RNI1JSD5\[24\]/A  brg2/cntr_dutyB_RNI1JSD5\[24\]/Y  brg2/cntr_dutyB_RNO\[25\]/A  brg2/cntr_dutyB_RNO\[25\]/Y  brg2/cntr_dutyB\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[0\]/CLK  brg1/cntr_dutyC\[0\]/Q  brg1/cntr_dutyC_RNI3BVR\[0\]/B  brg1/cntr_dutyC_RNI3BVR\[0\]/Y  brg1/cntr_dutyC_RNI62V91\[2\]/A  brg1/cntr_dutyC_RNI62V91\[2\]/Y  brg1/cntr_dutyC_RNIAQUN1\[3\]/A  brg1/cntr_dutyC_RNIAQUN1\[3\]/Y  brg1/cntr_dutyC_RNIFJU52\[4\]/A  brg1/cntr_dutyC_RNIFJU52\[4\]/Y  brg1/cntr_dutyC_RNILDUJ2\[5\]/A  brg1/cntr_dutyC_RNILDUJ2\[5\]/Y  brg1/cntr_dutyC_RNIS8U13\[6\]/A  brg1/cntr_dutyC_RNIS8U13\[6\]/Y  brg1/cntr_dutyC_RNI45UF3\[7\]/A  brg1/cntr_dutyC_RNI45UF3\[7\]/Y  brg1/cntr_dutyC_RNID2UT3\[8\]/A  brg1/cntr_dutyC_RNID2UT3\[8\]/Y  brg1/cntr_dutyC_RNIN0UB4\[9\]/A  brg1/cntr_dutyC_RNIN0UB4\[9\]/Y  brg1/cntr_dutyC_RNI9DIP4\[10\]/A  brg1/cntr_dutyC_RNI9DIP4\[10\]/Y  brg1/cntr_dutyC_RNISQ675\[11\]/A  brg1/cntr_dutyC_RNISQ675\[11\]/Y  brg1/cntr_dutyC_RNIG9RK5\[12\]/A  brg1/cntr_dutyC_RNIG9RK5\[12\]/Y  brg1/cntr_dutyC_RNI5PF26\[13\]/A  brg1/cntr_dutyC_RNI5PF26\[13\]/Y  brg1/cntr_dutyC_RNIR94G6\[14\]/A  brg1/cntr_dutyC_RNIR94G6\[14\]/Y  brg1/cntr_dutyC_RNIIROT6\[15\]/A  brg1/cntr_dutyC_RNIIROT6\[15\]/Y  brg1/cntr_dutyC_RNIAEDB7\[16\]/A  brg1/cntr_dutyC_RNIAEDB7\[16\]/Y  brg1/cntr_dutyC_RNI322P7\[17\]/A  brg1/cntr_dutyC_RNI322P7\[17\]/Y  brg1/cntr_dutyC_RNITMM68\[18\]/A  brg1/cntr_dutyC_RNITMM68\[18\]/Y  brg1/cntr_dutyC_RNIOCBK8\[19\]/A  brg1/cntr_dutyC_RNIOCBK8\[19\]/Y  brg1/cntr_dutyC_RNIBR029\[20\]/A  brg1/cntr_dutyC_RNIBR029\[20\]/Y  brg1/cntr_dutyC_RNIVAMF9\[21\]/A  brg1/cntr_dutyC_RNIVAMF9\[21\]/Y  brg1/cntr_dutyC_RNIKRBT9\[22\]/A  brg1/cntr_dutyC_RNIKRBT9\[22\]/Y  brg1/cntr_dutyC_RNIAD1BA\[23\]/A  brg1/cntr_dutyC_RNIAD1BA\[23\]/Y  brg1/cntr_dutyC_RNI10NOA\[24\]/A  brg1/cntr_dutyC_RNI10NOA\[24\]/Y  brg1/cntr_dutyC_RNO\[25\]/A  brg1/cntr_dutyC_RNO\[25\]/Y  brg1/cntr_dutyC\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_dutyA\[0\]/CLK  brg1/cntr_dutyA\[0\]/Q  brg1/cntr_dutyA_RNIVUIN\[0\]/B  brg1/cntr_dutyA_RNIVUIN\[0\]/Y  brg1/cntr_dutyA_RNI0GC31\[2\]/A  brg1/cntr_dutyA_RNI0GC31\[2\]/Y  brg1/cntr_dutyA_RNI226F1\[3\]/A  brg1/cntr_dutyA_RNI226F1\[3\]/Y  brg1/cntr_dutyA_RNI5LVQ1\[4\]/A  brg1/cntr_dutyA_RNI5LVQ1\[4\]/Y  brg1/cntr_dutyA_RNI99P62\[5\]/A  brg1/cntr_dutyA_RNI99P62\[5\]/Y  brg1/cntr_dutyA_RNIEUII2\[6\]/A  brg1/cntr_dutyA_RNIEUII2\[6\]/Y  brg1/cntr_dutyA_RNIKKCU2\[7\]/A  brg1/cntr_dutyA_RNIKKCU2\[7\]/Y  brg1/cntr_dutyA_RNIRB6A3\[8\]/A  brg1/cntr_dutyA_RNIRB6A3\[8\]/Y  brg1/cntr_dutyA_RNI340M3\[9\]/A  brg1/cntr_dutyA_RNI340M3\[9\]/Y  brg1/cntr_dutyA_RNIJ88R3\[10\]/A  brg1/cntr_dutyA_RNIJ88R3\[10\]/Y  brg1/cntr_dutyA_RNI4EG04\[11\]/A  brg1/cntr_dutyA_RNI4EG04\[11\]/Y  brg1/cntr_dutyA_RNIMKO54\[12\]/A  brg1/cntr_dutyA_RNIMKO54\[12\]/Y  brg1/cntr_dutyA_RNI9S0B4\[13\]/A  brg1/cntr_dutyA_RNI9S0B4\[13\]/Y  brg1/cntr_dutyA_RNIT49G4\[14\]/A  brg1/cntr_dutyA_RNIT49G4\[14\]/Y  brg1/cntr_dutyA_RNIIEHL4\[15\]/A  brg1/cntr_dutyA_RNIIEHL4\[15\]/Y  brg1/cntr_dutyA_RNI8PPQ4\[16\]/A  brg1/cntr_dutyA_RNI8PPQ4\[16\]/Y  brg1/cntr_dutyA_RNIV4205\[17\]/A  brg1/cntr_dutyA_RNIV4205\[17\]/Y  brg1/cntr_dutyA_RNINHA55\[18\]/A  brg1/cntr_dutyA_RNINHA55\[18\]/Y  brg1/cntr_dutyA_RNIGVIA5\[19\]/A  brg1/cntr_dutyA_RNIGVIA5\[19\]/Y  brg1/cntr_dutyA_RNI16SF5\[20\]/A  brg1/cntr_dutyA_RNI16SF5\[20\]/Y  brg1/cntr_dutyA_RNIJD5L5\[21\]/A  brg1/cntr_dutyA_RNIJD5L5\[21\]/Y  brg1/cntr_dutyA_RNI6MEQ5\[22\]/A  brg1/cntr_dutyA_RNI6MEQ5\[22\]/Y  brg1/cntr_dutyA_RNIQVNV5\[23\]/A  brg1/cntr_dutyA_RNIQVNV5\[23\]/Y  brg1/cntr_dutyA_RNIFA156\[24\]/A  brg1/cntr_dutyA_RNIFA156\[24\]/Y  brg1/cntr_dutyA_RNO\[25\]/A  brg1/cntr_dutyA_RNO\[25\]/Y  brg1/cntr_dutyA\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNI6IFM\[3\]/B  ad2_mod/state_RNI6IFM\[3\]/Y  ad2_mod/state_RNO\[4\]/A  ad2_mod/state_RNO\[4\]/Y  ad2_mod/state\[4\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[18\]/CLK  pci_target/OPB_ADDR\[18\]/Q  add_dec/P_SW_RE_0_a2_0_a2_1/A  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  hotlink/un62_OPB_DO_2/A  hotlink/un62_OPB_DO_2/Y  hotlink/un115_OPB_DO_0_0/C  hotlink/un115_OPB_DO_0_0/Y  hotlink/G_380_12/C  hotlink/G_380_12/Y  hotlink/in_ram_re_RNI27KTT4/C  hotlink/in_ram_re_RNI27KTT4/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/B  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT ad1_mod/aq_en_0/CLK  ad1_mod/aq_en_0/Q  ad1_mod/aq_en_0_RNI22F51_0/B  ad1_mod/aq_en_0_RNI22F51_0/Y  ad1_mod/time_out_count_RNIVTSJ3\[4\]/A  ad1_mod/time_out_count_RNIVTSJ3\[4\]/Y  ad1_mod/repeat_times\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/G_426_i/B  brg4/G_426_i/Y  brg4/CycleCount_RNI6UB4O\[6\]/B  brg4/CycleCount_RNI6UB4O\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_11/C  can_control/OPB_DO_1_t_0_24_0_iv_11/Y  can_control/state1_RNIKR421B/A  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/status_RNO_1\[1\]/C  ad1_mod/status_RNO_1\[1\]/Y  ad1_mod/status_RNO\[1\]/B  ad1_mod/status_RNO\[1\]/Y  ad1_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4/B  brk2/m4/Y  brk2/sample_time_set_RNI65T8A1\[28\]/B  brk2/sample_time_set_RNI65T8A1\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/A  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4/B  brk2/m4/Y  brk2/sample_time_set_RNI21T8A1\[26\]/B  brk2/sample_time_set_RNI21T8A1\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/A  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/m4/B  brk2/m4/Y  brk2/sample_time_set_RNIOOU8A1\[30\]/B  brk2/sample_time_set_RNIOOU8A1\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/A  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE/A  ad1_mod/un1_OPB_RE/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIE6Q07/B  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C12_RNIE6Q07/Y  can_control/OPB_DO_1_t_0_18_0_iv_5/C  can_control/OPB_DO_1_t_0_18_0_iv_5/Y  can_control/OPB_DO_1_t_0_18_0_iv_6/C  can_control/OPB_DO_1_t_0_18_0_iv_6/Y  can_control/OPB_DO_1_t_0_18_0_iv_8/C  can_control/OPB_DO_1_t_0_18_0_iv_8/Y  can_control/OPB_DO_1_t_0_18_0_iv_11/C  can_control/OPB_DO_1_t_0_18_0_iv_11/Y  can_control/OPB_DO_1_t_0_18_0_iv_17/B  can_control/OPB_DO_1_t_0_18_0_iv_17/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/A  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  hotlink/out_ram_re/B  hotlink/out_ram_re/Y  hotlink/G_380_8/A  hotlink/G_380_8/Y  hotlink/in_ram_re_RNI27KTT4/B  hotlink/in_ram_re_RNI27KTT4/Y  can_control/OPB_DO_1_t_0_24_0_iv_19/B  can_control/OPB_DO_1_t_0_24_0_iv_19/Y  can_control/OPB_DO_1_t_0_24_0_iv_21_s/B  can_control/OPB_DO_1_t_0_24_0_iv_21_s/Y  can_control/state1_RNINBCNPT/A  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/OpbTo16KHzDiv_RNIM1SJ9\[13\]/B  Clocks/OpbTo16KHzDiv_RNIM1SJ9\[13\]/Y  Clocks/OpbTo16KHzDiv_RNIVFPSJ\[13\]/A  Clocks/OpbTo16KHzDiv_RNIVFPSJ\[13\]/Y  Clocks/OpbTo16KHzDiv_RNI7OCV71\[13\]/B  Clocks/OpbTo16KHzDiv_RNI7OCV71\[13\]/Y  Clocks/Clk10HzDiv_RNICNPN62\[13\]/B  Clocks/Clk10HzDiv_RNICNPN62\[13\]/Y  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/A  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNI475P9\[4\]/B  osc_count/sp_RNI475P9\[4\]/Y  pci_target/sp_dr_RNI87PD22\[4\]/C  pci_target/sp_dr_RNI87PD22\[4\]/Y  pci_target/sp_dr_RNI29FU23\[4\]/A  pci_target/sp_dr_RNI29FU23\[4\]/Y  pci_target/sp_dr_RNIVTA945\[4\]/C  pci_target/sp_dr_RNIVTA945\[4\]/Y  pci_target/sp_dr_RNIQRSU97\[4\]/C  pci_target/sp_dr_RNIQRSU97\[4\]/Y  pci_target/sp_dr_RNIKJSC28\[4\]/C  pci_target/sp_dr_RNIKJSC28\[4\]/Y  pci_target/sp_dr_RNID76R8D\[4\]/A  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNI4K771\[2\]/B  ad2_mod/state_RNI4K771\[2\]/Y  ad2_mod/status_RNO\[2\]/A  ad2_mod/status_RNO\[2\]/Y  ad2_mod/status\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i_0/A  brg2/G_426_i_0/Y  brg2/CycleCount_RNIQ94ND\[8\]/C  brg2/CycleCount_RNIQ94ND\[8\]/Y  brg2/CycleCount_RNI6AK7O\[8\]/A  brg2/CycleCount_RNI6AK7O\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/B  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/sd_div_RNIKMNU9\[13\]/B  Clocks/sd_div_RNIKMNU9\[13\]/Y  Clocks/OpbTo16KHzDiv_RNIVFPSJ\[13\]/B  Clocks/OpbTo16KHzDiv_RNIVFPSJ\[13\]/Y  Clocks/OpbTo16KHzDiv_RNI7OCV71\[13\]/B  Clocks/OpbTo16KHzDiv_RNI7OCV71\[13\]/Y  Clocks/Clk10HzDiv_RNICNPN62\[13\]/B  Clocks/Clk10HzDiv_RNICNPN62\[13\]/Y  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/A  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1/A  brk2/m1/Y  brk2/CycleCount_RNI50NDA\[22\]/B  brk2/CycleCount_RNI50NDA\[22\]/Y  brk2/sample_time_set_RNIEKILL\[22\]/A  brk2/sample_time_set_RNIEKILL\[22\]/Y  brk2/sample_time_set_RNIQOS8A1\[22\]/A  brk2/sample_time_set_RNIQOS8A1\[22\]/Y  can_control/OPB_DO_1_t_0_8_0_iv_10/A  can_control/OPB_DO_1_t_0_8_0_iv_10/Y  can_control/OPB_DO_1_t_0_8_0_iv_11/C  can_control/OPB_DO_1_t_0_8_0_iv_11/Y  can_control/OPB_DO_1_t_0_8_0_iv_12/C  can_control/OPB_DO_1_t_0_8_0_iv_12/Y  can_control/OPB_DO_1_t_0_8_0_iv/A  can_control/OPB_DO_1_t_0_8_0_iv/Y  pci_target/sp_dr_RNI52DAKN\[22\]/A  pci_target/sp_dr_RNI52DAKN\[22\]/Y  PCI_AD_pad\[22\]/D  PCI_AD_pad\[22\]/PAD  PCI_AD\[22\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/m107/B  ad1_mod/m107/Y  ad1_mod/G_521_0/C  ad1_mod/G_521_0/Y  ad1_mod/G_521/B  ad1_mod/G_521/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNIL7EBO1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C6_RNIL7EBO1/Y  can_control/state1_RNICR4A08/C  can_control/state1_RNICR4A08/Y  can_control/state1_RNIKR421B/C  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/pci_cmd\[3\]/CLK  pci_target/pci_cmd\[3\]/Q  pci_target/pci_cmd_RNIMOIK\[3\]/B  pci_target/pci_cmd_RNIMOIK\[3\]/Y  pci_target/pci_cmd_RNIMDJM\[2\]/B  pci_target/pci_cmd_RNIMDJM\[2\]/Y  Clocks/m1_0_1/B  Clocks/m1_0_1/Y  Clocks/m1_0_2/A  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/rs485_div_RNI399L9\[13\]/B  Clocks/rs485_div_RNI399L9\[13\]/Y  Clocks/rs485_div_RNIIFDOJ\[13\]/A  Clocks/rs485_div_RNIIFDOJ\[13\]/Y  Clocks/OpbTo16KHzDiv_RNI7OCV71\[13\]/A  Clocks/OpbTo16KHzDiv_RNI7OCV71\[13\]/Y  Clocks/Clk10HzDiv_RNICNPN62\[13\]/B  Clocks/Clk10HzDiv_RNICNPN62\[13\]/Y  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/A  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[6\]/CLK  brg2/cntr_freq\[6\]/Q  brg2/cntr_freq_RNILTOV1\[6\]/B  brg2/cntr_freq_RNILTOV1\[6\]/Y  brg2/cntr_freq_RNIUL5A4\[7\]/C  brg2/cntr_freq_RNIUL5A4\[7\]/Y  brg2/cntr_freq_RNIMS0N81\[7\]/B  brg2/cntr_freq_RNIMS0N81\[7\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/A  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[12\]/CLK  pci_target/OPB_ADDR\[12\]/Q  add_dec/RS485_RE_0_a2_5_a2_1/C  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/B  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/state017/A  can_control/state017/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIN8M1\[0\]/A  pci_target/pci_cmd_RNIN8M1\[0\]/Y  pci_target/pci_cmd_RNILDJFE\[0\]/B  pci_target/pci_cmd_RNILDJFE\[0\]/Y  pci_target/gpio_ddr_RNIMNMUE\[1\]/B  pci_target/gpio_ddr_RNIMNMUE\[1\]/Y  pci_target/sp_dr_RNIO6RLC1\[1\]/A  pci_target/sp_dr_RNIO6RLC1\[1\]/Y  pci_target/sp_dr_RNIEKECD1\[1\]/B  pci_target/sp_dr_RNIEKECD1\[1\]/Y  pci_target/sp_dr_RNI8R88N1\[1\]/C  pci_target/sp_dr_RNI8R88N1\[1\]/Y  pci_target/sp_dr_RNIJ4BNH2\[1\]/A  pci_target/sp_dr_RNIJ4BNH2\[1\]/Y  pci_target/sp_dr_RNIK8GGR2\[1\]/C  pci_target/sp_dr_RNIK8GGR2\[1\]/Y  pci_target/sp_dr_RNIFK84K5\[1\]/B  pci_target/sp_dr_RNIFK84K5\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/C  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[18\]/CLK  pci_target/OPB_ADDR\[18\]/Q  add_dec/P_SW_RE_0_a2_0_a2_1/A  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2/B  add_dec/MEL_RE_0_a2_6_a2/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/counter/count_RNIV1FRG\[1\]/B  mel_mod/counter/count_RNIV1FRG\[1\]/Y  mel_mod/counter/count_RNIBLD3I1\[1\]/A  mel_mod/counter/count_RNIBLD3I1\[1\]/Y  mel_mod/counter/count_RNI86JM54\[1\]/B  mel_mod/counter/count_RNI86JM54\[1\]/Y  mel_mod/ack_time_set_RNI3382R7\[1\]/A  mel_mod/ack_time_set_RNI3382R7\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/A  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[18\]/CLK  pci_target/OPB_ADDR\[18\]/Q  add_dec/P_SW_RE_0_a2_0_a2_1/A  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2/B  add_dec/MEL_RE_0_a2_6_a2/Y  mel_mod/m1/A  mel_mod/m1/Y  mel_mod/m2_0/A  mel_mod/m2_0/Y  mel_mod/ack_time_set_RNIGAQDG\[1\]/B  mel_mod/ack_time_set_RNIGAQDG\[1\]/Y  mel_mod/ack_time_set_RNI0EH6I1\[1\]/A  mel_mod/ack_time_set_RNI0EH6I1\[1\]/Y  mel_mod/ack_time_set_RNI43F1L3\[1\]/A  mel_mod/ack_time_set_RNI43F1L3\[1\]/Y  mel_mod/ack_time_set_RNI3382R7\[1\]/B  mel_mod/ack_time_set_RNI3382R7\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/A  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/status_RNO_0\[1\]/B  ad2_mod/status_RNO_0\[1\]/Y  ad2_mod/status_RNO\[1\]/C  ad2_mod/status_RNO\[1\]/Y  ad2_mod/status\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/cclk_div_RNIQEUO9\[13\]/B  Clocks/cclk_div_RNIQEUO9\[13\]/Y  Clocks/rs485_div_RNIIFDOJ\[13\]/B  Clocks/rs485_div_RNIIFDOJ\[13\]/Y  Clocks/OpbTo16KHzDiv_RNI7OCV71\[13\]/A  Clocks/OpbTo16KHzDiv_RNI7OCV71\[13\]/Y  Clocks/Clk10HzDiv_RNICNPN62\[13\]/B  Clocks/Clk10HzDiv_RNICNPN62\[13\]/Y  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/A  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  brg3/CycleCount_RNIENFTD\[4\]/C  brg3/CycleCount_RNIENFTD\[4\]/Y  pci_target/sp_dr_RNIKJSC28\[4\]/A  pci_target/sp_dr_RNIKJSC28\[4\]/Y  pci_target/sp_dr_RNID76R8D\[4\]/A  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[3\]/CLK  brg5/cntr_freq\[3\]/Q  brg5/cntr_freq_RNILOK5\[3\]/A  brg5/cntr_freq_RNILOK5\[3\]/Y  brg5/cntr_freq_RNI3KCI\[0\]/A  brg5/cntr_freq_RNI3KCI\[0\]/Y  brg5/cntr_freq_RNIBB091\[0\]/C  brg5/cntr_freq_RNIBB091\[0\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/C  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeA_RNO/B  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[1\]/CLK  brg3/cntr_freq\[1\]/Q  brg3/cntr_freq_RNIDS4G\[1\]/A  brg3/cntr_freq_RNIDS4G\[1\]/Y  brg3/cntr_freq_RNILH0H1\[0\]/A  brg3/cntr_freq_RNILH0H1\[0\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/C  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[1\]/CLK  brg1/cntr_freq\[1\]/Q  brg1/clk_divider_RNI94LQ\[0\]/A  brg1/clk_divider_RNI94LQ\[0\]/Y  brg1/clk_divider_RNI7FKV2\[0\]/A  brg1/clk_divider_RNI7FKV2\[0\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/C  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[18\]/CLK  pci_target/OPB_ADDR\[18\]/Q  add_dec/P_SW_RE_0_a2_0_a2_1/A  add_dec/P_SW_RE_0_a2_0_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_2/A  add_dec/FOPT_RE_0_a2_4_a2_2/Y  add_dec/MEL_RE_0_a2_6_a2/B  add_dec/MEL_RE_0_a2_6_a2/Y  mel_mod/m1_0/A  mel_mod/m1_0/Y  mel_mod/m246_0/A  mel_mod/m246_0/Y  mel_mod/m248_0/A  mel_mod/m248_0/Y  mel_mod/ack_time_set_RNIMV5R53\[7\]/B  mel_mod/ack_time_set_RNIMV5R53\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_s/C  can_control/OPB_DO_1_t_0_23_0_iv_s/Y  can_control/OPB_DO_1_t_0_23_iv_s_0/C  can_control/OPB_DO_1_t_0_23_iv_s_0/Y  pci_target/G_1/C  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg4/cntr_freq\[0\]/CLK  brg4/cntr_freq\[0\]/Q  brg4/cntr_freq_RNIENSA\[0\]/A  brg4/cntr_freq_RNIENSA\[0\]/Y  brg4/cntr_freq_RNILLFUA\[1\]/A  brg4/cntr_freq_RNILLFUA\[1\]/Y  brg4/cntr_freq_RNIH81GI\[3\]/C  brg4/cntr_freq_RNIH81GI\[3\]/Y  brg4/cntr_freq_RNI7BVT22\[3\]/C  brg4/cntr_freq_RNI7BVT22\[3\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  can_control/OPB_DO_1_t_0_2_0_iv_5/A  can_control/OPB_DO_1_t_0_2_0_iv_5/Y  can_control/OPB_DO_1_t_0_2_0_iv_7/C  can_control/OPB_DO_1_t_0_2_0_iv_7/Y  can_control/OPB_DO_1_t_0_2_0_iv_8/C  can_control/OPB_DO_1_t_0_2_0_iv_8/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/A  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  can_control/OPB_DO_1_t_0_0_0_iv_6/A  can_control/OPB_DO_1_t_0_0_0_iv_6/Y  can_control/OPB_DO_1_t_0_0_0_iv_8/C  can_control/OPB_DO_1_t_0_0_0_iv_8/Y  can_control/OPB_DO_1_t_0_0_0_iv_9/C  can_control/OPB_DO_1_t_0_0_0_iv_9/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/A  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNIOGA42\[23\]/A  ad2_mod/state_RNIOGA42\[23\]/Y  ad2_mod/status_RNO\[2\]/B  ad2_mod/status_RNO\[2\]/Y  ad2_mod/status\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNO_1\[2\]/B  ad2_mod/state_RNO_1\[2\]/Y  ad2_mod/state_RNO_0\[2\]/A  ad2_mod/state_RNO_0\[2\]/Y  ad2_mod/state_RNO\[2\]/C  ad2_mod/state_RNO\[2\]/Y  ad2_mod/state\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[20\]/B  ad2_mod/state_RNO_0\[20\]/Y  ad2_mod/state_RNO\[20\]/A  ad2_mod/state_RNO\[20\]/Y  ad2_mod/state\[20\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[18\]/B  ad2_mod/state_RNO_0\[18\]/Y  ad2_mod/state_RNO\[18\]/A  ad2_mod/state_RNO\[18\]/Y  ad2_mod/state\[18\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[16\]/B  ad2_mod/state_RNO_0\[16\]/Y  ad2_mod/state_RNO\[16\]/A  ad2_mod/state_RNO\[16\]/Y  ad2_mod/state\[16\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[8\]/B  ad2_mod/state_RNO_0\[8\]/Y  ad2_mod/state_RNO\[8\]/A  ad2_mod/state_RNO\[8\]/Y  ad2_mod/state\[8\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[15\]/B  ad2_mod/state_RNO_0\[15\]/Y  ad2_mod/state_RNO\[15\]/A  ad2_mod/state_RNO\[15\]/Y  ad2_mod/state\[15\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[14\]/B  ad2_mod/state_RNO_0\[14\]/Y  ad2_mod/state_RNO\[14\]/A  ad2_mod/state_RNO\[14\]/Y  ad2_mod/state\[14\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[13\]/B  ad2_mod/state_RNO_0\[13\]/Y  ad2_mod/state_RNO\[13\]/A  ad2_mod/state_RNO\[13\]/Y  ad2_mod/state\[13\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[12\]/B  ad2_mod/state_RNO_0\[12\]/Y  ad2_mod/state_RNO\[12\]/A  ad2_mod/state_RNO\[12\]/Y  ad2_mod/state\[12\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[11\]/B  ad2_mod/state_RNO_0\[11\]/Y  ad2_mod/state_RNO\[11\]/A  ad2_mod/state_RNO\[11\]/Y  ad2_mod/state\[11\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[7\]/B  ad2_mod/state_RNO_0\[7\]/Y  ad2_mod/state_RNO\[7\]/A  ad2_mod/state_RNO\[7\]/Y  ad2_mod/state\[7\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNO_0\[5\]/B  ad2_mod/state_RNO_0\[5\]/Y  ad2_mod/state_RNO\[5\]/A  ad2_mod/state_RNO\[5\]/Y  ad2_mod/state\[5\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  osc_count/counter/count_RNIRUCL9\[7\]/B  osc_count/counter/count_RNIRUCL9\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_1/C  can_control/OPB_DO_1_t_0_23_0_iv_1/Y  can_control/OPB_DO_1_t_0_23_0_iv_3/C  can_control/OPB_DO_1_t_0_23_0_iv_3/Y  can_control/OPB_DO_1_t_0_23_0_iv_5/C  can_control/OPB_DO_1_t_0_23_0_iv_5/Y  can_control/OPB_DO_1_t_0_23_0_iv_11/B  can_control/OPB_DO_1_t_0_23_0_iv_11/Y  can_control/state1_RNIEUUK75/C  can_control/state1_RNIEUUK75/Y  pci_target/G_1_6/B  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/SysToResClkdiv_RNI4JNR9\[13\]/B  Clocks/SysToResClkdiv_RNI4JNR9\[13\]/Y  Clocks/aq_div_RNI87NRJ\[13\]/A  Clocks/aq_div_RNI87NRJ\[13\]/Y  Clocks/Clk10HzDiv_RNIE57EU\[13\]/B  Clocks/Clk10HzDiv_RNIE57EU\[13\]/Y  Clocks/Clk10HzDiv_RNICNPN62\[13\]/A  Clocks/Clk10HzDiv_RNICNPN62\[13\]/Y  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/A  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/aq_div_RNIFSPL9\[13\]/B  Clocks/aq_div_RNIFSPL9\[13\]/Y  Clocks/aq_div_RNI87NRJ\[13\]/B  Clocks/aq_div_RNI87NRJ\[13\]/Y  Clocks/Clk10HzDiv_RNIE57EU\[13\]/B  Clocks/Clk10HzDiv_RNIE57EU\[13\]/Y  Clocks/Clk10HzDiv_RNICNPN62\[13\]/A  Clocks/Clk10HzDiv_RNICNPN62\[13\]/Y  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/A  Clocks/Clk10HzDiv_RNI02I8H2\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_11/C  can_control/OPB_DO_1_t_0_17_0_iv_11/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/B  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[5\]/CLK  brg5/cntr_freq\[5\]/Q  brg5/cntr_freq_RNIPSK5\[5\]/A  brg5/cntr_freq_RNIPSK5\[5\]/Y  brg5/cntr_freq_RNIGN9B\[4\]/C  brg5/cntr_freq_RNIGN9B\[4\]/Y  brg5/cntr_freq_RNIBB091\[0\]/B  brg5/cntr_freq_RNIBB091\[0\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/C  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeA_RNO/B  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[5\]/CLK  brg3/cntr_freq\[5\]/Q  brg3/cntr_freq_RNIL45G\[5\]/A  brg3/cntr_freq_RNIL45G\[5\]/Y  brg3/cntr_freq_RNI87A01\[4\]/C  brg3/cntr_freq_RNI87A01\[4\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/B  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[5\]/CLK  brg1/cntr_freq\[5\]/Q  brg1/clk_divider_RNIHCLQ\[4\]/A  brg1/clk_divider_RNIHCLQ\[4\]/Y  brg1/clk_divider_RNI0NAL1_0\[3\]/C  brg1/clk_divider_RNI0NAL1_0\[3\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/B  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/CycleCount_RNI84RSV\[23\]/B  brk1/CycleCount_RNI84RSV\[23\]/Y  can_control/OPB_DO_1_t_0_7_0_iv_9/A  can_control/OPB_DO_1_t_0_7_0_iv_9/Y  can_control/OPB_DO_1_t_0_7_0_iv_11/A  can_control/OPB_DO_1_t_0_7_0_iv_11/Y  can_control/OPB_DO_1_t_0_7_0_iv_12/C  can_control/OPB_DO_1_t_0_7_0_iv_12/Y  can_control/OPB_DO_1_t_0_7_0_iv/A  can_control/OPB_DO_1_t_0_7_0_iv/Y  pci_target/sp_dr_RNIDBEAKN\[23\]/A  pci_target/sp_dr_RNIDBEAKN\[23\]/Y  PCI_AD_pad\[23\]/D  PCI_AD_pad\[23\]/PAD  PCI_AD\[23\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_freq\[8\]/CLK  brg3/cntr_freq\[8\]/Q  brg3/clk_divider_RNISB5G\[8\]/B  brg3/clk_divider_RNISB5G\[8\]/Y  brg3/cntr_freq_RNIKIK02\[9\]/A  brg3/cntr_freq_RNIKIK02\[9\]/Y  brg3/cntr_freq_RNI0T814\[5\]/C  brg3/cntr_freq_RNI0T814\[5\]/Y  brg3/cntr_freq_RNI48IV5\[5\]/C  brg3/cntr_freq_RNI48IV5\[5\]/Y  brg3/StrobeB_RNO/B  brg3/StrobeB_RNO/Y  brg3/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_dutyA\[7\]/CLK  brg4/cntr_dutyA\[7\]/Q  brg4/cntr_dutyA_RNIC5V22\[7\]/B  brg4/cntr_dutyA_RNIC5V22\[7\]/Y  brg4/cntr_dutyA_RNIM6BB2\[8\]/A  brg4/cntr_dutyA_RNIM6BB2\[8\]/Y  brg4/cntr_dutyA_RNI19NJ2\[9\]/A  brg4/cntr_dutyA_RNI19NJ2\[9\]/Y  brg4/cntr_dutyA_RNIKQRN2\[10\]/A  brg4/cntr_dutyA_RNIKQRN2\[10\]/Y  brg4/cntr_dutyA_RNI8D0S2\[11\]/A  brg4/cntr_dutyA_RNI8D0S2\[11\]/Y  brg4/cntr_dutyA_RNIT0503\[12\]/A  brg4/cntr_dutyA_RNIT0503\[12\]/Y  brg4/cntr_dutyA_RNIJL943\[13\]/A  brg4/cntr_dutyA_RNIJL943\[13\]/Y  brg4/cntr_dutyA_RNIABE83\[14\]/A  brg4/cntr_dutyA_RNIABE83\[14\]/Y  brg4/cntr_dutyA_RNI22JC3\[15\]/A  brg4/cntr_dutyA_RNI22JC3\[15\]/Y  brg4/cntr_dutyA_RNIRPNG3\[16\]/A  brg4/cntr_dutyA_RNIRPNG3\[16\]/Y  brg4/cntr_dutyA_RNILISK3\[17\]/A  brg4/cntr_dutyA_RNILISK3\[17\]/Y  brg4/cntr_dutyA_RNIGC1P3\[18\]/A  brg4/cntr_dutyA_RNIGC1P3\[18\]/Y  brg4/cntr_dutyA_RNIC76T3\[19\]/A  brg4/cntr_dutyA_RNIC76T3\[19\]/Y  brg4/cntr_dutyA_RNI0RB14\[20\]/A  brg4/cntr_dutyA_RNI0RB14\[20\]/Y  brg4/cntr_dutyA_RNILFH54\[21\]/A  brg4/cntr_dutyA_RNILFH54\[21\]/Y  brg4/cntr_dutyA_RNIB5N94\[22\]/A  brg4/cntr_dutyA_RNIB5N94\[22\]/Y  brg4/cntr_dutyA_RNI2SSD4\[23\]/A  brg4/cntr_dutyA_RNI2SSD4\[23\]/Y  brg4/cntr_dutyA_RNIQJ2I4\[24\]/A  brg4/cntr_dutyA_RNIQJ2I4\[24\]/Y  brg4/cntr_dutyA_RNIJC8M4\[25\]/A  brg4/cntr_dutyA_RNIJC8M4\[25\]/Y  brg4/cntr_dutyA_RNID6EQ4\[26\]/A  brg4/cntr_dutyA_RNID6EQ4\[26\]/Y  brg4/cntr_dutyA_RNI81KU4\[27\]/A  brg4/cntr_dutyA_RNI81KU4\[27\]/Y  brg4/cntr_dutyA_RNI4TP25\[28\]/A  brg4/cntr_dutyA_RNI4TP25\[28\]/Y  brg4/cntr_dutyA_RNO_0\[30\]/B  brg4/cntr_dutyA_RNO_0\[30\]/Y  brg4/cntr_dutyA_RNO\[30\]/A  brg4/cntr_dutyA_RNO\[30\]/Y  brg4/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg3/cntr_dutyA\[7\]/CLK  brg3/cntr_dutyA\[7\]/Q  brg3/cntr_dutyA_RNI4L3C2\[7\]/B  brg3/cntr_dutyA_RNI4L3C2\[7\]/Y  brg3/cntr_dutyA_RNID8KL2\[8\]/A  brg3/cntr_dutyA_RNID8KL2\[8\]/Y  brg3/cntr_dutyA_RNINS4V2\[9\]/A  brg3/cntr_dutyA_RNINS4V2\[9\]/Y  brg3/cntr_dutyA_RNI9VV83\[10\]/A  brg3/cntr_dutyA_RNI9VV83\[10\]/Y  brg3/cntr_dutyA_RNIS2RI3\[11\]/A  brg3/cntr_dutyA_RNIS2RI3\[11\]/Y  brg3/cntr_dutyA_RNIG7MS3\[12\]/A  brg3/cntr_dutyA_RNIG7MS3\[12\]/Y  brg3/cntr_dutyA_RNI5DH64\[13\]/A  brg3/cntr_dutyA_RNI5DH64\[13\]/Y  brg3/cntr_dutyA_RNIRJCG4\[14\]/A  brg3/cntr_dutyA_RNIRJCG4\[14\]/Y  brg3/cntr_dutyA_RNIIR7Q4\[15\]/A  brg3/cntr_dutyA_RNIIR7Q4\[15\]/Y  brg3/cntr_dutyA_RNIA4345\[16\]/A  brg3/cntr_dutyA_RNIA4345\[16\]/Y  brg3/cntr_dutyA_RNI3EUD5\[17\]/A  brg3/cntr_dutyA_RNI3EUD5\[17\]/Y  brg3/cntr_dutyA_RNITOPN5\[18\]/A  brg3/cntr_dutyA_RNITOPN5\[18\]/Y  brg3/cntr_dutyA_RNIO4L16\[19\]/A  brg3/cntr_dutyA_RNIO4L16\[19\]/Y  brg3/cntr_dutyA_RNIB9HB6\[20\]/A  brg3/cntr_dutyA_RNIB9HB6\[20\]/Y  brg3/cntr_dutyA_RNIVEDL6\[21\]/A  brg3/cntr_dutyA_RNIVEDL6\[21\]/Y  brg3/cntr_dutyA_RNIKL9V6\[22\]/A  brg3/cntr_dutyA_RNIKL9V6\[22\]/Y  brg3/cntr_dutyA_RNIAT597\[23\]/A  brg3/cntr_dutyA_RNIAT597\[23\]/Y  brg3/cntr_dutyA_RNI162J7\[24\]/A  brg3/cntr_dutyA_RNI162J7\[24\]/Y  brg3/cntr_dutyA_RNIPFUS7\[25\]/A  brg3/cntr_dutyA_RNIPFUS7\[25\]/Y  brg3/cntr_dutyA_RNIIQQ68\[26\]/A  brg3/cntr_dutyA_RNIIQQ68\[26\]/Y  brg3/cntr_dutyA_RNIC6NG8\[27\]/A  brg3/cntr_dutyA_RNIC6NG8\[27\]/Y  brg3/cntr_dutyA_RNI7JJQ8\[28\]/A  brg3/cntr_dutyA_RNI7JJQ8\[28\]/Y  brg3/cntr_dutyA_RNO_0\[30\]/B  brg3/cntr_dutyA_RNO_0\[30\]/Y  brg3/cntr_dutyA_RNO\[30\]/A  brg3/cntr_dutyA_RNO\[30\]/Y  brg3/cntr_dutyA\[30\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_iv_0_a2_0_1\[0\]/A  brg1/OPB_DO_2_iv_0_a2_0_1\[0\]/Y  brg1/sample_trig_RNIQEOQA/C  brg1/sample_trig_RNIQEOQA/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_2/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_5/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_5/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[8\]/CLK  brg5/cntr_freq\[8\]/Q  brg5/cntr_freq_RNIIDI42\[8\]/A  brg5/cntr_freq_RNIIDI42\[8\]/Y  brg5/cntr_freq_RNIA0115\[1\]/A  brg5/cntr_freq_RNIA0115\[1\]/Y  brg5/cntr_freq_RNIU08S8\[3\]/C  brg5/cntr_freq_RNIU08S8\[3\]/Y  brg5/cntr_freq_RNISKCS91\[3\]/C  brg5/cntr_freq_RNISKCS91\[3\]/Y  brg5/StrobeC_RNO/B  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNIVPB9A\[3\]/B  Clocks/Clk10HzDiv_RNIVPB9A\[3\]/Y  Clocks/Clk10HzDiv_RNIR5LFU\[3\]/A  Clocks/Clk10HzDiv_RNIR5LFU\[3\]/Y  Clocks/Clk10HzDiv_RNILEG172\[3\]/A  Clocks/Clk10HzDiv_RNILEG172\[3\]/Y  Clocks/Clk10HzDiv_RNI9P8IH2\[3\]/A  Clocks/Clk10HzDiv_RNI9P8IH2\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/B  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/over_i_set_RNI020NA\[7\]/B  brk2/over_i_set_RNI020NA\[7\]/Y  pci_target/G_1_1/C  pci_target/G_1_1/Y  pci_target/G_1_2/C  pci_target/G_1_2/Y  pci_target/G_1_4/B  pci_target/G_1_4/Y  pci_target/G_1_6/C  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8/A  ad2_mod/aq_en_RNIMRJ8/Y  ad2_mod/state_RNI4K771\[2\]/B  ad2_mod/state_RNI4K771\[2\]/Y  ad2_mod/state_RNO\[23\]/A  ad2_mod/state_RNO\[23\]/Y  ad2_mod/state\[23\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNI995C01\[31\]/C  brg5/sample_time_set_RNI995C01\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_6/C  can_control/OPB_DO_1_t_0_27_iv_0_6/Y  can_control/OPB_DO_1_t_0_27_iv_0_8/C  can_control/OPB_DO_1_t_0_27_iv_0_8/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/A  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNILH1C01\[19\]/C  brg5/sample_time_set_RNILH1C01\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_7/C  can_control/OPB_DO_1_t_0_11_0_iv_7/Y  can_control/OPB_DO_1_t_0_11_0_iv_9/C  can_control/OPB_DO_1_t_0_11_0_iv_9/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/A  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg2/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg2/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg2/over_i_set_RNIJAF0B\[0\]/C  brg2/over_i_set_RNIJAF0B\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_6/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_9/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_9/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/control_0_RNI8PPI1\[1\]/B  ad2_mod/control_0_RNI8PPI1\[1\]/Y  ad2_mod/time_out_count_RNITQEB2\[4\]/B  ad2_mod/time_out_count_RNITQEB2\[4\]/Y  ad2_mod/repeat_times\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_freq\[8\]/CLK  brg2/cntr_freq\[8\]/Q  brg2/clk_divider_RNIPED5\[7\]/A  brg2/clk_divider_RNIPED5\[7\]/Y  brg2/cntr_freq_RNIOOIF1\[9\]/B  brg2/cntr_freq_RNIOOIF1\[9\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/B  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[2\]/CLK  brg1/cntr_freq\[2\]/Q  brg1/cntr_freq_RNIKULR1\[2\]/B  brg1/cntr_freq_RNIKULR1\[2\]/Y  brg1/cntr_freq_RNIIHCD4\[3\]/C  brg1/cntr_freq_RNIIHCD4\[3\]/Y  brg1/cntr_freq_RNIQRS8Q\[3\]/A  brg1/cntr_freq_RNIQRS8Q\[3\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/C  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[2\]/CLK  brg4/cntr_freq\[2\]/Q  brg4/cntr_freq_RNIT4MU\[2\]/B  brg4/cntr_freq_RNIT4MU\[2\]/Y  brg4/cntr_freq_RNIAO5H2\[3\]/C  brg4/cntr_freq_RNIAO5H2\[3\]/Y  brg4/cntr_freq_RNIH81GI\[3\]/A  brg4/cntr_freq_RNIH81GI\[3\]/Y  brg4/cntr_freq_RNI7BVT22\[3\]/C  brg4/cntr_freq_RNI7BVT22\[3\]/Y  brg4/StrobeC_RNO/B  brg4/StrobeC_RNO/Y  brg4/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIBAKR1\[2\]/B  ad1_mod/state_RNIBAKR1\[2\]/Y  ad1_mod/status_RNO\[2\]/A  ad1_mod/status_RNO\[2\]/Y  ad1_mod/status\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg2/cntr_freq\[2\]/CLK  brg2/cntr_freq\[2\]/Q  brg2/cntr_freq_RNIE3D5\[2\]/A  brg2/cntr_freq_RNIE3D5\[2\]/Y  brg2/cntr_freq_RNIU8QA\[3\]/C  brg2/cntr_freq_RNIU8QA\[3\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/A  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[26\]/CLK  brg5/cntr_dutyC\[26\]/Q  brg5/cntr_dutyC6_0_I_51/B  brg5/cntr_dutyC6_0_I_51/Y  brg5/cntr_dutyC6_0_I_52/C  brg5/cntr_dutyC6_0_I_52/Y  brg5/cntr_dutyC6_0_I_64/C  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[26\]/CLK  brg5/cntr_dutyB\[26\]/Q  brg5/cntr_dutyB6_0_I_51/B  brg5/cntr_dutyB6_0_I_51/Y  brg5/cntr_dutyB6_0_I_52/C  brg5/cntr_dutyB6_0_I_52/Y  brg5/cntr_dutyB6_0_I_64/C  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[26\]/CLK  brg4/cntr_dutyC\[26\]/Q  brg4/cntr_dutyC6_0_I_51/B  brg4/cntr_dutyC6_0_I_51/Y  brg4/cntr_dutyC6_0_I_52/C  brg4/cntr_dutyC6_0_I_52/Y  brg4/cntr_dutyC6_0_I_64/C  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[26\]/CLK  brg4/cntr_dutyB\[26\]/Q  brg4/cntr_dutyB6_0_I_51/B  brg4/cntr_dutyB6_0_I_51/Y  brg4/cntr_dutyB6_0_I_52/C  brg4/cntr_dutyB6_0_I_52/Y  brg4/cntr_dutyB6_0_I_64/C  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[26\]/CLK  brg3/cntr_dutyC\[26\]/Q  brg3/cntr_dutyC6_0_I_51/B  brg3/cntr_dutyC6_0_I_51/Y  brg3/cntr_dutyC6_0_I_52/C  brg3/cntr_dutyC6_0_I_52/Y  brg3/cntr_dutyC6_0_I_64/C  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[26\]/CLK  brg3/cntr_dutyB\[26\]/Q  brg3/cntr_dutyB6_0_I_51/B  brg3/cntr_dutyB6_0_I_51/Y  brg3/cntr_dutyB6_0_I_52/C  brg3/cntr_dutyB6_0_I_52/Y  brg3/cntr_dutyB6_0_I_64/C  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[26\]/CLK  brg2/cntr_dutyC\[26\]/Q  brg2/cntr_dutyC6_0_I_51/B  brg2/cntr_dutyC6_0_I_51/Y  brg2/cntr_dutyC6_0_I_52/C  brg2/cntr_dutyC6_0_I_52/Y  brg2/cntr_dutyC6_0_I_64/C  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[26\]/CLK  brg2/cntr_dutyB\[26\]/Q  brg2/cntr_dutyB6_0_I_51/B  brg2/cntr_dutyB6_0_I_51/Y  brg2/cntr_dutyB6_0_I_52/C  brg2/cntr_dutyB6_0_I_52/Y  brg2/cntr_dutyB6_0_I_64/C  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/CycleCount_RNIMJ7AD\[4\]/C  brg5/CycleCount_RNIMJ7AD\[4\]/Y  pci_target/OPB_m8_15/A  pci_target/OPB_m8_15/Y  pci_target/sp_dr_RNID76R8D\[4\]/B  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_freq\[0\]/CLK  brg5/cntr_freq\[0\]/Q  brg5/clk_divider_RNIGJK5\[0\]/B  brg5/clk_divider_RNIGJK5\[0\]/Y  brg5/cntr_freq_RNI4JJM\[9\]/A  brg5/cntr_freq_RNI4JJM\[9\]/Y  brg5/cntr_freq_RNI0U6D1\[3\]/C  brg5/cntr_freq_RNI0U6D1\[3\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/C  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeB_RNO/B  brg5/StrobeB_RNO/Y  brg5/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[31\]/CLK  brk2/cntr_dutyA\[31\]/Q  brk2/cntr_dutyA7_0_I_38/A  brk2/cntr_dutyA7_0_I_38/Y  brk2/cntr_dutyA7_0_I_41/C  brk2/cntr_dutyA7_0_I_41/Y  brk2/cntr_dutyA7_0_I_65/C  brk2/cntr_dutyA7_0_I_65/Y  brk2/cntr_dutyA7_0_I_140/C  brk2/cntr_dutyA7_0_I_140/Y  brk2/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[31\]/CLK  brk1/cntr_dutyA\[31\]/Q  brk1/cntr_dutyA7_0_I_38/A  brk1/cntr_dutyA7_0_I_38/Y  brk1/cntr_dutyA7_0_I_41/C  brk1/cntr_dutyA7_0_I_41/Y  brk1/cntr_dutyA7_0_I_65/C  brk1/cntr_dutyA7_0_I_65/Y  brk1/cntr_dutyA7_0_I_140_0/C  brk1/cntr_dutyA7_0_I_140_0/Y  brk1/PulseA/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyC\[31\]/CLK  brg1/cntr_dutyC\[31\]/Q  brg1/cntr_dutyC6_0_I_38/A  brg1/cntr_dutyC6_0_I_38/Y  brg1/cntr_dutyC6_0_I_41/C  brg1/cntr_dutyC6_0_I_41/Y  brg1/cntr_dutyC6_0_I_65/C  brg1/cntr_dutyC6_0_I_65/Y  brg1/cntr_dutyC6_0_I_140/C  brg1/cntr_dutyC6_0_I_140/Y  brg1/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg1/cntr_dutyB\[31\]/CLK  brg1/cntr_dutyB\[31\]/Q  brg1/cntr_dutyB6_0_I_38/A  brg1/cntr_dutyB6_0_I_38/Y  brg1/cntr_dutyB6_0_I_41/C  brg1/cntr_dutyB6_0_I_41/Y  brg1/cntr_dutyB6_0_I_65/C  brg1/cntr_dutyB6_0_I_65/Y  brg1/cntr_dutyB6_0_I_140_0/C  brg1/cntr_dutyB6_0_I_140_0/Y  brg1/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i_0/A  brg1/G_426_i_0/Y  brg1/CycleCount_RNIMV7HO\[5\]/B  brg1/CycleCount_RNIMV7HO\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_11/A  can_control/OPB_DO_1_t_0_25_0_iv_11/Y  can_control/OPB_DO_1_t_0_25_0_iv_13/C  can_control/OPB_DO_1_t_0_25_0_iv_13/Y  can_control/state1_RNIIQ321B/C  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[6\]/CLK  pci_target/OPB_ADDR\[6\]/Q  add_dec/RS485_RE_0_a2_5_a2_1/B  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RES_OUT_WE_0_a2_4_a2_2/A  add_dec/RES_OUT_WE_0_a2_4_a2_2/Y  add_dec/CAN_RE_0_a2_4_o2/A  add_dec/CAN_RE_0_a2_4_o2/Y  add_dec/CAN_RE_0_a2_4_a2_2/A  add_dec/CAN_RE_0_a2_4_a2_2/Y  add_dec/CAN_WE_0_a2_0_a2/B  add_dec/CAN_WE_0_a2_0_a2/Y  can_control/state017/A  can_control/state017/Y  can_control/state1/D  	(15.2:15.2:15.2) )

    (PATHCONSTRAINT brg5/cntr_freq\[13\]/CLK  brg5/cntr_freq\[13\]/Q  brg5/clk_divider_RNIOM7Q\[13\]/B  brg5/clk_divider_RNIOM7Q\[13\]/Y  brg5/clk_divider_RNIKHFK1\[15\]/C  brg5/clk_divider_RNIKHFK1\[15\]/Y  brg5/clk_divider_RNIEJPV1\[6\]/C  brg5/clk_divider_RNIEJPV1\[6\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/B  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeB_RNO/B  brg5/StrobeB_RNO/Y  brg5/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[13\]/CLK  brg3/cntr_freq\[13\]/Q  brg3/clk_divider_RNIKQV4\[13\]/B  brg3/clk_divider_RNIKQV4\[13\]/Y  brg3/clk_divider_RNICPV9\[15\]/C  brg3/clk_divider_RNICPV9\[15\]/Y  brg3/clk_divider_RNIUAAA1\[15\]/C  brg3/clk_divider_RNIUAAA1\[15\]/Y  brg3/cntr_freq_RNI48IV5\[5\]/B  brg3/cntr_freq_RNI48IV5\[5\]/Y  brg3/StrobeB_RNO/B  brg3/StrobeB_RNO/Y  brg3/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIEQ3G2\[0\]/A  ad1_mod/state_RNIEQ3G2\[0\]/Y  ad1_mod/status_RNO\[3\]/B  ad1_mod/status_RNO\[3\]/Y  ad1_mod/status\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIEQ3G2\[0\]/A  ad1_mod/state_RNIEQ3G2\[0\]/Y  ad1_mod/status_RNO\[2\]/B  ad1_mod/status_RNO\[2\]/Y  ad1_mod/status\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[20\]/B  ad1_mod/state_RNO_0\[20\]/Y  ad1_mod/state_RNO\[20\]/A  ad1_mod/state_RNO\[20\]/Y  ad1_mod/state\[20\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[7\]/B  ad1_mod/state_RNO_0\[7\]/Y  ad1_mod/state_RNO\[7\]/A  ad1_mod/state_RNO\[7\]/Y  ad1_mod/state\[7\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[12\]/B  ad1_mod/state_RNO_0\[12\]/Y  ad1_mod/state_RNO\[12\]/A  ad1_mod/state_RNO\[12\]/Y  ad1_mod/state\[12\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[4\]/B  ad1_mod/state_RNO_0\[4\]/Y  ad1_mod/state_RNO\[4\]/A  ad1_mod/state_RNO\[4\]/Y  ad1_mod/state\[4\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[13\]/B  ad1_mod/state_RNO_0\[13\]/Y  ad1_mod/state_RNO\[13\]/A  ad1_mod/state_RNO\[13\]/Y  ad1_mod/state\[13\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[15\]/B  ad1_mod/state_RNO_0\[15\]/Y  ad1_mod/state_RNO\[15\]/A  ad1_mod/state_RNO\[15\]/Y  ad1_mod/state\[15\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[18\]/B  ad1_mod/state_RNO_0\[18\]/Y  ad1_mod/state_RNO\[18\]/A  ad1_mod/state_RNO\[18\]/Y  ad1_mod/state\[18\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[11\]/B  ad1_mod/state_RNO_0\[11\]/Y  ad1_mod/state_RNO\[11\]/A  ad1_mod/state_RNO\[11\]/Y  ad1_mod/state\[11\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[5\]/B  ad1_mod/state_RNO_0\[5\]/Y  ad1_mod/state_RNO\[5\]/A  ad1_mod/state_RNO\[5\]/Y  ad1_mod/state\[5\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[14\]/B  ad1_mod/state_RNO_0\[14\]/Y  ad1_mod/state_RNO\[14\]/A  ad1_mod/state_RNO\[14\]/Y  ad1_mod/state\[14\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[8\]/B  ad1_mod/state_RNO_0\[8\]/Y  ad1_mod/state_RNO\[8\]/A  ad1_mod/state_RNO\[8\]/Y  ad1_mod/state\[8\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNO_0\[16\]/B  ad1_mod/state_RNO_0\[16\]/Y  ad1_mod/state_RNO\[16\]/A  ad1_mod/state_RNO\[16\]/Y  ad1_mod/state\[16\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_freq\[14\]/CLK  brg5/cntr_freq\[14\]/Q  brg5/clk_divider_RNIPN7Q\[13\]/A  brg5/clk_divider_RNIPN7Q\[13\]/Y  brg5/clk_divider_RNI3LCE1\[9\]/C  brg5/clk_divider_RNI3LCE1\[9\]/Y  brg5/clk_divider_RNIH0S23\[9\]/C  brg5/clk_divider_RNIH0S23\[9\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/A  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeA_RNO/B  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[14\]/CLK  brg4/cntr_freq\[14\]/Q  brg4/clk_divider_RNINPJ7\[13\]/A  brg4/clk_divider_RNINPJ7\[13\]/Y  brg4/clk_divider_RNIVPJI\[9\]/C  brg4/clk_divider_RNIVPJI\[9\]/Y  brg4/clk_divider_RNI99R11\[10\]/C  brg4/clk_divider_RNI99R11\[10\]/Y  brg4/cntr_freq_RNI908K4\[4\]/A  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[7\]/CLK  brg1/cntr_freq\[7\]/Q  brg1/clk_divider_RNILGLQ\[6\]/A  brg1/clk_divider_RNILGLQ\[6\]/Y  brg1/clk_divider_RNI8VAL1\[5\]/C  brg1/clk_divider_RNI8VAL1\[5\]/Y  brg1/clk_divider_RNIF5AA6\[3\]/A  brg1/clk_divider_RNIF5AA6\[3\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/C  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[14\]/CLK  brg3/cntr_freq\[14\]/Q  brg3/clk_divider_RNILRV4\[13\]/A  brg3/clk_divider_RNILRV4\[13\]/Y  brg3/clk_divider_RNI4HV9\[10\]/C  brg3/clk_divider_RNI4HV9\[10\]/Y  brg3/clk_divider_RNITDQ01\[10\]/C  brg3/clk_divider_RNITDQ01\[10\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/A  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[14\]/CLK  brg1/cntr_freq\[14\]/Q  brg1/clk_divider_RNIHVNF\[13\]/A  brg1/clk_divider_RNIHVNF\[13\]/Y  brg1/clk_divider_RNIJ89V\[9\]/C  brg1/clk_divider_RNIJ89V\[9\]/Y  brg1/clk_divider_RNIH3PU1\[9\]/C  brg1/clk_divider_RNIH3PU1\[9\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/A  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/data_length_RNIVUN3B\[8\]/B  ad2_mod/data_length_RNIVUN3B\[8\]/Y  ad2_mod/data_length_RNIR2QJO1\[8\]/B  ad2_mod/data_length_RNIR2QJO1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_8/C  can_control/OPB_DO_1_t_0_22_0_iv_8/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/C  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m106/A  ad2_mod/m106/Y  ad2_mod/data_length_RNI9LJUA\[11\]/B  ad2_mod/data_length_RNI9LJUA\[11\]/Y  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIFQ16O1/B  ad2_mod/data_in_ram/Ram4096x16_TPort_R0C11_RNIFQ16O1/Y  can_control/OPB_DO_1_t_0_19_0_iv_8/C  can_control/OPB_DO_1_t_0_19_0_iv_8/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/C  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i/A  brg3/G_426_i/Y  can_control/OPB_DO_1_t_0_10_0_iv_7/A  can_control/OPB_DO_1_t_0_10_0_iv_7/Y  can_control/OPB_DO_1_t_0_10_0_iv_9/C  can_control/OPB_DO_1_t_0_10_0_iv_9/Y  can_control/OPB_DO_1_t_0_10_0_iv_11/A  can_control/OPB_DO_1_t_0_10_0_iv_11/Y  can_control/OPB_DO_1_t_0_10_0_iv_12/C  can_control/OPB_DO_1_t_0_10_0_iv_12/Y  can_control/OPB_DO_1_t_0_10_0_iv/B  can_control/OPB_DO_1_t_0_10_0_iv/Y  pci_target/sp_dr_RNIN5LKRN\[20\]/A  pci_target/sp_dr_RNIN5LKRN\[20\]/Y  PCI_AD_pad\[20\]/D  PCI_AD_pad\[20\]/PAD  PCI_AD\[20\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  can_control/OPB_DO_1_t_0_3_0_iv_7/A  can_control/OPB_DO_1_t_0_3_0_iv_7/Y  can_control/OPB_DO_1_t_0_3_0_iv_9/C  can_control/OPB_DO_1_t_0_3_0_iv_9/Y  can_control/OPB_DO_1_t_0_3_0_iv_11/A  can_control/OPB_DO_1_t_0_3_0_iv_11/Y  can_control/OPB_DO_1_t_0_3_0_iv_12/C  can_control/OPB_DO_1_t_0_3_0_iv_12/Y  can_control/OPB_DO_1_t_0_3_0_iv/B  can_control/OPB_DO_1_t_0_3_0_iv/Y  pci_target/sp_dr_RNIC2TKRN\[27\]/A  pci_target/sp_dr_RNIC2TKRN\[27\]/Y  PCI_AD_pad\[27\]/D  PCI_AD_pad\[27\]/PAD  PCI_AD\[27\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/clk_divider_RNI7FF9L1\[9\]/C  brk1/clk_divider_RNI7FF9L1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_15/C  can_control/OPB_DO_1_t_0_21_0_iv_15/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/B  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/clk_divider_RNII4OQN\[8\]/B  brg5/clk_divider_RNII4OQN\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_11/A  can_control/OPB_DO_1_t_0_22_0_iv_11/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/B  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i_0/A  brg5/G_426_i_0/Y  brg5/sample_time_set_RNIQS4HO\[11\]/B  brg5/sample_time_set_RNIQS4HO\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_11/A  can_control/OPB_DO_1_t_0_19_0_iv_11/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/B  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIBAKR1\[2\]/B  ad1_mod/state_RNIBAKR1\[2\]/Y  ad1_mod/state_RNO\[23\]/A  ad1_mod/state_RNO\[23\]/Y  ad1_mod/state\[23\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_freq\[9\]/CLK  brg5/cntr_freq\[9\]/Q  brg5/cntr_freq_RNI2AAB\[9\]/A  brg5/cntr_freq_RNI2AAB\[9\]/Y  brg5/cntr_freq_RNI4JJM\[9\]/C  brg5/cntr_freq_RNI4JJM\[9\]/Y  brg5/cntr_freq_RNI0U6D1\[3\]/C  brg5/cntr_freq_RNI0U6D1\[3\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/C  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeB_RNO/B  brg5/StrobeB_RNO/Y  brg5/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[1\]/CLK  brg3/cntr_freq\[1\]/Q  brg3/clk_divider_RNIQO901\[1\]/A  brg3/clk_divider_RNIQO901\[1\]/Y  brg3/cntr_freq_RNIKIK02\[9\]/C  brg3/cntr_freq_RNIKIK02\[9\]/Y  brg3/cntr_freq_RNI0T814\[5\]/C  brg3/cntr_freq_RNI0T814\[5\]/Y  brg3/cntr_freq_RNI48IV5\[5\]/C  brg3/cntr_freq_RNI48IV5\[5\]/Y  brg3/StrobeB_RNO/B  brg3/StrobeB_RNO/Y  brg3/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  add_dec/SP2_RE_0_a2_0_a2_0/A  add_dec/SP2_RE_0_a2_0_a2_0/Y  can_control/dev_sp2_m\[10\]/B  can_control/dev_sp2_m\[10\]/Y  can_control/OPB_DO_1_t_0_20_0_iv_2/A  can_control/OPB_DO_1_t_0_20_0_iv_2/Y  can_control/OPB_DO_1_t_0_20_0_iv_4/C  can_control/OPB_DO_1_t_0_20_0_iv_4/Y  can_control/OPB_DO_1_t_0_20_0_iv_6/C  can_control/OPB_DO_1_t_0_20_0_iv_6/Y  can_control/OPB_DO_1_t_0_20_0_iv_9/A  can_control/OPB_DO_1_t_0_20_0_iv_9/Y  can_control/OPB_DO_1_t_0_20_0_iv_11/C  can_control/OPB_DO_1_t_0_20_0_iv_11/Y  can_control/OPB_DO_1_t_0_20_0_iv_12/B  can_control/OPB_DO_1_t_0_20_0_iv_12/Y  can_control/OPB_DO_1_t_0_20_0_iv_15/B  can_control/OPB_DO_1_t_0_20_0_iv_15/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/B  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  hotlink/glitch_count_RNID3A6A5\[19\]/C  hotlink/glitch_count_RNID3A6A5\[19\]/Y  can_control/OPB_DO_1_t_0_11_0_iv_11/C  can_control/OPB_DO_1_t_0_11_0_iv_11/Y  can_control/OPB_DO_1_t_0_11_0_iv/B  can_control/OPB_DO_1_t_0_11_0_iv/Y  pci_target/sp_dr_RNICB4ATL\[19\]/A  pci_target/sp_dr_RNICB4ATL\[19\]/Y  PCI_AD_pad\[19\]/D  PCI_AD_pad\[19\]/PAD  PCI_AD\[19\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  hotlink/glitch_count_RNIC2A6A5\[18\]/C  hotlink/glitch_count_RNIC2A6A5\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/C  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT mel_mod/counter/count\[0\]/CLK  mel_mod/counter/count\[0\]/Q  mel_mod/counter/count_RNI1U8A1\[2\]/B  mel_mod/counter/count_RNI1U8A1\[2\]/Y  mel_mod/counter/count_RNIS1F62\[4\]/B  mel_mod/counter/count_RNIS1F62\[4\]/Y  mel_mod/counter/count_RNIB5IK2\[5\]/A  mel_mod/counter/count_RNIB5IK2\[5\]/Y  mel_mod/counter/count_RNICFOG3\[7\]/B  mel_mod/counter/count_RNICFOG3\[7\]/Y  mel_mod/counter/count_RNIHTUC4\[9\]/B  mel_mod/counter/count_RNIHTUC4\[9\]/Y  mel_mod/counter/count_RNI8S0F4\[11\]/B  mel_mod/counter/count_RNI8S0F4\[11\]/Y  mel_mod/counter/count_RNI3V2H4\[13\]/B  mel_mod/counter/count_RNI3V2H4\[13\]/Y  mel_mod/counter/count_RNI224I4\[14\]/A  mel_mod/counter/count_RNI224I4\[14\]/Y  mel_mod/counter/count_RNI3B6K4\[16\]/B  mel_mod/counter/count_RNI3B6K4\[16\]/Y  mel_mod/counter/count_RNI5H7L4\[17\]/A  mel_mod/counter/count_RNI5H7L4\[17\]/Y  mel_mod/counter/count_RNI8O8M4\[18\]/A  mel_mod/counter/count_RNI8O8M4\[18\]/Y  mel_mod/counter/count_RNI81CO4\[20\]/B  mel_mod/counter/count_RNI81CO4\[20\]/Y  mel_mod/counter/count_RNI36GQ4\[22\]/B  mel_mod/counter/count_RNI36GQ4\[22\]/Y  mel_mod/counter/count_RNI2AIR4\[23\]/A  mel_mod/counter/count_RNI2AIR4\[23\]/Y  mel_mod/counter/count_RNI3LMT4\[25\]/B  mel_mod/counter/count_RNI3LMT4\[25\]/Y  mel_mod/counter/count_RNI84RV4\[27\]/B  mel_mod/counter/count_RNI84RV4\[27\]/Y  mel_mod/counter/count_RNIHNV15\[29\]/B  mel_mod/counter/count_RNIHNV15\[29\]/Y  mel_mod/counter/count_RNO\[31\]/B  mel_mod/counter/count_RNO\[31\]/Y  mel_mod/counter/count\[31\]/D  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/control_0_RNI0O172\[1\]/B  ad1_mod/control_0_RNI0O172\[1\]/Y  ad1_mod/time_out_count_RNIVTSJ3\[4\]/B  ad1_mod/time_out_count_RNIVTSJ3\[4\]/Y  ad1_mod/repeat_times\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_freq\[6\]/CLK  brg5/cntr_freq\[6\]/Q  brg5/clk_divider_RNIRUK5\[5\]/A  brg5/clk_divider_RNIRUK5\[5\]/Y  brg5/clk_divider_RNIOV9B\[6\]/C  brg5/clk_divider_RNIOV9B\[6\]/Y  brg5/cntr_freq_RNIBB091\[0\]/A  brg5/cntr_freq_RNIBB091\[0\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/C  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeA_RNO/B  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[6\]/CLK  brg4/cntr_freq\[6\]/Q  brg4/clk_divider_RNIP2TA\[5\]/A  brg4/clk_divider_RNIP2TA\[5\]/Y  brg4/clk_divider_RNIK7QL\[6\]/C  brg4/clk_divider_RNIK7QL\[6\]/Y  brg4/cntr_freq_RNISPAD2\[4\]/A  brg4/cntr_freq_RNISPAD2\[4\]/Y  brg4/cntr_freq_RNI908K4\[4\]/C  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[6\]/CLK  brg3/cntr_freq\[6\]/Q  brg3/clk_divider_RNIN65G\[5\]/A  brg3/clk_divider_RNIN65G\[5\]/Y  brg3/clk_divider_RNIGFA01\[6\]/C  brg3/clk_divider_RNIGFA01\[6\]/Y  brg3/cntr_freq_RNID8LH3\[4\]/A  brg3/cntr_freq_RNID8LH3\[4\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/C  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/over_i_set_RNI130NA\[8\]/B  brk2/over_i_set_RNI130NA\[8\]/Y  brk2/CycleCount_RNI9VL301\[8\]/B  brk2/CycleCount_RNI9VL301\[8\]/Y  brk2/clk_divider_RNIN91RV1\[8\]/B  brk2/clk_divider_RNIN91RV1\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/C  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  ad2_mod/m27_e/A  ad2_mod/m27_e/Y  ad2_mod/m28/A  ad2_mod/m28/Y  can_control/OPB_DO_1_t_0_28_iv_14/B  can_control/OPB_DO_1_t_0_28_iv_14/Y  can_control/OPB_DO_1_t_0_28_iv_22/B  can_control/OPB_DO_1_t_0_28_iv_22/Y  can_control/control_RNIFV24K9\[2\]/C  can_control/control_RNIFV24K9\[2\]/Y  can_control/control_RNI2NVQ6C\[2\]/C  can_control/control_RNI2NVQ6C\[2\]/Y  can_control/control_RNIGHQT2F\[2\]/C  can_control/control_RNIGHQT2F\[2\]/Y  can_control/control_RNIPII2EF\[2\]/C  can_control/control_RNIPII2EF\[2\]/Y  can_control/control_RNIPHBG771\[2\]/C  can_control/control_RNIPHBG771\[2\]/Y  pci_target/sp_dr_RNIKKVLK81\[2\]/A  pci_target/sp_dr_RNIKKVLK81\[2\]/Y  PCI_AD_pad\[2\]/D  PCI_AD_pad\[2\]/PAD  PCI_AD\[2\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  hotlink/reset_cntr_RNIMKIDV9\[0\]/C  hotlink/reset_cntr_RNIMKIDV9\[0\]/Y  can_control/control_RNIC58V9D\[0\]/B  can_control/control_RNIC58V9D\[0\]/Y  can_control/control_RNI5OD81M1\[0\]/B  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  hotlink/glitch_count_RNIKFFV26\[15\]/C  hotlink/glitch_count_RNIKFFV26\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/B  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  hotlink/glitch_count_RNIE9FV26\[13\]/C  hotlink/glitch_count_RNIE9FV26\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/B  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  hotlink/glitch_count_RNIHCFV26\[14\]/C  hotlink/glitch_count_RNIHCFV26\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/B  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO_0/A  osc_count/un19_OPB_DO_0/Y  osc_count/sp_RNIN54O9\[16\]/B  osc_count/sp_RNIN54O9\[16\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_3/B  can_control/OPB_DO_1_t_0_14_0_iv_3/Y  can_control/OPB_DO_1_t_0_14_0_iv_5/B  can_control/OPB_DO_1_t_0_14_0_iv_5/Y  can_control/OPB_DO_1_t_0_14_0_iv_10/A  can_control/OPB_DO_1_t_0_14_0_iv_10/Y  can_control/OPB_DO_1_t_0_14_0_iv_13/C  can_control/OPB_DO_1_t_0_14_0_iv_13/Y  can_control/OPB_DO_1_t_0_14_0_iv_16/C  can_control/OPB_DO_1_t_0_14_0_iv_16/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/C  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[29\]/CLK  brg5/cntr_dutyC\[29\]/Q  brg5/cntr_dutyC6_0_I_26/A  brg5/cntr_dutyC6_0_I_26/Y  brg5/cntr_dutyC6_0_I_28/C  brg5/cntr_dutyC6_0_I_28/Y  brg5/cntr_dutyC6_0_I_30/B  brg5/cntr_dutyC6_0_I_30/Y  brg5/cntr_dutyC6_0_I_65/A  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[29\]/CLK  brg5/cntr_dutyB\[29\]/Q  brg5/cntr_dutyB6_0_I_26/A  brg5/cntr_dutyB6_0_I_26/Y  brg5/cntr_dutyB6_0_I_28/C  brg5/cntr_dutyB6_0_I_28/Y  brg5/cntr_dutyB6_0_I_30/B  brg5/cntr_dutyB6_0_I_30/Y  brg5/cntr_dutyB6_0_I_65/A  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[29\]/CLK  brg4/cntr_dutyC\[29\]/Q  brg4/cntr_dutyC6_0_I_26/A  brg4/cntr_dutyC6_0_I_26/Y  brg4/cntr_dutyC6_0_I_28/C  brg4/cntr_dutyC6_0_I_28/Y  brg4/cntr_dutyC6_0_I_30/B  brg4/cntr_dutyC6_0_I_30/Y  brg4/cntr_dutyC6_0_I_65/A  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[29\]/CLK  brg4/cntr_dutyB\[29\]/Q  brg4/cntr_dutyB6_0_I_26/A  brg4/cntr_dutyB6_0_I_26/Y  brg4/cntr_dutyB6_0_I_28/C  brg4/cntr_dutyB6_0_I_28/Y  brg4/cntr_dutyB6_0_I_30/B  brg4/cntr_dutyB6_0_I_30/Y  brg4/cntr_dutyB6_0_I_65/A  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[29\]/CLK  brg3/cntr_dutyC\[29\]/Q  brg3/cntr_dutyC6_0_I_26/A  brg3/cntr_dutyC6_0_I_26/Y  brg3/cntr_dutyC6_0_I_28/C  brg3/cntr_dutyC6_0_I_28/Y  brg3/cntr_dutyC6_0_I_30/B  brg3/cntr_dutyC6_0_I_30/Y  brg3/cntr_dutyC6_0_I_65/A  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[29\]/CLK  brg3/cntr_dutyB\[29\]/Q  brg3/cntr_dutyB6_0_I_26/A  brg3/cntr_dutyB6_0_I_26/Y  brg3/cntr_dutyB6_0_I_28/C  brg3/cntr_dutyB6_0_I_28/Y  brg3/cntr_dutyB6_0_I_30/B  brg3/cntr_dutyB6_0_I_30/Y  brg3/cntr_dutyB6_0_I_65/A  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[29\]/CLK  brg2/cntr_dutyC\[29\]/Q  brg2/cntr_dutyC6_0_I_26/A  brg2/cntr_dutyC6_0_I_26/Y  brg2/cntr_dutyC6_0_I_28/C  brg2/cntr_dutyC6_0_I_28/Y  brg2/cntr_dutyC6_0_I_30/B  brg2/cntr_dutyC6_0_I_30/Y  brg2/cntr_dutyC6_0_I_65/A  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[29\]/CLK  brg2/cntr_dutyB\[29\]/Q  brg2/cntr_dutyB6_0_I_26/A  brg2/cntr_dutyB6_0_I_26/Y  brg2/cntr_dutyB6_0_I_28/C  brg2/cntr_dutyB6_0_I_28/Y  brg2/cntr_dutyB6_0_I_30/B  brg2/cntr_dutyB6_0_I_30/Y  brg2/cntr_dutyB6_0_I_65/A  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT hotlink/glitch_count\[0\]/CLK  hotlink/glitch_count\[0\]/Q  hotlink/glitch_count_RNI50HL\[1\]/A  hotlink/glitch_count_RNI50HL\[1\]/Y  hotlink/glitch_count_RNIPH901\[2\]/A  hotlink/glitch_count_RNIPH901\[2\]/Y  hotlink/glitch_count_RNIE42B1\[3\]/A  hotlink/glitch_count_RNIE42B1\[3\]/Y  hotlink/glitch_count_RNI4OQL1\[4\]/A  hotlink/glitch_count_RNI4OQL1\[4\]/Y  hotlink/glitch_count_RNIJ2CB2\[6\]/B  hotlink/glitch_count_RNIJ2CB2\[6\]/Y  hotlink/glitch_count_RNICP4M2\[7\]/A  hotlink/glitch_count_RNICP4M2\[7\]/Y  hotlink/glitch_count_RNI6HT03\[8\]/A  hotlink/glitch_count_RNI6HT03\[8\]/Y  hotlink/glitch_count_RNI1AMB3\[9\]/A  hotlink/glitch_count_RNI1AMB3\[9\]/Y  hotlink/glitch_count_RNI42UE3\[10\]/A  hotlink/glitch_count_RNI42UE3\[10\]/Y  hotlink/glitch_count_RNI8R5I3\[11\]/A  hotlink/glitch_count_RNI8R5I3\[11\]/Y  hotlink/glitch_count_RNIDLDL3\[12\]/A  hotlink/glitch_count_RNIDLDL3\[12\]/Y  hotlink/glitch_count_RNIJGLO3\[13\]/A  hotlink/glitch_count_RNIJGLO3\[13\]/Y  hotlink/glitch_count_RNIQCTR3\[14\]/A  hotlink/glitch_count_RNIQCTR3\[14\]/Y  hotlink/glitch_count_RNI2A5V3\[15\]/A  hotlink/glitch_count_RNI2A5V3\[15\]/Y  hotlink/glitch_count_RNIB8D24\[16\]/A  hotlink/glitch_count_RNIB8D24\[16\]/Y  hotlink/glitch_count_RNIL7L54\[17\]/A  hotlink/glitch_count_RNIL7L54\[17\]/Y  hotlink/glitch_count_RNI08T84\[18\]/A  hotlink/glitch_count_RNI08T84\[18\]/Y  hotlink/glitch_count_RNIC95C4\[19\]/A  hotlink/glitch_count_RNIC95C4\[19\]/Y  hotlink/glitch_count_RNIG3EF4\[20\]/A  hotlink/glitch_count_RNIG3EF4\[20\]/Y  hotlink/glitch_count_RNILUMI4\[21\]/A  hotlink/glitch_count_RNILUMI4\[21\]/Y  hotlink/glitch_count_RNIRQVL4\[22\]/A  hotlink/glitch_count_RNIRQVL4\[22\]/Y  hotlink/glitch_count_RNI2O8P4\[23\]/A  hotlink/glitch_count_RNI2O8P4\[23\]/Y  hotlink/glitch_count_RNIAMHS4\[24\]/A  hotlink/glitch_count_RNIAMHS4\[24\]/Y  hotlink/glitch_count_RNO\[25\]/A  hotlink/glitch_count_RNO\[25\]/Y  hotlink/glitch_count\[25\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg3/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg3/OPB_DO_2_0_iv_i_o2\[15\]/B  brg3/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg3/CycleCount_RNI7HD7E\[7\]/C  brg3/CycleCount_RNI7HD7E\[7\]/Y  can_control/OPB_DO_1_t_0_23_0_iv_20/A  can_control/OPB_DO_1_t_0_23_0_iv_20/Y  pci_target/G_1/A  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[8\]/CLK  brg5/cntr_dutyC\[8\]/Q  brg5/cntr_dutyC6_0_I_124/A  brg5/cntr_dutyC6_0_I_124/Y  brg5/cntr_dutyC6_0_I_126/B  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[13\]/CLK  brg5/cntr_dutyC\[13\]/Q  brg5/cntr_dutyC6_0_I_104/A  brg5/cntr_dutyC6_0_I_104/Y  brg5/cntr_dutyC6_0_I_106/B  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[22\]/CLK  brg5/cntr_dutyC\[22\]/Q  brg5/cntr_dutyC6_0_I_61/A  brg5/cntr_dutyC6_0_I_61/Y  brg5/cntr_dutyC6_0_I_63/B  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[8\]/CLK  brg5/cntr_dutyB\[8\]/Q  brg5/cntr_dutyB6_0_I_124/A  brg5/cntr_dutyB6_0_I_124/Y  brg5/cntr_dutyB6_0_I_126/B  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[13\]/CLK  brg5/cntr_dutyB\[13\]/Q  brg5/cntr_dutyB6_0_I_104/A  brg5/cntr_dutyB6_0_I_104/Y  brg5/cntr_dutyB6_0_I_106/B  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[22\]/CLK  brg5/cntr_dutyB\[22\]/Q  brg5/cntr_dutyB6_0_I_61/A  brg5/cntr_dutyB6_0_I_61/Y  brg5/cntr_dutyB6_0_I_63/B  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[8\]/CLK  brg4/cntr_dutyC\[8\]/Q  brg4/cntr_dutyC6_0_I_124/A  brg4/cntr_dutyC6_0_I_124/Y  brg4/cntr_dutyC6_0_I_126/B  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[13\]/CLK  brg4/cntr_dutyC\[13\]/Q  brg4/cntr_dutyC6_0_I_104/A  brg4/cntr_dutyC6_0_I_104/Y  brg4/cntr_dutyC6_0_I_106/B  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[22\]/CLK  brg4/cntr_dutyC\[22\]/Q  brg4/cntr_dutyC6_0_I_61/A  brg4/cntr_dutyC6_0_I_61/Y  brg4/cntr_dutyC6_0_I_63/B  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[8\]/CLK  brg4/cntr_dutyB\[8\]/Q  brg4/cntr_dutyB6_0_I_124/A  brg4/cntr_dutyB6_0_I_124/Y  brg4/cntr_dutyB6_0_I_126/B  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[13\]/CLK  brg4/cntr_dutyB\[13\]/Q  brg4/cntr_dutyB6_0_I_104/A  brg4/cntr_dutyB6_0_I_104/Y  brg4/cntr_dutyB6_0_I_106/B  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[22\]/CLK  brg4/cntr_dutyB\[22\]/Q  brg4/cntr_dutyB6_0_I_61/A  brg4/cntr_dutyB6_0_I_61/Y  brg4/cntr_dutyB6_0_I_63/B  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[8\]/CLK  brg3/cntr_dutyC\[8\]/Q  brg3/cntr_dutyC6_0_I_124/A  brg3/cntr_dutyC6_0_I_124/Y  brg3/cntr_dutyC6_0_I_126/B  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[13\]/CLK  brg3/cntr_dutyC\[13\]/Q  brg3/cntr_dutyC6_0_I_104/A  brg3/cntr_dutyC6_0_I_104/Y  brg3/cntr_dutyC6_0_I_106/B  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[22\]/CLK  brg3/cntr_dutyC\[22\]/Q  brg3/cntr_dutyC6_0_I_61/A  brg3/cntr_dutyC6_0_I_61/Y  brg3/cntr_dutyC6_0_I_63/B  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[8\]/CLK  brg3/cntr_dutyB\[8\]/Q  brg3/cntr_dutyB6_0_I_124/A  brg3/cntr_dutyB6_0_I_124/Y  brg3/cntr_dutyB6_0_I_126/B  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[13\]/CLK  brg3/cntr_dutyB\[13\]/Q  brg3/cntr_dutyB6_0_I_104/A  brg3/cntr_dutyB6_0_I_104/Y  brg3/cntr_dutyB6_0_I_106/B  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[22\]/CLK  brg3/cntr_dutyB\[22\]/Q  brg3/cntr_dutyB6_0_I_61/A  brg3/cntr_dutyB6_0_I_61/Y  brg3/cntr_dutyB6_0_I_63/B  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[8\]/CLK  brg2/cntr_dutyC\[8\]/Q  brg2/cntr_dutyC6_0_I_124/A  brg2/cntr_dutyC6_0_I_124/Y  brg2/cntr_dutyC6_0_I_126/B  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[13\]/CLK  brg2/cntr_dutyC\[13\]/Q  brg2/cntr_dutyC6_0_I_104/A  brg2/cntr_dutyC6_0_I_104/Y  brg2/cntr_dutyC6_0_I_106/B  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[22\]/CLK  brg2/cntr_dutyC\[22\]/Q  brg2/cntr_dutyC6_0_I_61/A  brg2/cntr_dutyC6_0_I_61/Y  brg2/cntr_dutyC6_0_I_63/B  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[8\]/CLK  brg2/cntr_dutyB\[8\]/Q  brg2/cntr_dutyB6_0_I_124/A  brg2/cntr_dutyB6_0_I_124/Y  brg2/cntr_dutyB6_0_I_126/B  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[13\]/CLK  brg2/cntr_dutyB\[13\]/Q  brg2/cntr_dutyB6_0_I_104/A  brg2/cntr_dutyB6_0_I_104/Y  brg2/cntr_dutyB6_0_I_106/B  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[22\]/CLK  brg2/cntr_dutyB\[22\]/Q  brg2/cntr_dutyB6_0_I_61/A  brg2/cntr_dutyB6_0_I_61/Y  brg2/cntr_dutyB6_0_I_63/B  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  can_control/OPB_DO_1_t_0_22_0_iv_16/B  can_control/OPB_DO_1_t_0_22_0_iv_16/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/C  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/over_i_set_RNIUVVMA\[5\]/B  brk2/over_i_set_RNIUVVMA\[5\]/Y  brk2/CycleCount_RNI0ML301\[5\]/B  brk2/CycleCount_RNI0ML301\[5\]/Y  brk2/clk_divider_RNIBT0RV1\[5\]/B  brk2/clk_divider_RNIBT0RV1\[5\]/Y  can_control/OPB_DO_1_t_0_25_0_iv_19/C  can_control/OPB_DO_1_t_0_25_0_iv_19/Y  can_control/state1_RNIK8ANPT/B  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_freq\[0\]/CLK  brg4/cntr_freq\[0\]/Q  brg4/cntr_freq_RNIENSA\[0\]/A  brg4/cntr_freq_RNIENSA\[0\]/Y  brg4/clk_divider_RNIUGPL\[1\]/C  brg4/clk_divider_RNIUGPL\[1\]/Y  brg4/cntr_freq_RNIS2KB1\[9\]/C  brg4/cntr_freq_RNIS2KB1\[9\]/Y  brg4/cntr_freq_RNIGT7N2\[3\]/C  brg4/cntr_freq_RNIGT7N2\[3\]/Y  brg4/cntr_freq_RNI4LOQ4\[3\]/C  brg4/cntr_freq_RNI4LOQ4\[3\]/Y  brg4/StrobeC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4_0/A  hotlink/in_ram_re_RNI27KTT4_0/Y  hotlink/glitch_count_RNI6UB6A5\[30\]/C  hotlink/glitch_count_RNI6UB6A5\[30\]/Y  can_control/OPB_DO_1_t_0_0_0_iv_11/C  can_control/OPB_DO_1_t_0_0_0_iv_11/Y  can_control/OPB_DO_1_t_0_0_0_iv/B  can_control/OPB_DO_1_t_0_0_0_iv/Y  pci_target/sp_dr_RNI82OEGN\[30\]/A  pci_target/sp_dr_RNI82OEGN\[30\]/Y  PCI_AD_pad\[30\]/D  PCI_AD_pad\[30\]/PAD  PCI_AD\[30\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4_0/A  hotlink/in_ram_re_RNI27KTT4_0/Y  hotlink/glitch_count_RNIB2B6A5\[26\]/C  hotlink/glitch_count_RNIB2B6A5\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/C  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4_0/A  hotlink/in_ram_re_RNI27KTT4_0/Y  hotlink/glitch_count_RNIE5B6A5\[29\]/C  hotlink/glitch_count_RNIE5B6A5\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/C  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4_0/A  hotlink/in_ram_re_RNI27KTT4_0/Y  hotlink/glitch_count_RNI7VB6A5\[31\]/C  hotlink/glitch_count_RNI7VB6A5\[31\]/Y  can_control/OPB_DO_1_t_0_27_iv_0_10/C  can_control/OPB_DO_1_t_0_27_iv_0_10/Y  can_control/OPB_DO_1_t_0_27_iv_0/B  can_control/OPB_DO_1_t_0_27_iv_0/Y  pci_target/sp_dr_RNIV193IL\[31\]/A  pci_target/sp_dr_RNIV193IL\[31\]/Y  PCI_AD_pad\[31\]/D  PCI_AD_pad\[31\]/PAD  PCI_AD\[31\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4_0/A  hotlink/in_ram_re_RNI27KTT4_0/Y  hotlink/glitch_count_RNID4B6A5\[28\]/C  hotlink/glitch_count_RNID4B6A5\[28\]/Y  can_control/OPB_DO_1_t_0_2_0_iv_10/C  can_control/OPB_DO_1_t_0_2_0_iv_10/Y  can_control/OPB_DO_1_t_0_2_0_iv/B  can_control/OPB_DO_1_t_0_2_0_iv/Y  pci_target/sp_dr_RNI2L995N\[28\]/A  pci_target/sp_dr_RNI2L995N\[28\]/Y  PCI_AD_pad\[28\]/D  PCI_AD_pad\[28\]/PAD  PCI_AD\[28\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/B  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT brg5/cntr_freq\[4\]/CLK  brg5/cntr_freq\[4\]/Q  brg5/cntr_freq_RNIEUV21\[4\]/A  brg5/cntr_freq_RNIEUV21\[4\]/Y  brg5/cntr_freq_RNIIDCE2\[5\]/C  brg5/cntr_freq_RNIIDCE2\[5\]/Y  brg5/cntr_freq_RNIU08S8\[3\]/B  brg5/cntr_freq_RNIU08S8\[3\]/Y  brg5/cntr_freq_RNISKCS91\[3\]/C  brg5/cntr_freq_RNISKCS91\[3\]/Y  brg5/StrobeC_RNO/B  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[9\]/CLK  brg5/cntr_dutyC\[9\]/Q  brg5/cntr_dutyC6_0_I_123/A  brg5/cntr_dutyC6_0_I_123/Y  brg5/cntr_dutyC6_0_I_126/C  brg5/cntr_dutyC6_0_I_126/Y  brg5/cntr_dutyC6_0_I_138/C  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[14\]/CLK  brg5/cntr_dutyC\[14\]/Q  brg5/cntr_dutyC6_0_I_103/A  brg5/cntr_dutyC6_0_I_103/Y  brg5/cntr_dutyC6_0_I_106/C  brg5/cntr_dutyC6_0_I_106/Y  brg5/cntr_dutyC6_0_I_107/B  brg5/cntr_dutyC6_0_I_107/Y  brg5/cntr_dutyC6_0_I_139/C  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[23\]/CLK  brg5/cntr_dutyC\[23\]/Q  brg5/cntr_dutyC6_0_I_60/A  brg5/cntr_dutyC6_0_I_60/Y  brg5/cntr_dutyC6_0_I_63/C  brg5/cntr_dutyC6_0_I_63/Y  brg5/cntr_dutyC6_0_I_64/B  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[9\]/CLK  brg5/cntr_dutyB\[9\]/Q  brg5/cntr_dutyB6_0_I_123/A  brg5/cntr_dutyB6_0_I_123/Y  brg5/cntr_dutyB6_0_I_126/C  brg5/cntr_dutyB6_0_I_126/Y  brg5/cntr_dutyB6_0_I_138/C  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[14\]/CLK  brg5/cntr_dutyB\[14\]/Q  brg5/cntr_dutyB6_0_I_103/A  brg5/cntr_dutyB6_0_I_103/Y  brg5/cntr_dutyB6_0_I_106/C  brg5/cntr_dutyB6_0_I_106/Y  brg5/cntr_dutyB6_0_I_107/B  brg5/cntr_dutyB6_0_I_107/Y  brg5/cntr_dutyB6_0_I_139/C  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[23\]/CLK  brg5/cntr_dutyB\[23\]/Q  brg5/cntr_dutyB6_0_I_60/A  brg5/cntr_dutyB6_0_I_60/Y  brg5/cntr_dutyB6_0_I_63/C  brg5/cntr_dutyB6_0_I_63/Y  brg5/cntr_dutyB6_0_I_64/B  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[9\]/CLK  brg4/cntr_dutyC\[9\]/Q  brg4/cntr_dutyC6_0_I_123/A  brg4/cntr_dutyC6_0_I_123/Y  brg4/cntr_dutyC6_0_I_126/C  brg4/cntr_dutyC6_0_I_126/Y  brg4/cntr_dutyC6_0_I_138/C  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[14\]/CLK  brg4/cntr_dutyC\[14\]/Q  brg4/cntr_dutyC6_0_I_103/A  brg4/cntr_dutyC6_0_I_103/Y  brg4/cntr_dutyC6_0_I_106/C  brg4/cntr_dutyC6_0_I_106/Y  brg4/cntr_dutyC6_0_I_107/B  brg4/cntr_dutyC6_0_I_107/Y  brg4/cntr_dutyC6_0_I_139/C  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[23\]/CLK  brg4/cntr_dutyC\[23\]/Q  brg4/cntr_dutyC6_0_I_60/A  brg4/cntr_dutyC6_0_I_60/Y  brg4/cntr_dutyC6_0_I_63/C  brg4/cntr_dutyC6_0_I_63/Y  brg4/cntr_dutyC6_0_I_64/B  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[9\]/CLK  brg4/cntr_dutyB\[9\]/Q  brg4/cntr_dutyB6_0_I_123/A  brg4/cntr_dutyB6_0_I_123/Y  brg4/cntr_dutyB6_0_I_126/C  brg4/cntr_dutyB6_0_I_126/Y  brg4/cntr_dutyB6_0_I_138/C  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[14\]/CLK  brg4/cntr_dutyB\[14\]/Q  brg4/cntr_dutyB6_0_I_103/A  brg4/cntr_dutyB6_0_I_103/Y  brg4/cntr_dutyB6_0_I_106/C  brg4/cntr_dutyB6_0_I_106/Y  brg4/cntr_dutyB6_0_I_107/B  brg4/cntr_dutyB6_0_I_107/Y  brg4/cntr_dutyB6_0_I_139/C  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[23\]/CLK  brg4/cntr_dutyB\[23\]/Q  brg4/cntr_dutyB6_0_I_60/A  brg4/cntr_dutyB6_0_I_60/Y  brg4/cntr_dutyB6_0_I_63/C  brg4/cntr_dutyB6_0_I_63/Y  brg4/cntr_dutyB6_0_I_64/B  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[9\]/CLK  brg3/cntr_dutyC\[9\]/Q  brg3/cntr_dutyC6_0_I_123/A  brg3/cntr_dutyC6_0_I_123/Y  brg3/cntr_dutyC6_0_I_126/C  brg3/cntr_dutyC6_0_I_126/Y  brg3/cntr_dutyC6_0_I_138/C  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[14\]/CLK  brg3/cntr_dutyC\[14\]/Q  brg3/cntr_dutyC6_0_I_103/A  brg3/cntr_dutyC6_0_I_103/Y  brg3/cntr_dutyC6_0_I_106/C  brg3/cntr_dutyC6_0_I_106/Y  brg3/cntr_dutyC6_0_I_107/B  brg3/cntr_dutyC6_0_I_107/Y  brg3/cntr_dutyC6_0_I_139/C  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[23\]/CLK  brg3/cntr_dutyC\[23\]/Q  brg3/cntr_dutyC6_0_I_60/A  brg3/cntr_dutyC6_0_I_60/Y  brg3/cntr_dutyC6_0_I_63/C  brg3/cntr_dutyC6_0_I_63/Y  brg3/cntr_dutyC6_0_I_64/B  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[9\]/CLK  brg3/cntr_dutyB\[9\]/Q  brg3/cntr_dutyB6_0_I_123/A  brg3/cntr_dutyB6_0_I_123/Y  brg3/cntr_dutyB6_0_I_126/C  brg3/cntr_dutyB6_0_I_126/Y  brg3/cntr_dutyB6_0_I_138/C  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[14\]/CLK  brg3/cntr_dutyB\[14\]/Q  brg3/cntr_dutyB6_0_I_103/A  brg3/cntr_dutyB6_0_I_103/Y  brg3/cntr_dutyB6_0_I_106/C  brg3/cntr_dutyB6_0_I_106/Y  brg3/cntr_dutyB6_0_I_107/B  brg3/cntr_dutyB6_0_I_107/Y  brg3/cntr_dutyB6_0_I_139/C  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[23\]/CLK  brg3/cntr_dutyB\[23\]/Q  brg3/cntr_dutyB6_0_I_60/A  brg3/cntr_dutyB6_0_I_60/Y  brg3/cntr_dutyB6_0_I_63/C  brg3/cntr_dutyB6_0_I_63/Y  brg3/cntr_dutyB6_0_I_64/B  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[9\]/CLK  brg2/cntr_dutyC\[9\]/Q  brg2/cntr_dutyC6_0_I_123/A  brg2/cntr_dutyC6_0_I_123/Y  brg2/cntr_dutyC6_0_I_126/C  brg2/cntr_dutyC6_0_I_126/Y  brg2/cntr_dutyC6_0_I_138/C  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[14\]/CLK  brg2/cntr_dutyC\[14\]/Q  brg2/cntr_dutyC6_0_I_103/A  brg2/cntr_dutyC6_0_I_103/Y  brg2/cntr_dutyC6_0_I_106/C  brg2/cntr_dutyC6_0_I_106/Y  brg2/cntr_dutyC6_0_I_107/B  brg2/cntr_dutyC6_0_I_107/Y  brg2/cntr_dutyC6_0_I_139/C  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[23\]/CLK  brg2/cntr_dutyC\[23\]/Q  brg2/cntr_dutyC6_0_I_60/A  brg2/cntr_dutyC6_0_I_60/Y  brg2/cntr_dutyC6_0_I_63/C  brg2/cntr_dutyC6_0_I_63/Y  brg2/cntr_dutyC6_0_I_64/B  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[9\]/CLK  brg2/cntr_dutyB\[9\]/Q  brg2/cntr_dutyB6_0_I_123/A  brg2/cntr_dutyB6_0_I_123/Y  brg2/cntr_dutyB6_0_I_126/C  brg2/cntr_dutyB6_0_I_126/Y  brg2/cntr_dutyB6_0_I_138/C  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[14\]/CLK  brg2/cntr_dutyB\[14\]/Q  brg2/cntr_dutyB6_0_I_103/A  brg2/cntr_dutyB6_0_I_103/Y  brg2/cntr_dutyB6_0_I_106/C  brg2/cntr_dutyB6_0_I_106/Y  brg2/cntr_dutyB6_0_I_107/B  brg2/cntr_dutyB6_0_I_107/Y  brg2/cntr_dutyB6_0_I_139/C  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[23\]/CLK  brg2/cntr_dutyB\[23\]/Q  brg2/cntr_dutyB6_0_I_60/A  brg2/cntr_dutyB6_0_I_60/Y  brg2/cntr_dutyB6_0_I_63/C  brg2/cntr_dutyB6_0_I_63/Y  brg2/cntr_dutyB6_0_I_64/B  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/C  rs485_mod/eatx_in_d_RNI9FGOT4\[4\]/Y  can_control/OPB_DO_1_t_0_26_0_iv_s/C  can_control/OPB_DO_1_t_0_26_0_iv_s/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/A  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNIHF3C01\[26\]/C  brg5/sample_time_set_RNIHF3C01\[26\]/Y  can_control/OPB_DO_1_t_0_4_0_iv_9/A  can_control/OPB_DO_1_t_0_4_0_iv_9/Y  can_control/OPB_DO_1_t_0_4_0_iv_10/C  can_control/OPB_DO_1_t_0_4_0_iv_10/Y  can_control/OPB_DO_1_t_0_4_0_iv_12/A  can_control/OPB_DO_1_t_0_4_0_iv_12/Y  can_control/OPB_DO_1_t_0_4_0_iv/B  can_control/OPB_DO_1_t_0_4_0_iv/Y  pci_target/sp_dr_RNI7OLIRN\[26\]/A  pci_target/sp_dr_RNI7OLIRN\[26\]/Y  PCI_AD_pad\[26\]/D  PCI_AD_pad\[26\]/PAD  PCI_AD\[26\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/clk_divider_RNIRJCOL1\[15\]/C  brk1/clk_divider_RNIRJCOL1\[15\]/Y  can_control/OPB_DO_1_t_0_15_0_iv_14/C  can_control/OPB_DO_1_t_0_15_0_iv_14/Y  can_control/OPB_DO_1_t_0_15_0_iv_16/C  can_control/OPB_DO_1_t_0_15_0_iv_16/Y  can_control/OPB_DO_1_t_0_15_0_iv/B  can_control/OPB_DO_1_t_0_15_0_iv/Y  pci_target/sp_dr_RNIHKNIFT\[15\]/A  pci_target/sp_dr_RNIHKNIFT\[15\]/Y  PCI_AD_pad\[15\]/D  PCI_AD_pad\[15\]/PAD  PCI_AD\[15\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/clk_divider_RNIJBCOL1\[13\]/C  brk1/clk_divider_RNIJBCOL1\[13\]/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/C  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/clk_divider_RNINFCOL1\[14\]/C  brk1/clk_divider_RNINFCOL1\[14\]/Y  can_control/OPB_DO_1_t_0_16_0_iv_14/C  can_control/OPB_DO_1_t_0_16_0_iv_14/Y  can_control/OPB_DO_1_t_0_16_0_iv_16/C  can_control/OPB_DO_1_t_0_16_0_iv_16/Y  can_control/OPB_DO_1_t_0_16_0_iv/B  can_control/OPB_DO_1_t_0_16_0_iv/Y  pci_target/sp_dr_RNI2HUNVU\[14\]/A  pci_target/sp_dr_RNI2HUNVU\[14\]/Y  PCI_AD_pad\[14\]/D  PCI_AD_pad\[14\]/PAD  PCI_AD\[14\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  add_dec/BRK1_RE_0_a2_3_a2/A  add_dec/BRK1_RE_0_a2_3_a2/Y  brk1/m4/C  brk1/m4/Y  brk1/clk_divider_RNINUE9L1\[5\]/C  brk1/clk_divider_RNINUE9L1\[5\]/Y  can_control/state1_RNI01ST7F/C  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_freq\[4\]/CLK  brg3/cntr_freq\[4\]/Q  brg3/cntr_freq_RNIK35G\[4\]/B  brg3/cntr_freq_RNIK35G\[4\]/Y  brg3/cntr_freq_RNIA9A01\[5\]/C  brg3/cntr_freq_RNIA9A01\[5\]/Y  brg3/cntr_freq_RNI0T814\[5\]/B  brg3/cntr_freq_RNI0T814\[5\]/Y  brg3/cntr_freq_RNI48IV5\[5\]/C  brg3/cntr_freq_RNI48IV5\[5\]/Y  brg3/StrobeB_RNO/B  brg3/StrobeB_RNO/Y  brg3/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_freq\[4\]/CLK  brg5/cntr_freq\[4\]/Q  brg5/cntr_freq_RNIORK5\[4\]/B  brg5/cntr_freq_RNIORK5\[4\]/Y  brg5/cntr_freq_RNIIP9B\[5\]/C  brg5/cntr_freq_RNIIP9B\[5\]/Y  brg5/cntr_freq_RNI0U6D1\[3\]/B  brg5/cntr_freq_RNI0U6D1\[3\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/C  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeB_RNO/B  brg5/StrobeB_RNO/Y  brg5/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNIF4A8A\[12\]/B  Clocks/Clk10HzDiv_RNIF4A8A\[12\]/Y  Clocks/Clk10HzDiv_RNIB27EU\[12\]/A  Clocks/Clk10HzDiv_RNIB27EU\[12\]/Y  Clocks/Clk10HzDiv_RNI5GPN62\[12\]/A  Clocks/Clk10HzDiv_RNI5GPN62\[12\]/Y  can_control/OPB_DO_1_t_0_18_0_iv_16/A  can_control/OPB_DO_1_t_0_18_0_iv_16/Y  can_control/OPB_DO_1_t_0_18_0_iv_20/B  can_control/OPB_DO_1_t_0_18_0_iv_20/Y  can_control/OPB_DO_1_t_0_18_0_iv_24/B  can_control/OPB_DO_1_t_0_18_0_iv_24/Y  can_control/OPB_DO_1_t_0_18_0_iv/B  can_control/OPB_DO_1_t_0_18_0_iv/Y  pci_target/sp_dr_RNI5KR0SH\[12\]/A  pci_target/sp_dr_RNI5KR0SH\[12\]/Y  PCI_AD_pad\[12\]/D  PCI_AD_pad\[12\]/PAD  PCI_AD\[12\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4_0/A  hotlink/in_ram_re_RNI27KTT4_0/Y  can_control/OPB_DO_1_t_0_20_0_iv_17/B  can_control/OPB_DO_1_t_0_20_0_iv_17/Y  can_control/OPB_DO_1_t_0_20_0_iv_18/C  can_control/OPB_DO_1_t_0_20_0_iv_18/Y  can_control/OPB_DO_1_t_0_20_0_iv/B  can_control/OPB_DO_1_t_0_20_0_iv/Y  pci_target/sp_dr_RNI3GVBRU\[10\]/A  pci_target/sp_dr_RNI3GVBRU\[10\]/Y  PCI_AD_pad\[10\]/D  PCI_AD_pad\[10\]/PAD  PCI_AD\[10\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i/A  brg1/G_426_i/Y  brg1/CycleCount_RNIAKS7O\[11\]/B  brg1/CycleCount_RNIAKS7O\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_6/B  can_control/OPB_DO_1_t_0_19_0_iv_6/Y  can_control/OPB_DO_1_t_0_19_0_iv_10/A  can_control/OPB_DO_1_t_0_19_0_iv_10/Y  can_control/OPB_DO_1_t_0_19_0_iv_12/C  can_control/OPB_DO_1_t_0_19_0_iv_12/Y  can_control/OPB_DO_1_t_0_19_0_iv_14/A  can_control/OPB_DO_1_t_0_19_0_iv_14/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/B  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[2\]/CLK  brg2/cntr_freq\[2\]/Q  brg2/cntr_freq_RNIP7AL\[2\]/B  brg2/cntr_freq_RNIP7AL\[2\]/Y  brg2/cntr_freq_RNIU18L1\[3\]/C  brg2/cntr_freq_RNIU18L1\[3\]/Y  brg2/cntr_freq_RNI3LNPA\[3\]/A  brg2/cntr_freq_RNI3LNPA\[3\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/B  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  ad1_mod/dev_sp1_m\[3\]/B  ad1_mod/dev_sp1_m\[3\]/Y  pci_target/OPB_m7_4/B  pci_target/OPB_m7_4/Y  pci_target/OPB_m7_7/C  pci_target/OPB_m7_7/Y  pci_target/sp_dr_RNI5U09F5\[3\]/A  pci_target/sp_dr_RNI5U09F5\[3\]/Y  pci_target/sp_dr_RNINQC508\[3\]/C  pci_target/sp_dr_RNINQC508\[3\]/Y  pci_target/sp_dr_RNIDECJO8\[3\]/C  pci_target/sp_dr_RNIDECJO8\[3\]/Y  pci_target/sp_dr_RNIFCJ5JE\[3\]/A  pci_target/sp_dr_RNIFCJ5JE\[3\]/Y  pci_target/sp_dr_RNITTRMFH\[3\]/A  pci_target/sp_dr_RNITTRMFH\[3\]/Y  pci_target/sp_dr_RNI70KRQH\[3\]/A  pci_target/sp_dr_RNI70KRQH\[3\]/Y  pci_target/sp_dr_RNICDHJRK\[3\]/A  pci_target/sp_dr_RNICDHJRK\[3\]/Y  pci_target/sp_dr_RNI5RL98V\[3\]/A  pci_target/sp_dr_RNI5RL98V\[3\]/Y  pci_target/sp_dr_RNI20O4EE1\[3\]/S  pci_target/sp_dr_RNI20O4EE1\[3\]/Y  PCI_AD_pad\[3\]/D  PCI_AD_pad\[3\]/PAD  PCI_AD\[3\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  add_dec/SP1_RE_0_a2_0_a2_0/A  add_dec/SP1_RE_0_a2_0_a2_0/Y  can_control/OPB_DO_1_t_0_22_0_iv_0/B  can_control/OPB_DO_1_t_0_22_0_iv_0/Y  can_control/OPB_DO_1_t_0_22_0_iv_2/C  can_control/OPB_DO_1_t_0_22_0_iv_2/Y  can_control/OPB_DO_1_t_0_22_0_iv_4/C  can_control/OPB_DO_1_t_0_22_0_iv_4/Y  can_control/OPB_DO_1_t_0_22_0_iv_5/C  can_control/OPB_DO_1_t_0_22_0_iv_5/Y  can_control/OPB_DO_1_t_0_22_0_iv_6/C  can_control/OPB_DO_1_t_0_22_0_iv_6/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/A  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[5\]/CLK  brg2/cntr_freq\[5\]/Q  brg2/cntr_freq_RNI6HQA\[5\]/B  brg2/cntr_freq_RNI6HQA\[5\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/B  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNIRA5O9\[29\]/B  osc_count/sp_RNIRA5O9\[29\]/Y  can_control/OPB_DO_1_t_0_1_0_iv_1/C  can_control/OPB_DO_1_t_0_1_0_iv_1/Y  can_control/OPB_DO_1_t_0_1_0_iv_2/C  can_control/OPB_DO_1_t_0_1_0_iv_2/Y  can_control/OPB_DO_1_t_0_1_0_iv_4/B  can_control/OPB_DO_1_t_0_1_0_iv_4/Y  can_control/OPB_DO_1_t_0_1_0_iv_7/C  can_control/OPB_DO_1_t_0_1_0_iv_7/Y  can_control/OPB_DO_1_t_0_1_0_iv_9/C  can_control/OPB_DO_1_t_0_1_0_iv_9/Y  can_control/OPB_DO_1_t_0_1_0_iv_11/A  can_control/OPB_DO_1_t_0_1_0_iv_11/Y  can_control/OPB_DO_1_t_0_1_0_iv/B  can_control/OPB_DO_1_t_0_1_0_iv/Y  pci_target/sp_dr_RNIA95CGN\[29\]/A  pci_target/sp_dr_RNIA95CGN\[29\]/Y  PCI_AD_pad\[29\]/D  PCI_AD_pad\[29\]/PAD  PCI_AD\[29\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0_0/C  add_dec/RS485_RE_0_a2_5_a2_0_0/Y  rs485_mod/test_pattern_RNI32OBA\[0\]/C  rs485_mod/test_pattern_RNI32OBA\[0\]/Y  rs485_mod/coll_sp1_in_d_RNINRD3L\[0\]/B  rs485_mod/coll_sp1_in_d_RNINRD3L\[0\]/Y  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/A  rs485_mod/coll_sp1_in_d_RNIEQST91\[0\]/Y  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/A  rs485_mod/tctx_in_d_RNI06L2A2\[0\]/Y  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/B  rs485_mod/tst_spi_miso_d_RNI95TQ94\[0\]/Y  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/A  rs485_mod/tst_spi_miso_d_RNIBCKJV4\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_12/Y  can_control/control_RNI5OD81M1\[0\]/A  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[15\]/CLK  brg2/cntr_freq\[15\]/Q  brg2/clk_divider_RNI8TN41\[15\]/A  brg2/clk_divider_RNI8TN41\[15\]/Y  brg2/clk_divider_RNIMMIF1\[6\]/C  brg2/clk_divider_RNIMMIF1\[6\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/B  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeB_RNO_0/A  brg2/StrobeB_RNO_0/Y  brg2/StrobeB_RNO/A  brg2/StrobeB_RNO/Y  brg2/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  can_control/OPB_DO_1_t_0_13_0_iv_7/A  can_control/OPB_DO_1_t_0_13_0_iv_7/Y  can_control/OPB_DO_1_t_0_13_0_iv_10/A  can_control/OPB_DO_1_t_0_13_0_iv_10/Y  can_control/OPB_DO_1_t_0_13_0_iv_11/C  can_control/OPB_DO_1_t_0_13_0_iv_11/Y  can_control/OPB_DO_1_t_0_13_0_iv_12/C  can_control/OPB_DO_1_t_0_13_0_iv_12/Y  can_control/OPB_DO_1_t_0_13_0_iv/B  can_control/OPB_DO_1_t_0_13_0_iv/Y  pci_target/sp_dr_RNIE0OSRN\[17\]/A  pci_target/sp_dr_RNIE0OSRN\[17\]/Y  PCI_AD_pad\[17\]/D  PCI_AD_pad\[17\]/PAD  PCI_AD\[17\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNO_1\[2\]/B  ad1_mod/state_RNO_1\[2\]/Y  ad1_mod/state_RNO_0\[2\]/A  ad1_mod/state_RNO_0\[2\]/Y  ad1_mod/state_RNO\[2\]/A  ad1_mod/state_RNO\[2\]/Y  ad1_mod/state\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg1/cntr_freq\[5\]/CLK  brg1/cntr_freq\[5\]/Q  brg1/clk_divider_RNIIDLQ\[5\]/A  brg1/clk_divider_RNIIDLQ\[5\]/Y  brg1/clk_divider_RNI0NAL1\[3\]/C  brg1/clk_divider_RNI0NAL1\[3\]/Y  brg1/clk_divider_RNIM3LA3\[1\]/C  brg1/clk_divider_RNIM3LA3\[1\]/Y  brg1/clk_divider_RNIOJAL6\[4\]/C  brg1/clk_divider_RNIOJAL6\[4\]/Y  brg1/clk_divider_RNI4E59B\[4\]/C  brg1/clk_divider_RNI4E59B\[4\]/Y  brg1/StrobeC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/AD1_WE_0_a2_0_a2_0/B  add_dec/AD1_WE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2_0/B  add_dec/AD1_RE_0_a2_0_a2_0/Y  add_dec/AD1_RE_0_a2_0_a2/A  add_dec/AD1_RE_0_a2_0_a2/Y  ad1_mod/un1_OPB_RE/A  ad1_mod/un1_OPB_RE/Y  ad1_mod/G_521/C  ad1_mod/G_521/Y  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNI7U7DD1/C  ad1_mod/data_in_ram/Ram4096x16_TPort_R0C13_RNI7U7DD1/Y  can_control/OPB_DO_1_t_0_17_0_iv_10/C  can_control/OPB_DO_1_t_0_17_0_iv_10/Y  can_control/OPB_DO_1_t_0_17_0_iv_12/A  can_control/OPB_DO_1_t_0_17_0_iv_12/Y  can_control/OPB_DO_1_t_0_17_0_iv_14/B  can_control/OPB_DO_1_t_0_17_0_iv_14/Y  can_control/OPB_DO_1_t_0_17_0_iv_16/C  can_control/OPB_DO_1_t_0_17_0_iv_16/Y  can_control/OPB_DO_1_t_0_17_0_iv/B  can_control/OPB_DO_1_t_0_17_0_iv/Y  pci_target/sp_dr_RNI4JSNVU\[13\]/A  pci_target/sp_dr_RNI4JSNVU\[13\]/Y  PCI_AD_pad\[13\]/D  PCI_AD_pad\[13\]/PAD  PCI_AD\[13\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNICS481\[20\]/B  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNISGKF1\[21\]/B  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNICS481\[20\]/B  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[10\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNICS481\[20\]/B  ad2_mod/state_RNICS481\[20\]/Y  ad2_mod/data_count\[9\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNISGKF1\[21\]/B  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[10\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNISGKF1\[21\]/B  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[9\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNISGKF1\[21\]/B  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[8\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNISGKF1\[21\]/B  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[7\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNISGKF1\[21\]/B  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[6\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNISGKF1\[21\]/B  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[5\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad2_mod/aq_en/CLK  ad2_mod/aq_en/Q  ad2_mod/aq_en_RNIMRJ8_0/A  ad2_mod/aq_en_RNIMRJ8_0/Y  ad2_mod/state_RNISGKF1\[21\]/B  ad2_mod/state_RNISGKF1\[21\]/Y  ad2_mod/ram_wr_pt\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[25\]/CLK  brg5/cntr_dutyC\[25\]/Q  brg5/cntr_dutyC6_0_I_43/A  brg5/cntr_dutyC6_0_I_43/Y  brg5/cntr_dutyC6_0_I_45/B  brg5/cntr_dutyC6_0_I_45/Y  brg5/cntr_dutyC6_0_I_64/A  brg5/cntr_dutyC6_0_I_64/Y  brg5/cntr_dutyC6_0_I_65/B  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[25\]/CLK  brg5/cntr_dutyB\[25\]/Q  brg5/cntr_dutyB6_0_I_43/A  brg5/cntr_dutyB6_0_I_43/Y  brg5/cntr_dutyB6_0_I_45/B  brg5/cntr_dutyB6_0_I_45/Y  brg5/cntr_dutyB6_0_I_64/A  brg5/cntr_dutyB6_0_I_64/Y  brg5/cntr_dutyB6_0_I_65/B  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[25\]/CLK  brg4/cntr_dutyC\[25\]/Q  brg4/cntr_dutyC6_0_I_43/A  brg4/cntr_dutyC6_0_I_43/Y  brg4/cntr_dutyC6_0_I_45/B  brg4/cntr_dutyC6_0_I_45/Y  brg4/cntr_dutyC6_0_I_64/A  brg4/cntr_dutyC6_0_I_64/Y  brg4/cntr_dutyC6_0_I_65/B  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[25\]/CLK  brg4/cntr_dutyB\[25\]/Q  brg4/cntr_dutyB6_0_I_43/A  brg4/cntr_dutyB6_0_I_43/Y  brg4/cntr_dutyB6_0_I_45/B  brg4/cntr_dutyB6_0_I_45/Y  brg4/cntr_dutyB6_0_I_64/A  brg4/cntr_dutyB6_0_I_64/Y  brg4/cntr_dutyB6_0_I_65/B  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[25\]/CLK  brg3/cntr_dutyC\[25\]/Q  brg3/cntr_dutyC6_0_I_43/A  brg3/cntr_dutyC6_0_I_43/Y  brg3/cntr_dutyC6_0_I_45/B  brg3/cntr_dutyC6_0_I_45/Y  brg3/cntr_dutyC6_0_I_64/A  brg3/cntr_dutyC6_0_I_64/Y  brg3/cntr_dutyC6_0_I_65/B  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[25\]/CLK  brg3/cntr_dutyB\[25\]/Q  brg3/cntr_dutyB6_0_I_43/A  brg3/cntr_dutyB6_0_I_43/Y  brg3/cntr_dutyB6_0_I_45/B  brg3/cntr_dutyB6_0_I_45/Y  brg3/cntr_dutyB6_0_I_64/A  brg3/cntr_dutyB6_0_I_64/Y  brg3/cntr_dutyB6_0_I_65/B  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[25\]/CLK  brg2/cntr_dutyC\[25\]/Q  brg2/cntr_dutyC6_0_I_43/A  brg2/cntr_dutyC6_0_I_43/Y  brg2/cntr_dutyC6_0_I_45/B  brg2/cntr_dutyC6_0_I_45/Y  brg2/cntr_dutyC6_0_I_64/A  brg2/cntr_dutyC6_0_I_64/Y  brg2/cntr_dutyC6_0_I_65/B  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[25\]/CLK  brg2/cntr_dutyB\[25\]/Q  brg2/cntr_dutyB6_0_I_43/A  brg2/cntr_dutyB6_0_I_43/Y  brg2/cntr_dutyB6_0_I_45/B  brg2/cntr_dutyB6_0_I_45/Y  brg2/cntr_dutyB6_0_I_64/A  brg2/cntr_dutyB6_0_I_64/Y  brg2/cntr_dutyB6_0_I_65/B  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT pci_target/OPB_ADDR_4\[5\]/CLK  pci_target/OPB_ADDR_4\[5\]/Q  add_dec/CLOCK_RE_0_a2_6_o2/A  add_dec/CLOCK_RE_0_a2_6_o2/Y  Clocks/m1_0_2/B  Clocks/m1_0_2/Y  Clocks/m1_0/A  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNI3RJE/A  ad1_mod/aq_en_RNI3RJE/Y  ad1_mod/state_RNIF11S\[0\]/B  ad1_mod/state_RNIF11S\[0\]/Y  ad1_mod/status_RNO\[0\]/A  ad1_mod/status_RNO\[0\]/Y  ad1_mod/status\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/B  add_dec/ILIM_DAC_RE_0_a2_6_a2_1/Y  add_dec/ILIM_DAC_RE_0_a2_6_a2/C  add_dec/ILIM_DAC_RE_0_a2_6_a2/Y  ilim_dac_mod/un18_OPB_DO_0_a2/B  ilim_dac_mod/un18_OPB_DO_0_a2/Y  ilim_dac_mod/data_RNI1IKGB\[1\]/B  ilim_dac_mod/data_RNI1IKGB\[1\]/Y  ilim_dac_mod/data_RNIEAH5N\[1\]/A  ilim_dac_mod/data_RNIEAH5N\[1\]/Y  pci_target/OPB_m7_0_a2_17/B  pci_target/OPB_m7_0_a2_17/Y  pci_target/OPB_m7_0_a2_21/A  pci_target/OPB_m7_0_a2_21/Y  pci_target/sp_dr_RNIDVN66P\[1\]/B  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4_0/A  hotlink/in_ram_re_RNI27KTT4_0/Y  can_control/OPB_DO_1_t_0_25_0_iv_19/B  can_control/OPB_DO_1_t_0_25_0_iv_19/Y  can_control/state1_RNIK8ANPT/B  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/G_426_i_0/A  brg3/G_426_i_0/Y  brg3/CycleCount_RNI3VIJ01\[21\]/C  brg3/CycleCount_RNI3VIJ01\[21\]/Y  can_control/OPB_DO_1_t_0_9_0_iv_9/B  can_control/OPB_DO_1_t_0_9_0_iv_9/Y  can_control/OPB_DO_1_t_0_9_0_iv_11/A  can_control/OPB_DO_1_t_0_9_0_iv_11/Y  can_control/OPB_DO_1_t_0_9_0_iv_12/C  can_control/OPB_DO_1_t_0_9_0_iv_12/Y  can_control/OPB_DO_1_t_0_9_0_iv/A  can_control/OPB_DO_1_t_0_9_0_iv/Y  pci_target/sp_dr_RNIPLI6AN\[21\]/A  pci_target/sp_dr_RNIPLI6AN\[21\]/Y  PCI_AD_pad\[21\]/D  PCI_AD_pad\[21\]/PAD  PCI_AD\[21\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/B  brg4/OPB_DO_2_0_iv_0_a2_6\[1\]/Y  can_control/OPB_DO_1_t_0_14_0_iv_6/B  can_control/OPB_DO_1_t_0_14_0_iv_6/Y  can_control/OPB_DO_1_t_0_14_0_iv_12/B  can_control/OPB_DO_1_t_0_14_0_iv_12/Y  can_control/OPB_DO_1_t_0_14_0_iv_17/B  can_control/OPB_DO_1_t_0_14_0_iv_17/Y  can_control/OPB_DO_1_t_0_14_0_iv/B  can_control/OPB_DO_1_t_0_14_0_iv/Y  pci_target/sp_dr_RNIQAJU4D\[16\]/A  pci_target/sp_dr_RNIQAJU4D\[16\]/Y  PCI_AD_pad\[16\]/D  PCI_AD_pad\[16\]/PAD  PCI_AD\[16\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[23\]/CLK  pci_target/OPB_ADDR\[23\]/Q  add_dec/CAN_RE_0_a2_4_a2_0_0/C  add_dec/CAN_RE_0_a2_4_a2_0_0/Y  add_dec/CAN_RE_0_a2_4_a2_0/A  add_dec/CAN_RE_0_a2_4_a2_0/Y  add_dec/BRK2_RE_0_a2_3_a2_0/A  add_dec/BRK2_RE_0_a2_3_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_2/A  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/FOPT_RE_0_a2_4_a2_1/A  add_dec/FOPT_RE_0_a2_4_a2_1/Y  add_dec/FOPT_RE_0_a2_4_a2_0_0/C  add_dec/FOPT_RE_0_a2_4_a2_0_0/Y  add_dec/FOPT_RE_0_a2_4_a2/B  add_dec/FOPT_RE_0_a2_4_a2/Y  hotlink/un88_OPB_DO/A  hotlink/un88_OPB_DO/Y  hotlink/un88_OPB_DO_RNIA5EHO/C  hotlink/un88_OPB_DO_RNIA5EHO/Y  hotlink/in_ram_re_RNISME151/B  hotlink/in_ram_re_RNISME151/Y  hotlink/in_ram_re_RNI27KTT4/A  hotlink/in_ram_re_RNI27KTT4/Y  hotlink/glitch_count_RNIE8S5K7\[4\]/C  hotlink/glitch_count_RNIE8S5K7\[4\]/Y  pci_target/OPB_m8_s/B  pci_target/OPB_m8_s/Y  pci_target/sp_dr_RNI7C2NST\[4\]/C  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/OPB_DO_1/A  osc_count/OPB_DO_1/Y  pci_target/sp_dr_RNI8R88N1\[1\]/A  pci_target/sp_dr_RNI8R88N1\[1\]/Y  pci_target/sp_dr_RNIJ4BNH2\[1\]/A  pci_target/sp_dr_RNIJ4BNH2\[1\]/Y  pci_target/sp_dr_RNIK8GGR2\[1\]/C  pci_target/sp_dr_RNIK8GGR2\[1\]/Y  pci_target/sp_dr_RNIFK84K5\[1\]/B  pci_target/sp_dr_RNIFK84K5\[1\]/Y  pci_target/sp_dr_RNIIM76H8\[1\]/C  pci_target/sp_dr_RNIIM76H8\[1\]/Y  pci_target/sp_dr_RNI22TNR8\[1\]/C  pci_target/sp_dr_RNI22TNR8\[1\]/Y  pci_target/sp_dr_RNIVE2JDD\[1\]/A  pci_target/sp_dr_RNIVE2JDD\[1\]/Y  pci_target/sp_dr_RNIJJ2JGH\[1\]/A  pci_target/sp_dr_RNIJJ2JGH\[1\]/Y  pci_target/sp_dr_RNIDVN66P\[1\]/C  pci_target/sp_dr_RNIDVN66P\[1\]/Y  pci_target/sp_dr_RNIFFQV261\[1\]/A  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[13\]/CLK  brg2/cntr_freq\[13\]/Q  brg2/cntr_freq_RNI314H6\[13\]/B  brg2/cntr_freq_RNI314H6\[13\]/Y  brg2/cntr_freq_RNI8J6UE\[15\]/C  brg2/cntr_freq_RNI8J6UE\[15\]/Y  brg2/cntr_freq_RNIMS0N81\[7\]/A  brg2/cntr_freq_RNIMS0N81\[7\]/Y  brg2/cntr_freq_RNIPHOGJ1\[3\]/A  brg2/cntr_freq_RNIPHOGJ1\[3\]/Y  brg2/StrobeA_RNO/B  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/G_426_i_0/A  brg1/G_426_i_0/Y  brg1/CycleCount_RNIMBO0E\[8\]/C  brg1/CycleCount_RNIMBO0E\[8\]/Y  can_control/OPB_DO_1_t_0_22_0_iv_6/B  can_control/OPB_DO_1_t_0_22_0_iv_6/Y  can_control/OPB_DO_1_t_0_22_0_iv_10/A  can_control/OPB_DO_1_t_0_22_0_iv_10/Y  can_control/OPB_DO_1_t_0_22_0_iv_12/C  can_control/OPB_DO_1_t_0_22_0_iv_12/Y  can_control/OPB_DO_1_t_0_22_0_iv_14/A  can_control/OPB_DO_1_t_0_22_0_iv_14/Y  can_control/OPB_DO_1_t_0_22_0_iv_17/B  can_control/OPB_DO_1_t_0_22_0_iv_17/Y  can_control/OPB_DO_1_t_0_22_0_iv/B  can_control/OPB_DO_1_t_0_22_0_iv/Y  pci_target/sp_dr_RNI3RB3A11\[8\]/A  pci_target/sp_dr_RNI3RB3A11\[8\]/Y  PCI_AD_pad\[8\]/D  PCI_AD_pad\[8\]/PAD  PCI_AD\[8\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG1_RE_0_a2_0_a2/A  add_dec/BRG1_RE_0_a2_0_a2/Y  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/A  brg1/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/B  brg1/OPB_DO_2_0_iv_0_a2_4\[1\]/Y  brg1/over_i_set_RNIISJ1B\[0\]/C  brg1/over_i_set_RNIISJ1B\[0\]/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_4/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_4/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_1_3/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg2/cntr_freq\[0\]/CLK  brg2/cntr_freq\[0\]/Q  brg2/cntr_freq_RNIAVC5\[0\]/A  brg2/cntr_freq_RNIAVC5\[0\]/Y  brg2/cntr_freq_RNIM0QA\[1\]/C  brg2/cntr_freq_RNIM0QA\[1\]/Y  brg2/cntr_freq_RNIC2LL\[1\]/C  brg2/cntr_freq_RNIC2LL\[1\]/Y  brg2/cntr_freq_RNIGS9B1\[3\]/C  brg2/cntr_freq_RNIGS9B1\[3\]/Y  brg2/cntr_freq_RNI4RB45\[3\]/C  brg2/cntr_freq_RNI4RB45\[3\]/Y  brg2/StrobeC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_freq\[13\]/CLK  brg2/cntr_freq\[13\]/Q  brg2/clk_divider_RNIHRBI\[12\]/A  brg2/clk_divider_RNIHRBI\[12\]/Y  brg2/clk_divider_RNILMPV1\[9\]/B  brg2/clk_divider_RNILMPV1\[9\]/Y  brg2/cntr_freq_RNIB6CL4\[4\]/A  brg2/cntr_freq_RNIB6CL4\[4\]/Y  brg2/StrobeA_RNO_0/B  brg2/StrobeA_RNO_0/Y  brg2/StrobeA_RNO/A  brg2/StrobeA_RNO/Y  brg2/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[14\]/CLK  pci_target/OPB_ADDR\[14\]/Q  add_dec/RS485_RE_0_a2_5_a2_2/B  add_dec/RS485_RE_0_a2_5_a2_2/Y  add_dec/P_SW_RE_0_a2_0_a2_2/A  add_dec/P_SW_RE_0_a2_0_a2_2/Y  Clocks/m1_0/B  Clocks/m1_0/Y  Clocks/m2_0/A  Clocks/m2_0/Y  Clocks/m17_0/A  Clocks/m17_0/Y  Clocks/rs485_div\[15\]/E  	(15.3:15.3:15.3) )

    (PATHCONSTRAINT pci_target/OPB_ADDR\[11\]/CLK  pci_target/OPB_ADDR\[11\]/Q  ad1_mod/un18_OPB_DO_6/B  ad1_mod/un18_OPB_DO_6/Y  add_dec/MEL_RE_0_a2_6_a2_2/A  add_dec/MEL_RE_0_a2_6_a2_2/Y  add_dec/RS485_RE_0_a2_5_a2_1/A  add_dec/RS485_RE_0_a2_5_a2_1/Y  add_dec/RS485_RE_0_a2_5_a2_0/B  add_dec/RS485_RE_0_a2_5_a2_0/Y  add_dec/RS485_RE_0_a2_5_a2_1_0/B  add_dec/RS485_RE_0_a2_5_a2_1_0/Y  add_dec/RS485_RE_0_a2_5_a2/A  add_dec/RS485_RE_0_a2_5_a2/Y  rs485_mod/m163/C  rs485_mod/m163/Y  rs485_mod/m166/B  rs485_mod/m166/Y  rs485_mod/eatx_in_d_RNI349MT4\[1\]/C  rs485_mod/eatx_in_d_RNI349MT4\[1\]/Y  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/C  rs485_mod/eatx_in_d_RNIIOR2BE\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/B  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(31.3:31.3:31.3) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_2\[2\]/C  pci_target/pci_cmd_RNIMDJM_2\[2\]/Y  Clocks/m5_0/C  Clocks/m5_0/Y  Clocks/m6_0/A  Clocks/m6_0/Y  Clocks/Clk10HzDiv_RNI1SB9A\[5\]/A  Clocks/Clk10HzDiv_RNI1SB9A\[5\]/Y  Clocks/Clk10HzDiv_RNI1CLFU\[5\]/A  Clocks/Clk10HzDiv_RNI1CLFU\[5\]/Y  Clocks/Clk10HzDiv_RNI3TG172\[5\]/A  Clocks/Clk10HzDiv_RNI3TG172\[5\]/Y  Clocks/Clk10HzDiv_RNIN79IH2\[5\]/A  Clocks/Clk10HzDiv_RNIN79IH2\[5\]/Y  can_control/state1_RNI01ST7F/B  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[26\]/CLK  brg5/cntr_dutyC\[26\]/Q  brg5/cntr_dutyC6_0_I_7/A  brg5/cntr_dutyC6_0_I_7/Y  brg5/cntr_dutyC6_0_I_15/B  brg5/cntr_dutyC6_0_I_15/Y  brg5/cntr_dutyC6_0_I_18/C  brg5/cntr_dutyC6_0_I_18/Y  brg5/cntr_dutyC6_0_I_20/B  brg5/cntr_dutyC6_0_I_20/Y  brg5/cntr_dutyC6_0_I_140/A  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[26\]/CLK  brg5/cntr_dutyB\[26\]/Q  brg5/cntr_dutyB6_0_I_7/A  brg5/cntr_dutyB6_0_I_7/Y  brg5/cntr_dutyB6_0_I_15/B  brg5/cntr_dutyB6_0_I_15/Y  brg5/cntr_dutyB6_0_I_18/C  brg5/cntr_dutyB6_0_I_18/Y  brg5/cntr_dutyB6_0_I_20/B  brg5/cntr_dutyB6_0_I_20/Y  brg5/cntr_dutyB6_0_I_140/A  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[26\]/CLK  brg4/cntr_dutyC\[26\]/Q  brg4/cntr_dutyC6_0_I_7/A  brg4/cntr_dutyC6_0_I_7/Y  brg4/cntr_dutyC6_0_I_15/B  brg4/cntr_dutyC6_0_I_15/Y  brg4/cntr_dutyC6_0_I_18/C  brg4/cntr_dutyC6_0_I_18/Y  brg4/cntr_dutyC6_0_I_20/B  brg4/cntr_dutyC6_0_I_20/Y  brg4/cntr_dutyC6_0_I_140/A  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[26\]/CLK  brg4/cntr_dutyB\[26\]/Q  brg4/cntr_dutyB6_0_I_7/A  brg4/cntr_dutyB6_0_I_7/Y  brg4/cntr_dutyB6_0_I_15/B  brg4/cntr_dutyB6_0_I_15/Y  brg4/cntr_dutyB6_0_I_18/C  brg4/cntr_dutyB6_0_I_18/Y  brg4/cntr_dutyB6_0_I_20/B  brg4/cntr_dutyB6_0_I_20/Y  brg4/cntr_dutyB6_0_I_140/A  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[26\]/CLK  brg3/cntr_dutyC\[26\]/Q  brg3/cntr_dutyC6_0_I_7/A  brg3/cntr_dutyC6_0_I_7/Y  brg3/cntr_dutyC6_0_I_15/B  brg3/cntr_dutyC6_0_I_15/Y  brg3/cntr_dutyC6_0_I_18/C  brg3/cntr_dutyC6_0_I_18/Y  brg3/cntr_dutyC6_0_I_20/B  brg3/cntr_dutyC6_0_I_20/Y  brg3/cntr_dutyC6_0_I_140/A  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[26\]/CLK  brg3/cntr_dutyB\[26\]/Q  brg3/cntr_dutyB6_0_I_7/A  brg3/cntr_dutyB6_0_I_7/Y  brg3/cntr_dutyB6_0_I_15/B  brg3/cntr_dutyB6_0_I_15/Y  brg3/cntr_dutyB6_0_I_18/C  brg3/cntr_dutyB6_0_I_18/Y  brg3/cntr_dutyB6_0_I_20/B  brg3/cntr_dutyB6_0_I_20/Y  brg3/cntr_dutyB6_0_I_140/A  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[26\]/CLK  brg2/cntr_dutyC\[26\]/Q  brg2/cntr_dutyC6_0_I_7/A  brg2/cntr_dutyC6_0_I_7/Y  brg2/cntr_dutyC6_0_I_15/B  brg2/cntr_dutyC6_0_I_15/Y  brg2/cntr_dutyC6_0_I_18/C  brg2/cntr_dutyC6_0_I_18/Y  brg2/cntr_dutyC6_0_I_20/B  brg2/cntr_dutyC6_0_I_20/Y  brg2/cntr_dutyC6_0_I_140/A  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[26\]/CLK  brg2/cntr_dutyB\[26\]/Q  brg2/cntr_dutyB6_0_I_7/A  brg2/cntr_dutyB6_0_I_7/Y  brg2/cntr_dutyB6_0_I_15/B  brg2/cntr_dutyB6_0_I_15/Y  brg2/cntr_dutyB6_0_I_18/C  brg2/cntr_dutyB6_0_I_18/Y  brg2/cntr_dutyB6_0_I_20/B  brg2/cntr_dutyB6_0_I_20/Y  brg2/cntr_dutyB6_0_I_140/A  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brk2/cntr_dutyA\[7\]/CLK  brk2/cntr_dutyA\[7\]/Q  brk2/cntr_dutyA_RNIS5NU\[7\]/B  brk2/cntr_dutyA_RNIS5NU\[7\]/Y  brk2/cntr_dutyA_RNI87I21\[8\]/A  brk2/cntr_dutyA_RNI87I21\[8\]/Y  brk2/cntr_dutyA_RNIL9D61\[9\]/A  brk2/cntr_dutyA_RNIL9D61\[9\]/Y  brk2/cntr_dutyA_RNIAT0L1\[10\]/A  brk2/cntr_dutyA_RNIAT0L1\[10\]/Y  brk2/cntr_dutyA_RNI0IK32\[11\]/A  brk2/cntr_dutyA_RNI0IK32\[11\]/Y  brk2/cntr_dutyA_RNIN78I2\[12\]/A  brk2/cntr_dutyA_RNIN78I2\[12\]/Y  brk2/cntr_dutyA_RNIFUR03\[13\]/A  brk2/cntr_dutyA_RNIFUR03\[13\]/Y  brk2/cntr_dutyA_RNI8MFF3\[14\]/A  brk2/cntr_dutyA_RNI8MFF3\[14\]/Y  brk2/cntr_dutyA_RNI2F3U3\[15\]/A  brk2/cntr_dutyA_RNI2F3U3\[15\]/Y  brk2/cntr_dutyA_RNIT8NC4\[16\]/A  brk2/cntr_dutyA_RNIT8NC4\[16\]/Y  brk2/cntr_dutyA_RNIP3BR4\[17\]/A  brk2/cntr_dutyA_RNIP3BR4\[17\]/Y  brk2/cntr_dutyA_RNIMVU95\[18\]/A  brk2/cntr_dutyA_RNIMVU95\[18\]/Y  brk2/cntr_dutyA_RNIKSIO5\[19\]/A  brk2/cntr_dutyA_RNIKSIO5\[19\]/Y  brk2/cntr_dutyA_RNIAI776\[20\]/A  brk2/cntr_dutyA_RNIAI776\[20\]/Y  brk2/cntr_dutyA_RNI19SL6\[21\]/A  brk2/cntr_dutyA_RNI19SL6\[21\]/Y  brk2/cntr_dutyA_RNIP0H47\[22\]/A  brk2/cntr_dutyA_RNIP0H47\[22\]/Y  brk2/cntr_dutyA_RNIIP5J7\[23\]/A  brk2/cntr_dutyA_RNIIP5J7\[23\]/Y  brk2/cntr_dutyA_RNICJQ18\[24\]/A  brk2/cntr_dutyA_RNICJQ18\[24\]/Y  brk2/cntr_dutyA_RNI7EFG8\[25\]/A  brk2/cntr_dutyA_RNI7EFG8\[25\]/Y  brk2/cntr_dutyA_RNI3A4V8\[26\]/A  brk2/cntr_dutyA_RNI3A4V8\[26\]/Y  brk2/cntr_dutyA_RNI07PD9\[27\]/A  brk2/cntr_dutyA_RNI07PD9\[27\]/Y  brk2/cntr_dutyA_RNIU4ES9\[28\]/A  brk2/cntr_dutyA_RNIU4ES9\[28\]/Y  brk2/cntr_dutyA_RNIT33BA\[29\]/A  brk2/cntr_dutyA_RNIT33BA\[29\]/Y  brk2/cntr_dutyA_RNO\[31\]/A  brk2/cntr_dutyA_RNO\[31\]/Y  brk2/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brk1/cntr_dutyA\[7\]/CLK  brk1/cntr_dutyA\[7\]/Q  brk1/cntr_dutyA_RNIKLR71\[7\]/B  brk1/cntr_dutyA_RNIKLR71\[7\]/Y  brk1/cntr_dutyA_RNIV8RC1\[8\]/A  brk1/cntr_dutyA_RNIV8RC1\[8\]/Y  brk1/cntr_dutyA_RNIBTQH1\[9\]/A  brk1/cntr_dutyA_RNIBTQH1\[9\]/Y  brk1/cntr_dutyA_RNIV15M1\[10\]/A  brk1/cntr_dutyA_RNIV15M1\[10\]/Y  brk1/cntr_dutyA_RNIK7FQ1\[11\]/A  brk1/cntr_dutyA_RNIK7FQ1\[11\]/Y  brk1/cntr_dutyA_RNIAEPU1\[12\]/A  brk1/cntr_dutyA_RNIAEPU1\[12\]/Y  brk1/cntr_dutyA_RNI1M332\[13\]/A  brk1/cntr_dutyA_RNI1M332\[13\]/Y  brk1/cntr_dutyA_RNIPUD72\[14\]/A  brk1/cntr_dutyA_RNIPUD72\[14\]/Y  brk1/cntr_dutyA_RNII8OB2\[15\]/A  brk1/cntr_dutyA_RNII8OB2\[15\]/Y  brk1/cntr_dutyA_RNICJ2G2\[16\]/A  brk1/cntr_dutyA_RNICJ2G2\[16\]/Y  brk1/cntr_dutyA_RNI7VCK2\[17\]/A  brk1/cntr_dutyA_RNI7VCK2\[17\]/Y  brk1/cntr_dutyA_RNI3CNO2\[18\]/A  brk1/cntr_dutyA_RNI3CNO2\[18\]/Y  brk1/cntr_dutyA_RNI0Q1T2\[19\]/A  brk1/cntr_dutyA_RNI0Q1T2\[19\]/Y  brk1/cntr_dutyA_RNIL0D13\[20\]/A  brk1/cntr_dutyA_RNIL0D13\[20\]/Y  brk1/cntr_dutyA_RNIB8O53\[21\]/A  brk1/cntr_dutyA_RNIB8O53\[21\]/Y  brk1/cntr_dutyA_RNI2H3A3\[22\]/A  brk1/cntr_dutyA_RNI2H3A3\[22\]/Y  brk1/cntr_dutyA_RNIQQEE3\[23\]/A  brk1/cntr_dutyA_RNIQQEE3\[23\]/Y  brk1/cntr_dutyA_RNIJ5QI3\[24\]/A  brk1/cntr_dutyA_RNIJ5QI3\[24\]/Y  brk1/cntr_dutyA_RNIDH5N3\[25\]/A  brk1/cntr_dutyA_RNIDH5N3\[25\]/Y  brk1/cntr_dutyA_RNI8UGR3\[26\]/A  brk1/cntr_dutyA_RNI8UGR3\[26\]/Y  brk1/cntr_dutyA_RNI4CSV3\[27\]/A  brk1/cntr_dutyA_RNI4CSV3\[27\]/Y  brk1/cntr_dutyA_RNI1R744\[28\]/A  brk1/cntr_dutyA_RNI1R744\[28\]/Y  brk1/cntr_dutyA_RNIVAJ84\[29\]/A  brk1/cntr_dutyA_RNIVAJ84\[29\]/Y  brk1/cntr_dutyA_RNO\[31\]/A  brk1/cntr_dutyA_RNO\[31\]/Y  brk1/cntr_dutyA\[31\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT brg5/cntr_freq\[11\]/CLK  brg5/cntr_freq\[11\]/Q  brg5/cntr_freq_RNIEBGU3\[11\]/A  brg5/cntr_freq_RNIEBGU3\[11\]/Y  brg5/cntr_freq_RNIEQIH8\[12\]/C  brg5/cntr_freq_RNIEQIH8\[12\]/Y  brg5/cntr_freq_RNIM0ONH\[10\]/C  brg5/cntr_freq_RNIM0ONH\[10\]/Y  brg5/cntr_freq_RNISKCS91\[3\]/A  brg5/cntr_freq_RNISKCS91\[3\]/Y  brg5/StrobeC_RNO/B  brg5/StrobeC_RNO/Y  brg5/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/OPB_DO_2_0_iv_0_a2_7\[1\]/A  brg2/OPB_DO_2_0_iv_0_a2_7\[1\]/Y  brg2/faultB_buf_RNIMBEVA/C  brg2/faultB_buf_RNIMBEVA/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_0/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_0/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_6/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_6/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_9/C  can_control/OPB_DO_1_t_0_30_iv_a_a_a_3_9/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/B  can_control/OPB_DO_1_t_0_30_iv_a_a_a_2_7/Y  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/A  can_control/OPB_DO_1_t_0_30_iv_a_a_a_13/Y  can_control/control_RNI5OD81M1\[0\]/C  can_control/control_RNI5OD81M1\[0\]/Y  pci_target/sp_dr_RNISN5DEN1\[0\]/A  pci_target/sp_dr_RNISN5DEN1\[0\]/Y  PCI_AD_pad\[0\]/D  PCI_AD_pad\[0\]/PAD  PCI_AD\[0\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/over_i_set_RNI240NA\[9\]/B  brk2/over_i_set_RNI240NA\[9\]/Y  brk2/CycleCount_RNIC2M301\[9\]/B  brk2/CycleCount_RNIC2M301\[9\]/Y  brk2/clk_divider_RNIRD1RV1\[9\]/B  brk2/clk_divider_RNIRD1RV1\[9\]/Y  can_control/OPB_DO_1_t_0_21_0_iv_16/C  can_control/OPB_DO_1_t_0_21_0_iv_16/Y  can_control/OPB_DO_1_t_0_21_0_iv_18/A  can_control/OPB_DO_1_t_0_21_0_iv_18/Y  pci_target/pci_cmd_RNICF4PHV\[2\]/B  pci_target/pci_cmd_RNICF4PHV\[2\]/Y  pci_target/sp_dr_RNIQ0RJ001\[9\]/C  pci_target/sp_dr_RNIQ0RJ001\[9\]/Y  PCI_AD_pad\[9\]/D  PCI_AD_pad\[9\]/PAD  PCI_AD\[9\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_FRAME  PCI_FRAME_pad/PAD  PCI_FRAME_pad/Y  pci_target/OPB_WE_0_a2_0/B  pci_target/OPB_WE_0_a2_0/Y  pci_target/pci_cmd_RNIMOIK_0\[3\]/A  pci_target/pci_cmd_RNIMOIK_0\[3\]/Y  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/C  pci_target/OPB_ADDR_4_RNIJKHPD\[5\]/Y  pci_target/OPB_ADDR_RNIU4TDE_0\[3\]/B  pci_target/OPB_ADDR_RNIU4TDE_0\[3\]/Y  pci_target/pci_cmd_RNILDJFE_1\[0\]/A  pci_target/pci_cmd_RNILDJFE_1\[0\]/Y  pci_target/pci_cmd_RNITAESE\[0\]/B  pci_target/pci_cmd_RNITAESE\[0\]/Y  pci_target/sp_dr_RNIVHRLC1\[4\]/B  pci_target/sp_dr_RNIVHRLC1\[4\]/Y  pci_target/sp_dr_RNILVECD1\[4\]/B  pci_target/sp_dr_RNILVECD1\[4\]/Y  pci_target/sp_dr_RNI87PD22\[4\]/A  pci_target/sp_dr_RNI87PD22\[4\]/Y  pci_target/sp_dr_RNI29FU23\[4\]/A  pci_target/sp_dr_RNI29FU23\[4\]/Y  pci_target/sp_dr_RNIVTA945\[4\]/C  pci_target/sp_dr_RNIVTA945\[4\]/Y  pci_target/sp_dr_RNIQRSU97\[4\]/C  pci_target/sp_dr_RNIQRSU97\[4\]/Y  pci_target/sp_dr_RNIKJSC28\[4\]/C  pci_target/sp_dr_RNIKJSC28\[4\]/Y  pci_target/sp_dr_RNID76R8D\[4\]/A  pci_target/sp_dr_RNID76R8D\[4\]/Y  pci_target/sp_dr_RNIT7FDQF\[4\]/C  pci_target/sp_dr_RNIT7FDQF\[4\]/Y  pci_target/sp_dr_RNI7C2NST\[4\]/A  pci_target/sp_dr_RNI7C2NST\[4\]/Y  pci_target/sp_dr_RNIKEU6JD1\[4\]/S  pci_target/sp_dr_RNIKEU6JD1\[4\]/Y  PCI_AD_pad\[4\]/D  PCI_AD_pad\[4\]/PAD  PCI_AD\[4\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[28\]/CLK  brg5/cntr_dutyC\[28\]/Q  brg5/cntr_dutyC6_0_I_24/A  brg5/cntr_dutyC6_0_I_24/Y  brg5/cntr_dutyC6_0_I_28/B  brg5/cntr_dutyC6_0_I_28/Y  brg5/cntr_dutyC6_0_I_30/B  brg5/cntr_dutyC6_0_I_30/Y  brg5/cntr_dutyC6_0_I_65/A  brg5/cntr_dutyC6_0_I_65/Y  brg5/cntr_dutyC6_0_I_140/C  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[28\]/CLK  brg5/cntr_dutyB\[28\]/Q  brg5/cntr_dutyB6_0_I_24/A  brg5/cntr_dutyB6_0_I_24/Y  brg5/cntr_dutyB6_0_I_28/B  brg5/cntr_dutyB6_0_I_28/Y  brg5/cntr_dutyB6_0_I_30/B  brg5/cntr_dutyB6_0_I_30/Y  brg5/cntr_dutyB6_0_I_65/A  brg5/cntr_dutyB6_0_I_65/Y  brg5/cntr_dutyB6_0_I_140/C  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[28\]/CLK  brg4/cntr_dutyC\[28\]/Q  brg4/cntr_dutyC6_0_I_24/A  brg4/cntr_dutyC6_0_I_24/Y  brg4/cntr_dutyC6_0_I_28/B  brg4/cntr_dutyC6_0_I_28/Y  brg4/cntr_dutyC6_0_I_30/B  brg4/cntr_dutyC6_0_I_30/Y  brg4/cntr_dutyC6_0_I_65/A  brg4/cntr_dutyC6_0_I_65/Y  brg4/cntr_dutyC6_0_I_140/C  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[28\]/CLK  brg4/cntr_dutyB\[28\]/Q  brg4/cntr_dutyB6_0_I_24/A  brg4/cntr_dutyB6_0_I_24/Y  brg4/cntr_dutyB6_0_I_28/B  brg4/cntr_dutyB6_0_I_28/Y  brg4/cntr_dutyB6_0_I_30/B  brg4/cntr_dutyB6_0_I_30/Y  brg4/cntr_dutyB6_0_I_65/A  brg4/cntr_dutyB6_0_I_65/Y  brg4/cntr_dutyB6_0_I_140/C  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[28\]/CLK  brg3/cntr_dutyC\[28\]/Q  brg3/cntr_dutyC6_0_I_24/A  brg3/cntr_dutyC6_0_I_24/Y  brg3/cntr_dutyC6_0_I_28/B  brg3/cntr_dutyC6_0_I_28/Y  brg3/cntr_dutyC6_0_I_30/B  brg3/cntr_dutyC6_0_I_30/Y  brg3/cntr_dutyC6_0_I_65/A  brg3/cntr_dutyC6_0_I_65/Y  brg3/cntr_dutyC6_0_I_140/C  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[28\]/CLK  brg3/cntr_dutyB\[28\]/Q  brg3/cntr_dutyB6_0_I_24/A  brg3/cntr_dutyB6_0_I_24/Y  brg3/cntr_dutyB6_0_I_28/B  brg3/cntr_dutyB6_0_I_28/Y  brg3/cntr_dutyB6_0_I_30/B  brg3/cntr_dutyB6_0_I_30/Y  brg3/cntr_dutyB6_0_I_65/A  brg3/cntr_dutyB6_0_I_65/Y  brg3/cntr_dutyB6_0_I_140/C  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[28\]/CLK  brg2/cntr_dutyC\[28\]/Q  brg2/cntr_dutyC6_0_I_24/A  brg2/cntr_dutyC6_0_I_24/Y  brg2/cntr_dutyC6_0_I_28/B  brg2/cntr_dutyC6_0_I_28/Y  brg2/cntr_dutyC6_0_I_30/B  brg2/cntr_dutyC6_0_I_30/Y  brg2/cntr_dutyC6_0_I_65/A  brg2/cntr_dutyC6_0_I_65/Y  brg2/cntr_dutyC6_0_I_140/C  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[28\]/CLK  brg2/cntr_dutyB\[28\]/Q  brg2/cntr_dutyB6_0_I_24/A  brg2/cntr_dutyB6_0_I_24/Y  brg2/cntr_dutyB6_0_I_28/B  brg2/cntr_dutyB6_0_I_28/Y  brg2/cntr_dutyB6_0_I_30/B  brg2/cntr_dutyB6_0_I_30/Y  brg2/cntr_dutyB6_0_I_65/A  brg2/cntr_dutyB6_0_I_65/Y  brg2/cntr_dutyB6_0_I_140/C  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG2_RE_0_a2_3_a2/A  add_dec/BRG2_RE_0_a2_3_a2/Y  brg2/G_426_i/A  brg2/G_426_i/Y  brg2/clk_divider_RNIU1K7O\[6\]/B  brg2/clk_divider_RNIU1K7O\[6\]/Y  can_control/OPB_DO_1_t_0_24_0_iv_11/B  can_control/OPB_DO_1_t_0_24_0_iv_11/Y  can_control/state1_RNIKR421B/A  can_control/state1_RNIKR421B/Y  can_control/state1_RNIDDTT7F/A  can_control/state1_RNIDDTT7F/Y  can_control/state1_RNINBCNPT/B  can_control/state1_RNINBCNPT/Y  can_control/state1_RNIVIOHM61/C  can_control/state1_RNIVIOHM61/Y  can_control/state1_RNIQV76E91/C  can_control/state1_RNIQV76E91/Y  pci_target/sp_dr_RNIQ008RA1\[6\]/A  pci_target/sp_dr_RNIQ008RA1\[6\]/Y  PCI_AD_pad\[6\]/D  PCI_AD_pad\[6\]/PAD  PCI_AD\[6\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG5_RE_0_a2_2_a2/A  add_dec/BRG5_RE_0_a2_2_a2/Y  brg5/G_426_i/A  brg5/G_426_i/Y  brg5/sample_time_set_RNIJF1C01\[18\]/C  brg5/sample_time_set_RNIJF1C01\[18\]/Y  can_control/OPB_DO_1_t_0_12_0_iv_7/C  can_control/OPB_DO_1_t_0_12_0_iv_7/Y  can_control/OPB_DO_1_t_0_12_0_iv_10/A  can_control/OPB_DO_1_t_0_12_0_iv_10/Y  can_control/OPB_DO_1_t_0_12_0_iv_12/A  can_control/OPB_DO_1_t_0_12_0_iv_12/Y  can_control/OPB_DO_1_t_0_12_0_iv/B  can_control/OPB_DO_1_t_0_12_0_iv/Y  pci_target/sp_dr_RNIOJPVRN\[18\]/A  pci_target/sp_dr_RNIOJPVRN\[18\]/Y  PCI_AD_pad\[18\]/D  PCI_AD_pad\[18\]/PAD  PCI_AD\[18\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRG4_RE_i_i_a2_1/B  add_dec/BRG4_RE_i_i_a2_1/Y  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2_0\[15\]/Y  brg4/OPB_DO_2_0_iv_i_o2\[15\]/B  brg4/OPB_DO_2_0_iv_i_o2\[15\]/Y  brg4/CycleCount_RNIBFPTD\[7\]/C  brg4/CycleCount_RNIBFPTD\[7\]/Y  can_control/state1_RNIEUUK75/A  can_control/state1_RNIEUUK75/Y  pci_target/G_1_6/B  pci_target/G_1_6/Y  pci_target/G_1/B  pci_target/G_1/Y  pci_target/sp_dr_RNIIQU5HT\[7\]/A  pci_target/sp_dr_RNIIQU5HT\[7\]/Y  PCI_AD_pad\[7\]/D  PCI_AD_pad\[7\]/PAD  PCI_AD\[7\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un19_OPB_DO/A  osc_count/un19_OPB_DO/Y  osc_count/sp_RNIM55O9\[24\]/B  osc_count/sp_RNIM55O9\[24\]/Y  can_control/OPB_DO_1_t_0_6_0_iv_3/A  can_control/OPB_DO_1_t_0_6_0_iv_3/Y  can_control/OPB_DO_1_t_0_6_0_iv_5/B  can_control/OPB_DO_1_t_0_6_0_iv_5/Y  can_control/OPB_DO_1_t_0_6_0_iv_10/A  can_control/OPB_DO_1_t_0_6_0_iv_10/Y  can_control/OPB_DO_1_t_0_6_0_iv_16/B  can_control/OPB_DO_1_t_0_6_0_iv_16/Y  can_control/OPB_DO_1_t_0_6_0_iv_17/C  can_control/OPB_DO_1_t_0_6_0_iv_17/Y  can_control/OPB_DO_1_t_0_6_0_iv_18/C  can_control/OPB_DO_1_t_0_6_0_iv_18/Y  pci_target/pci_cmd_RNIBK0HEC\[2\]/B  pci_target/pci_cmd_RNIBK0HEC\[2\]/Y  pci_target/sp_dr_RNI69IETC\[24\]/C  pci_target/sp_dr_RNI69IETC\[24\]/Y  PCI_AD_pad\[24\]/D  PCI_AD_pad\[24\]/PAD  PCI_AD\[24\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg4/cntr_freq\[9\]/CLK  brg4/cntr_freq\[9\]/Q  brg4/cntr_freq_RNI0ATA\[9\]/A  brg4/cntr_freq_RNI0ATA\[9\]/Y  brg4/cntr_freq_RNIS2KB1\[9\]/B  brg4/cntr_freq_RNIS2KB1\[9\]/Y  brg4/cntr_freq_RNIGT7N2\[3\]/C  brg4/cntr_freq_RNIGT7N2\[3\]/Y  brg4/cntr_freq_RNI4LOQ4\[3\]/C  brg4/cntr_freq_RNI4LOQ4\[3\]/Y  brg4/StrobeB_RNO/B  brg4/StrobeB_RNO/Y  brg4/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[1\]/CLK  brg1/cntr_freq\[1\]/Q  brg1/clk_divider_RNIA5LQ\[1\]/A  brg1/clk_divider_RNIA5LQ\[1\]/Y  brg1/clk_divider_RNIM3LA3\[1\]/B  brg1/clk_divider_RNIM3LA3\[1\]/Y  brg1/clk_divider_RNIOJAL6\[4\]/C  brg1/clk_divider_RNIOJAL6\[4\]/Y  brg1/clk_divider_RNI4E59B\[4\]/C  brg1/clk_divider_RNI4E59B\[4\]/Y  brg1/StrobeB_RNO/B  brg1/StrobeB_RNO/Y  brg1/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg4/cntr_freq\[13\]/CLK  brg4/cntr_freq\[13\]/Q  brg4/clk_divider_RNI8D7F\[12\]/B  brg4/clk_divider_RNI8D7F\[12\]/Y  brg4/cntr_freq_RNI4T151\[9\]/C  brg4/cntr_freq_RNI4T151\[9\]/Y  brg4/cntr_freq_RNI908K4\[4\]/B  brg4/cntr_freq_RNI908K4\[4\]/Y  brg4/StrobeA_RNO/B  brg4/StrobeA_RNO/Y  brg4/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[15\]/CLK  brg3/cntr_freq\[15\]/Q  brg3/clk_divider_RNI8LV9\[14\]/B  brg3/clk_divider_RNI8LV9\[14\]/Y  brg3/cntr_freq_RNI0DAA1\[9\]/C  brg3/cntr_freq_RNI0DAA1\[9\]/Y  brg3/cntr_freq_RNIA3QS5\[4\]/B  brg3/cntr_freq_RNIA3QS5\[4\]/Y  brg3/StrobeA_RNO/B  brg3/StrobeA_RNO/Y  brg3/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[13\]/CLK  brg1/cntr_freq\[13\]/Q  brg1/clk_divider_RNISOFV\[12\]/B  brg1/clk_divider_RNISOFV\[12\]/Y  brg1/clk_divider_RNIC0RK2\[7\]/C  brg1/clk_divider_RNIC0RK2\[7\]/Y  brg1/clk_divider_RNIC9UTA\[3\]/B  brg1/clk_divider_RNIC9UTA\[3\]/Y  brg1/StrobeA_RNO/B  brg1/StrobeA_RNO/Y  brg1/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_freq\[13\]/CLK  brg5/cntr_freq\[13\]/Q  brg5/clk_divider_RNIC9FK1\[12\]/B  brg5/clk_divider_RNIC9FK1\[12\]/Y  brg5/cntr_freq_RNICHPV1\[9\]/C  brg5/cntr_freq_RNICHPV1\[9\]/Y  brg5/cntr_freq_RNI8TLB6\[0\]/B  brg5/cntr_freq_RNI8TLB6\[0\]/Y  brg5/StrobeA_RNO/B  brg5/StrobeA_RNO/Y  brg5/StrobeA/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[4\]/CLK  brg5/cntr_dutyC\[4\]/Q  brg5/cntr_dutyC6_0_I_134/A  brg5/cntr_dutyC6_0_I_134/Y  brg5/cntr_dutyC6_0_I_137/C  brg5/cntr_dutyC6_0_I_137/Y  brg5/cntr_dutyC6_0_I_138/B  brg5/cntr_dutyC6_0_I_138/Y  brg5/cntr_dutyC6_0_I_139/B  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[4\]/CLK  brg5/cntr_dutyB\[4\]/Q  brg5/cntr_dutyB6_0_I_134/A  brg5/cntr_dutyB6_0_I_134/Y  brg5/cntr_dutyB6_0_I_137/C  brg5/cntr_dutyB6_0_I_137/Y  brg5/cntr_dutyB6_0_I_138/B  brg5/cntr_dutyB6_0_I_138/Y  brg5/cntr_dutyB6_0_I_139/B  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[4\]/CLK  brg4/cntr_dutyC\[4\]/Q  brg4/cntr_dutyC6_0_I_134/A  brg4/cntr_dutyC6_0_I_134/Y  brg4/cntr_dutyC6_0_I_137/C  brg4/cntr_dutyC6_0_I_137/Y  brg4/cntr_dutyC6_0_I_138/B  brg4/cntr_dutyC6_0_I_138/Y  brg4/cntr_dutyC6_0_I_139/B  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[4\]/CLK  brg4/cntr_dutyB\[4\]/Q  brg4/cntr_dutyB6_0_I_134/A  brg4/cntr_dutyB6_0_I_134/Y  brg4/cntr_dutyB6_0_I_137/C  brg4/cntr_dutyB6_0_I_137/Y  brg4/cntr_dutyB6_0_I_138/B  brg4/cntr_dutyB6_0_I_138/Y  brg4/cntr_dutyB6_0_I_139/B  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[4\]/CLK  brg3/cntr_dutyC\[4\]/Q  brg3/cntr_dutyC6_0_I_134/A  brg3/cntr_dutyC6_0_I_134/Y  brg3/cntr_dutyC6_0_I_137/C  brg3/cntr_dutyC6_0_I_137/Y  brg3/cntr_dutyC6_0_I_138/B  brg3/cntr_dutyC6_0_I_138/Y  brg3/cntr_dutyC6_0_I_139/B  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[4\]/CLK  brg3/cntr_dutyB\[4\]/Q  brg3/cntr_dutyB6_0_I_134/A  brg3/cntr_dutyB6_0_I_134/Y  brg3/cntr_dutyB6_0_I_137/C  brg3/cntr_dutyB6_0_I_137/Y  brg3/cntr_dutyB6_0_I_138/B  brg3/cntr_dutyB6_0_I_138/Y  brg3/cntr_dutyB6_0_I_139/B  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyC\[4\]/CLK  brg2/cntr_dutyC\[4\]/Q  brg2/cntr_dutyC6_0_I_134/A  brg2/cntr_dutyC6_0_I_134/Y  brg2/cntr_dutyC6_0_I_137/C  brg2/cntr_dutyC6_0_I_137/Y  brg2/cntr_dutyC6_0_I_138/B  brg2/cntr_dutyC6_0_I_138/Y  brg2/cntr_dutyC6_0_I_139/B  brg2/cntr_dutyC6_0_I_139/Y  brg2/cntr_dutyC6_0_I_140/B  brg2/cntr_dutyC6_0_I_140/Y  brg2/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg2/cntr_dutyB\[4\]/CLK  brg2/cntr_dutyB\[4\]/Q  brg2/cntr_dutyB6_0_I_134/A  brg2/cntr_dutyB6_0_I_134/Y  brg2/cntr_dutyB6_0_I_137/C  brg2/cntr_dutyB6_0_I_137/Y  brg2/cntr_dutyB6_0_I_138/B  brg2/cntr_dutyB6_0_I_138/Y  brg2/cntr_dutyB6_0_I_139/B  brg2/cntr_dutyB6_0_I_139/Y  brg2/cntr_dutyB6_0_I_140/B  brg2/cntr_dutyB6_0_I_140/Y  brg2/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/StrobeA/CLK  brg4/StrobeA/Q  brg4/StrobeA_RNIP3NMP_0/A  brg4/StrobeA_RNIP3NMP_0/Y  brg4/cntr_dutyA_RNO_1\[31\]/B  brg4/cntr_dutyA_RNO_1\[31\]/Y  brg4/cntr_dutyA_RNO_0\[31\]/C  brg4/cntr_dutyA_RNO_0\[31\]/Y  brg4/cntr_dutyA_RNO\[31\]/C  brg4/cntr_dutyA_RNO\[31\]/Y  brg4/cntr_dutyA\[31\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT brg3/StrobeA/CLK  brg3/StrobeA/Q  brg3/StrobeA_RNIM5JUL1_0/A  brg3/StrobeA_RNIM5JUL1_0/Y  brg3/cntr_dutyA_RNO_1\[31\]/B  brg3/cntr_dutyA_RNO_1\[31\]/Y  brg3/cntr_dutyA_RNO_0\[31\]/C  brg3/cntr_dutyA_RNO_0\[31\]/Y  brg3/cntr_dutyA_RNO\[31\]/C  brg3/cntr_dutyA_RNO\[31\]/Y  brg3/cntr_dutyA\[31\]/D  	(12.0:12.0:12.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  brk2/m1_0/A  brk2/m1_0/Y  brk2/over_i_set_RNIB8EMA\[11\]/B  brk2/over_i_set_RNIB8EMA\[11\]/Y  brk2/sample_time_set_RNI75RI01\[11\]/B  brk2/sample_time_set_RNI75RI01\[11\]/Y  brk2/clk_divider_RNIJ1IIB1\[11\]/C  brk2/clk_divider_RNIJ1IIB1\[11\]/Y  can_control/OPB_DO_1_t_0_19_0_iv_16/A  can_control/OPB_DO_1_t_0_19_0_iv_16/Y  can_control/OPB_DO_1_t_0_19_0_iv_17/C  can_control/OPB_DO_1_t_0_19_0_iv_17/Y  can_control/OPB_DO_1_t_0_19_0_iv/B  can_control/OPB_DO_1_t_0_19_0_iv/Y  pci_target/sp_dr_RNI23E1101\[11\]/A  pci_target/sp_dr_RNI23E1101\[11\]/Y  PCI_AD_pad\[11\]/D  PCI_AD_pad\[11\]/PAD  PCI_AD\[11\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNIKF052\[20\]/B  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNILG052\[21\]/B  ad1_mod/state_RNILG052\[21\]/Y  ad1_mod/ram_wr_pt\[11\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNIKF052\[20\]/B  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[10\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNIKF052\[20\]/B  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[9\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNIKF052\[20\]/B  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[8\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNIKF052\[20\]/B  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[7\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNIKF052\[20\]/B  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[6\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNIKF052\[20\]/B  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[5\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNIKF052\[20\]/B  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[4\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT ad1_mod/aq_en/CLK  ad1_mod/aq_en/Q  ad1_mod/aq_en_RNIK2TK/A  ad1_mod/aq_en_RNIK2TK/Y  ad1_mod/state_RNIKF052\[20\]/B  ad1_mod/state_RNIKF052\[20\]/Y  ad1_mod/data_count\[3\]/E  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/COUNTER_RE_0_a2_0_a2/B  add_dec/COUNTER_RE_0_a2_0_a2/Y  osc_count/un10_OPB_DO/B  osc_count/un10_OPB_DO/Y  can_control/OPB_DO_1_t_0_25_0_iv_1/B  can_control/OPB_DO_1_t_0_25_0_iv_1/Y  can_control/OPB_DO_1_t_0_25_0_iv_3/C  can_control/OPB_DO_1_t_0_25_0_iv_3/Y  can_control/state1_RNIK8SSM3/B  can_control/state1_RNIK8SSM3/Y  can_control/state1_RNI74MU76/B  can_control/state1_RNI74MU76/Y  can_control/state1_RNIIQ321B/A  can_control/state1_RNIIQ321B/Y  can_control/state1_RNI01ST7F/A  can_control/state1_RNI01ST7F/Y  can_control/state1_RNIK8ANPT/C  can_control/state1_RNIK8ANPT/Y  can_control/state1_RNIC0H6D91/B  can_control/state1_RNIC0H6D91/Y  pci_target/sp_dr_RNI2A2KQA1\[5\]/A  pci_target/sp_dr_RNI2A2KQA1\[5\]/Y  PCI_AD_pad\[5\]/D  PCI_AD_pad\[5\]/PAD  PCI_AD\[5\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT PCI_RST  PCI_RST_pad/PAD  PCI_RST_pad/Y  PCI_RST_pad_RNI8J11/A  PCI_RST_pad_RNI8J11/Y  pci_target/pci_cmd_RNIGUB1\[1\]/A  pci_target/pci_cmd_RNIGUB1\[1\]/Y  pci_target/pci_cmd_RNIMDJM_1\[2\]/C  pci_target/pci_cmd_RNIMDJM_1\[2\]/Y  add_dec/BRK1_RE_0_a2_3_a2_1/C  add_dec/BRK1_RE_0_a2_3_a2_1/Y  add_dec/BRK2_RE_0_a2_3_a2_1/A  add_dec/BRK2_RE_0_a2_3_a2_1/Y  add_dec/BRG3_RE_0_a2_0_a2/A  add_dec/BRG3_RE_0_a2_0_a2/Y  brg3/OPB_DO_2_0_iv_0_a2_7\[1\]/A  brg3/OPB_DO_2_0_iv_0_a2_7\[1\]/Y  brg3/over_curr_buf_RNIGO71B/C  brg3/over_curr_buf_RNIGO71B/Y  brg3/over_curr_buf_RNIMMGBM/C  brg3/over_curr_buf_RNIMMGBM/Y  brg3/over_i_set_RNICSNEC1\[1\]/B  brg3/over_i_set_RNICSNEC1\[1\]/Y  brg3/CycleCount_RNIBFDHN1\[1\]/C  brg3/CycleCount_RNIBFDHN1\[1\]/Y  pci_target/OPB_m7_0_a2_26/A  pci_target/OPB_m7_0_a2_26/Y  pci_target/sp_dr_RNIFFQV261\[1\]/B  pci_target/sp_dr_RNIFFQV261\[1\]/Y  pci_target/sp_dr_RNIFS4FRL1\[1\]/S  pci_target/sp_dr_RNIFS4FRL1\[1\]/Y  PCI_AD_pad\[1\]/D  PCI_AD_pad\[1\]/PAD  PCI_AD\[1\]  	(25.0:25.0:25.0) )

    (PATHCONSTRAINT brg3/cntr_freq\[14\]/CLK  brg3/cntr_freq\[14\]/Q  brg3/clk_divider_RNIMSV4\[14\]/B  brg3/clk_divider_RNIMSV4\[14\]/Y  brg3/clk_divider_RNI4HV9_0\[10\]/C  brg3/clk_divider_RNI4HV9_0\[10\]/Y  brg3/clk_divider_RNI60VJ\[10\]/C  brg3/clk_divider_RNI60VJ\[10\]/Y  brg3/cntr_freq_RNI48IV5\[5\]/A  brg3/cntr_freq_RNI48IV5\[5\]/Y  brg3/StrobeB_RNO/B  brg3/StrobeB_RNO/Y  brg3/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_freq\[14\]/CLK  brg5/cntr_freq\[14\]/Q  brg5/clk_divider_RNIQO7Q\[14\]/B  brg5/clk_divider_RNIQO7Q\[14\]/Y  brg5/clk_divider_RNIC9FK1\[10\]/C  brg5/clk_divider_RNIC9FK1\[10\]/Y  brg5/clk_divider_RNIMGU83\[10\]/C  brg5/clk_divider_RNIMGU83\[10\]/Y  brg5/cntr_freq_RNI42VL6\[3\]/A  brg5/cntr_freq_RNI42VL6\[3\]/Y  brg5/StrobeB_RNO/B  brg5/StrobeB_RNO/Y  brg5/StrobeB/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg3/cntr_freq\[7\]/CLK  brg3/cntr_freq\[7\]/Q  brg3/cntr_freq_RNIJHCB6\[7\]/B  brg3/cntr_freq_RNIJHCB6\[7\]/Y  brg3/cntr_freq_RNIF5ISU\[6\]/B  brg3/cntr_freq_RNIF5ISU\[6\]/Y  brg3/cntr_freq_RNIROFN03\[1\]/B  brg3/cntr_freq_RNIROFN03\[1\]/Y  brg3/StrobeC_RNO/B  brg3/StrobeC_RNO/Y  brg3/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg1/cntr_freq\[7\]/CLK  brg1/cntr_freq\[7\]/Q  brg1/cntr_freq_RNIQOP95\[7\]/B  brg1/cntr_freq_RNIQOP95\[7\]/Y  brg1/cntr_freq_RNIGG1JT\[15\]/B  brg1/cntr_freq_RNIGG1JT\[15\]/Y  brg1/cntr_freq_RNIOGSSO2\[10\]/B  brg1/cntr_freq_RNIOGSSO2\[10\]/Y  brg1/StrobeC_RNO/B  brg1/StrobeC_RNO/Y  brg1/StrobeC/E  	(12.2:12.2:12.2) )

    (PATHCONSTRAINT brg5/cntr_dutyC\[12\]/CLK  brg5/cntr_dutyC\[12\]/Q  brg5/cntr_dutyC6_0_I_73/A  brg5/cntr_dutyC6_0_I_73/Y  brg5/cntr_dutyC6_0_I_77/C  brg5/cntr_dutyC6_0_I_77/Y  brg5/cntr_dutyC6_0_I_78/C  brg5/cntr_dutyC6_0_I_78/Y  brg5/cntr_dutyC6_0_I_139/A  brg5/cntr_dutyC6_0_I_139/Y  brg5/cntr_dutyC6_0_I_140/B  brg5/cntr_dutyC6_0_I_140/Y  brg5/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg5/cntr_dutyB\[12\]/CLK  brg5/cntr_dutyB\[12\]/Q  brg5/cntr_dutyB6_0_I_73/A  brg5/cntr_dutyB6_0_I_73/Y  brg5/cntr_dutyB6_0_I_77/C  brg5/cntr_dutyB6_0_I_77/Y  brg5/cntr_dutyB6_0_I_78/C  brg5/cntr_dutyB6_0_I_78/Y  brg5/cntr_dutyB6_0_I_139/A  brg5/cntr_dutyB6_0_I_139/Y  brg5/cntr_dutyB6_0_I_140/B  brg5/cntr_dutyB6_0_I_140/Y  brg5/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyC\[12\]/CLK  brg4/cntr_dutyC\[12\]/Q  brg4/cntr_dutyC6_0_I_73/A  brg4/cntr_dutyC6_0_I_73/Y  brg4/cntr_dutyC6_0_I_77/C  brg4/cntr_dutyC6_0_I_77/Y  brg4/cntr_dutyC6_0_I_78/C  brg4/cntr_dutyC6_0_I_78/Y  brg4/cntr_dutyC6_0_I_139/A  brg4/cntr_dutyC6_0_I_139/Y  brg4/cntr_dutyC6_0_I_140/B  brg4/cntr_dutyC6_0_I_140/Y  brg4/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg4/cntr_dutyB\[12\]/CLK  brg4/cntr_dutyB\[12\]/Q  brg4/cntr_dutyB6_0_I_73/A  brg4/cntr_dutyB6_0_I_73/Y  brg4/cntr_dutyB6_0_I_77/C  brg4/cntr_dutyB6_0_I_77/Y  brg4/cntr_dutyB6_0_I_78/C  brg4/cntr_dutyB6_0_I_78/Y  brg4/cntr_dutyB6_0_I_139/A  brg4/cntr_dutyB6_0_I_139/Y  brg4/cntr_dutyB6_0_I_140/B  brg4/cntr_dutyB6_0_I_140/Y  brg4/PulseB/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyC\[12\]/CLK  brg3/cntr_dutyC\[12\]/Q  brg3/cntr_dutyC6_0_I_73/A  brg3/cntr_dutyC6_0_I_73/Y  brg3/cntr_dutyC6_0_I_77/C  brg3/cntr_dutyC6_0_I_77/Y  brg3/cntr_dutyC6_0_I_78/C  brg3/cntr_dutyC6_0_I_78/Y  brg3/cntr_dutyC6_0_I_139/A  brg3/cntr_dutyC6_0_I_139/Y  brg3/cntr_dutyC6_0_I_140/B  brg3/cntr_dutyC6_0_I_140/Y  brg3/PulseC/D  	(12.1:12.1:12.1) )

    (PATHCONSTRAINT brg3/cntr_dutyB\[12\]/CLK  brg3/cntr_dutyB\[12\]/Q  brg3/cntr_dutyB6_0_I_73/A  brg3/cntr_dutyB6_0_I_73/Y  brg3/cntr_dutyB6_0_I_77/C  brg3/cntr_dutyB6_0_I_77/Y  brg3/cntr_dutyB6_0_I_78/C  brg3/cntr_dutyB6_0_I_78/Y  brg3/cntr_dutyB6_0_I_139/A  brg3/cntr_dutyB6_0_I_139/Y  brg3/cntr_dutyB6_0_I_140/B  brg3/cntr_dutyB6_0_I_140/Y  brg3/PulseB/D  	(12.1:12.1:12.1) )

  )
)
)
