do ../verilog\ files/simulation\ files/sim.do