{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "counter": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "./counter.v:3.1-19.10"
      },
      "ports": {
        "clk_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "en_i": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "q_o": {
          "direction": "output",
          "bits": [ "0", "0", 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        }
      },
      "cells": {
        "$add$./counter.v:15$2": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./counter.v:15.18-15.36|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ "1" ],
            "Y": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
          }
        },
        "$auto$ff.cc:266:slice$19": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "./counter.v:10.2-18.5"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "EN": [ 4 ],
            "Q": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
          }
        },
        "$techmap$auto$ff.cc:266:slice$21.$procdff$103": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "./counter.v:10.2-18.5|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:522.2-527.5"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
            "Q": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 131, 132 ]
          }
        },
        "$techmap$auto$ff.cc:266:slice$21.$procmux$99": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./counter.v:10.2-18.5|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:525.8-526.32|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:525.12-525.29|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:404.3-404.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 131, 132 ],
            "B": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, "0", "0" ],
            "S": [ 4 ],
            "Y": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
          }
        }
      },
      "netnames": {
        "$add$./counter.v:15$2_Y": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "./counter.v:15.18-15.36"
          }
        },
        "$auto$ff.cc:266:slice$21.Q": {
          "hide_name": 1,
          "bits": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 131, 132 ],
          "attributes": {
            "src": "./counter.v:10.2-18.5|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:518.20-518.21",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29"
          }
        },
        "$techmap$auto$ff.cc:266:slice$21.$0\\Q[31:0]": {
          "hide_name": 1,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "./counter.v:10.2-18.5|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:522.2-527.5"
          }
        },
        "clk_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./counter.v:4.8-4.13"
          }
        },
        "en_i": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "./counter.v:6.8-6.12"
          }
        },
        "q_internal": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "./counter.v:9.13-9.23"
          }
        },
        "q_o": {
          "hide_name": 0,
          "bits": [ "0", "0", 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "./counter.v:7.20-7.23"
          }
        },
        "rst_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "./counter.v:5.8-5.13"
          }
        }
      }
    }
  }
}
