
;; Function SCI_init (SCI_init, funcdef_no=604, decl_uid=11081, cgraph_uid=608, symbol_order=613)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


SCI_init

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,4u} r1={8d,5u} r2={9d,6u} r3={8d,8u} r4={3d,4u} r5={3d,3u} r12={6d} r13={3d,15u} r14={4d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 339{292d,47u,0e} in 58{55 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp]

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 100 [cc]
;; live  in  	 2 [r2] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 31 to worklist
  Adding insn 24 to worklist
  Adding insn 17 to worklist
  Adding insn 8 to worklist
  Adding insn 110 to worklist
  Adding insn 71 to worklist
  Adding insn 63 to worklist
  Adding insn 49 to worklist
  Adding insn 113 to worklist
Finished finding needed instructions:
processing block 4 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 3 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 54 to worklist
processing block 2 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 37 to worklist
  Adding insn 28 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 21 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 7 to worklist
  Adding insn 14 to worklist
  Adding insn 15 to worklist
  Adding insn 6 to worklist
  Adding insn 11 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 110 to 37 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i  10 r2=`_impure_ptr'                        :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  11 r0=[r2]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 110 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  9--> b  0: i  13 r3=0                                    :cortex_m4_ex
;;	 10--> b  0: i   6 r4=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i   7 r5=0x40004800                           :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  16 r0=[r0+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 13--> b  0: i   8 [r4]=r5                                 :cortex_m4_a
;;	 13--> b  0: i   9 debug_marker                            :nothing
;;	 14--> b  0: i  15 r1=r3                                   :cortex_m4_ex
;;	 15--> b  0: i  14 r2=0x2                                  :cortex_m4_ex
;;	 16--> b  0: i  17 {r0=call [`setvbuf'];use 0;clobber lr;} :cortex_m4_ex*3
;;	 16--> b  0: i  18 debug_marker                            :nothing
;;	 19--> b  0: i  22 r1=`*.LANCHOR1'                         :cortex_m4_a,cortex_m4_b
;;	 20--> b  0: i  23 r0=`*.LANCHOR2'                         :cortex_m4_a,cortex_m4_b
;;	 22--> b  0: i  21 r2=0x200                                :cortex_m4_ex
;;	 23--> b  0: i  24 {call [`BUF_init'];use 0;clobber lr;}   :cortex_m4_ex*3
;;	 23--> b  0: i  25 debug_marker                            :nothing
;;	 26--> b  0: i  28 r2=0x200                                :cortex_m4_ex
;;	 27--> b  0: i  29 r1=`*.LANCHOR3'                         :cortex_m4_a,cortex_m4_b
;;	 28--> b  0: i  30 r0=`*.LANCHOR4'                         :cortex_m4_a,cortex_m4_b
;;	 30--> b  0: i  31 {call [`BUF_init'];use 0;clobber lr;}   :cortex_m4_ex*3
;;	 30--> b  0: i  32 debug_marker                            :nothing
;;	 30--> b  0: i  33 loc [`SCI']                             :nothing
;;	 30--> b  0: i  34 debug_marker                            :nothing
;;	 30--> b  0: i  35 loc [`SCI']                             :nothing
;;	 33--> b  0: i  37 r2=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 33
;;   new head = 5
;;   new tail = 37

;;   ======================================================
;;   -- basic block 3 from 39 to 71 -- after reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing
;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  41 debug_marker                            :nothing
;;	  0--> b  0: i  42 debug_marker                            :nothing
;;	  0--> b  0: i  43 loc D#8                                 :nothing
;;	  0--> b  0: i  44 loc D#7                                 :nothing
;;	  0--> b  0: i  45 debug_marker                            :nothing
;;	  0--> b  0: i  46 debug_marker                            :nothing
;;	  0--> b  0: i  47 debug_marker                            :nothing
;;	  0--> b  0: i  49 r3=asm_operands                         :nothing
;;	  1--> b  0: i  50 loc r3                                  :nothing
;;	  1--> b  0: i  51 debug_marker                            :nothing
;;	  1--> b  0: i  52 loc clobber                             :nothing
;;	  1--> b  0: i  53 loc clobber                             :nothing
;;	  1--> b  0: i  54 r3=r3|0x20                              :cortex_m4_ex
;;	  1--> b  0: i  55 loc r3                                  :nothing
;;	  1--> b  0: i  56 debug_marker                            :nothing
;;	  1--> b  0: i  57 loc r3                                  :nothing
;;	  1--> b  0: i  58 loc D#7                                 :nothing
;;	  1--> b  0: i  59 debug_marker                            :nothing
;;	  1--> b  0: i  60 debug_marker                            :nothing
;;	  1--> b  0: i  61 debug_marker                            :nothing
;;	  2--> b  0: i  63 {r1=asm_operands;[r2]=asm_operands;}    :nothing
;;	  3--> b  0: i  64 loc r1                                  :nothing
;;	  3--> b  0: i  65 debug_marker                            :nothing
;;	  3--> b  0: i  66 loc clobber                             :nothing
;;	  3--> b  0: i  67 loc clobber                             :nothing
;;	  3--> b  0: i  68 loc clobber                             :nothing
;;	  3--> b  0: i  71 {pc={(r1!=0)?L69:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 39
;;   new tail = 71

;;   ======================================================
;;   -- basic block 4 from 113 to 113 -- after reload
;;   ======================================================

;;	  2--> b  0: i 113 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 113
;;   new tail = 113



starting the processing of deferred insns
ending the processing of deferred insns


SCI_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,4u} r1={8d,5u} r2={9d,6u} r3={8d,8u} r4={3d,4u} r5={3d,3u} r12={6d} r13={3d,15u} r14={4d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 339{292d,47u,0e} in 58{55 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 12 10 2 (debug_marker) "../System/SCI.c":126:3 -1
     (nil))
(insn 10 5 11 2 (set (reg/f:SI 2 r2 [123])
        (symbol_ref:SI ("_impure_ptr") [flags 0xc0]  <var_decl 0000000006dbfbd0 _impure_ptr>)) "../System/SCI.c":136:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("_impure_ptr") [flags 0xc0]  <var_decl 0000000006dbfbd0 _impure_ptr>)
        (nil)))
(insn 11 10 110 2 (set (reg/f:SI 0 r0 [orig:122 _impure_ptr ] [122])
        (mem/f/c:SI (reg/f:SI 2 r2 [123]) [5 _impure_ptr+0 S4 A32])) "../System/SCI.c":136:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [123])
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("_impure_ptr") [flags 0xc0]  <var_decl 0000000006dbfbd0 _impure_ptr>) [5 _impure_ptr+0 S4 A32])
            (nil))))
(insn/f 110 11 111 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [22  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../System/SCI.c":110:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_DEAD (reg:SI 3 r3)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32])
                                    (reg:SI 3 r3))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [22  S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [22  S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [22  S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))
(note 111 110 13 2 NOTE_INSN_PROLOGUE_END)
(insn 13 111 6 2 (set (reg:SI 3 r3)
        (const_int 0 [0])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 13 7 2 (set (reg/f:SI 4 r4 [120])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":126:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 7 6 16 2 (set (reg:SI 5 r5 [121])
        (const_int 1073760256 [0x40004800])) "../System/SCI.c":126:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073760256 [0x40004800])
        (nil)))
(insn 16 7 8 2 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:122 _impure_ptr ] [122])
                (const_int 8 [0x8])) [1 _impure_ptr.0_1->_stdout+0 S4 A32])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 16 9 2 (set (mem/f/c:SI (reg/f:SI 4 r4 [120]) [2 SCI.enota+0 S4 A32])
        (reg:SI 5 r5 [121])) "../System/SCI.c":126:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 5 r5 [121])
        (nil)))
(debug_insn 9 8 15 2 (debug_marker) "../System/SCI.c":136:3 -1
     (nil))
(insn 15 9 14 2 (set (reg:SI 1 r1)
        (reg:SI 3 r3)) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 14 15 17 2 (set (reg:SI 2 r2)
        (const_int 2 [0x2])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 17 14 18 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setvbuf") [flags 0x41]  <function_decl 0000000006e44b00 setvbuf>) [0 setvbuf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":136:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("setvbuf") [flags 0x41]  <function_decl 0000000006e44b00 setvbuf>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 18 17 22 2 (debug_marker) "../System/SCI.c":147:3 -1
     (nil))
(insn 22 18 23 2 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/SCI.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 21 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 23 24 2 (set (reg:SI 2 r2)
        (const_int 512 [0x200])) "../System/SCI.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 24 21 25 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>) [0 BUF_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":147:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 25 24 28 2 (debug_marker) "../System/SCI.c":148:3 -1
     (nil))
(insn 28 25 29 2 (set (reg:SI 2 r2)
        (const_int 512 [0x200])) "../System/SCI.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 2 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) "../System/SCI.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 31 30 32 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>) [0 BUF_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":148:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 32 31 33 2 (debug_marker) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI USARTx (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3475:22 -1
     (nil))
(debug_insn 35 34 37 2 (var_location:SI D#8 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":149:3 -1
     (nil))
(insn 37 35 69 2 (set (reg/f:SI 2 r2 [orig:119 pretmp_15 ] [119])
        (mem/f/c:SI (reg/f:SI 4 r4 [120]) [2 SCI.enota+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [120])
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 69 37 38 3 2 (nil) [1 uses])
(note 38 69 70 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 70 38 39 3 NOTE_INSN_DELETED)
(debug_insn 39 70 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 40 39 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 43 42 44 3 (var_location:SI D#7 (debug_expr:SI D#8)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 44 43 45 3 (var_location:SI addr (debug_expr:SI D#7)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 45 44 46 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 46 45 47 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 47 46 49 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 49 47 50 3 (set (reg:SI 3 r3 [orig:130 result ] [130])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 2 r2 [orig:119 pretmp_15 ] [119]) [18 *pretmp_15+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 50 49 51 3 (var_location:SI result (reg:SI 3 r3 [orig:130 result ] [130])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 51 50 52 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 52 51 53 3 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 53 52 54 3 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(insn 54 53 55 3 (set (reg/v:SI 3 r3 [orig:117 val ] [117])
        (ior:SI (reg:SI 3 r3 [orig:130 result ] [130])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 106 {*iorsi3_insn}
     (nil))
(debug_insn 55 54 56 3 (var_location:SI val (reg/v:SI 3 r3 [orig:117 val ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 56 55 57 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 57 56 58 3 (var_location:SI value (reg/v:SI 3 r3 [orig:117 val ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 58 57 59 3 (var_location:SI addr (debug_expr:SI D#7)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 59 58 60 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 60 59 61 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 61 60 63 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 63 61 64 3 (parallel [
            (set (reg:SI 1 r1 [orig:131 result ] [131])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 3 r3 [orig:117 val ] [117])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 2 r2 [orig:119 pretmp_15 ] [119]) [18 *pretmp_15+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 3 r3 [orig:117 val ] [117])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:117 val ] [117])
        (nil)))
(debug_insn 64 63 65 3 (var_location:SI result (reg:SI 1 r1 [orig:131 result ] [131])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 65 64 66 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 66 65 67 3 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 67 66 68 3 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 68 67 71 3 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(jump_insn 71 68 116 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:131 result ] [131])
                        (const_int 0 [0]))
                    (label_ref:SI 69)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:131 result ] [131])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 69)
(note 116 71 112 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 112 116 113 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 113 112 117 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [22  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [22  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [22  S4 A32]))
        ]) "../System/SCI.c":151:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 117 113 107)
(note 107 117 108 NOTE_INSN_DELETED)
(note 108 107 0 NOTE_INSN_DELETED)

;; Function SCI_send_char (SCI_send_char, funcdef_no=605, decl_uid=11083, cgraph_uid=609, symbol_order=614)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


SCI_send_char

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,2u} r1={1d} r2={3d,1u} r3={3d,3u} r13={1d,4u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 39{27d,12u,0e} in 23{23 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 2 3 )->[3]->( 4 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	 2 [r2]
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 47 to worklist
  Adding insn 17 to worklist
  Adding insn 44 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
processing block 3 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 46 to worklist
processing block 2 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   8 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 6
;;   new tail = 8

;;   ======================================================
;;   -- basic block 3 from 10 to 47 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 loc clobber                             :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 loc [`SCI']                             :nothing
;;	  0--> b  0: i  14 loc D#9                                 :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 r2=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  46 {cc=cmp(r2<<0x18,0);clobber r2;}        :cortex_m4_ex
;;	  3--> b  0: i  47 pc={(cc>=0)?L18:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 47

;;   ======================================================
;;   -- basic block 4 from 23 to 44 -- after reload
;;   ======================================================

;;	  0--> b  0: i  23 loc clobber                             :nothing
;;	  0--> b  0: i  24 debug_marker                            :nothing
;;	  0--> b  0: i  25 loc D#9                                 :nothing
;;	  0--> b  0: i  26 loc r0                                  :nothing
;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  0--> b  0: i  28 debug_marker                            :nothing
;;	  2--> b  0: i  30 [r3+0x28]=r0                            :cortex_m4_a
;;	  2--> b  0: i  31 loc clobber                             :nothing
;;	  2--> b  0: i  32 loc clobber                             :nothing
;;	  3--> b  0: i  44 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 23
;;   new tail = 44



starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_char

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,2u} r1={1d} r2={3d,1u} r3={3d,3u} r13={1d,4u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 39{27d,12u,0e} in 23{23 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 42 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 42 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 42 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/SCI.c":171:2 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 3 r3 [118])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 8 7 18 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [118]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(code_label 18 8 9 3 9 (nil) [1 uses])
(note 9 18 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 19 9 10 3 NOTE_INSN_DELETED)
(debug_insn 10 19 11 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 11 10 12 3 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 12 11 13 3 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 13 12 14 3 (var_location:SI D#9 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 14 13 15 3 (var_location:SI USARTx (debug_expr:SI D#9)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 17 16 46 3 (set (reg:SI 2 r2 [orig:114 _6 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 28 [0x1c])) [18 _1->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 17 47 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 2 r2 [orig:114 _6 ] [114])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:114 _6 ] [114])
        (expr_list:REG_UNUSED (reg:SI 2 r2)
            (nil))))
(jump_insn 47 46 22 3 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 18)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 18)
(note 22 47 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI USARTx (debug_expr:SI D#9)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 26 25 27 4 (var_location:QI Value (reg:QI 0 r0 [orig:117 c ] [117])) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 28 27 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 30 28 31 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 40 [0x28])) [18 _1->TDR+0 S4 A32])
        (reg/v:SI 0 r0 [orig:117 c ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:117 c ] [117])
            (nil))))
(debug_insn 31 30 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 32 31 48 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(note 48 32 44 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 44 48 45 4 (simple_return) "../System/SCI.c":178:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 45 44 40)
(note 40 45 41 NOTE_INSN_DELETED)
(note 41 40 0 NOTE_INSN_DELETED)

;; Function SCI_send_byte (SCI_send_byte, funcdef_no=626, decl_uid=11085, cgraph_uid=610, symbol_order=615)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


SCI_send_byte

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,3u} r1={1d} r2={3d,1u} r3={3d,3u} r13={1d,4u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 40{27d,13u,0e} in 22{22 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 2 3 )->[3]->( 4 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	 2 [r2]
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 46 to worklist
  Adding insn 16 to worklist
  Adding insn 43 to worklist
  Adding insn 28 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
processing block 3 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 45 to worklist
processing block 2 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 7 to 6 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   8 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   6 loc r0                                  :nothing
;;	Ready list (final):  
;;   total time = 2
;;   new head = 7
;;   new tail = 6

;;   ======================================================
;;   -- basic block 3 from 10 to 46 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 loc clobber                             :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 loc [`SCI']                             :nothing
;;	  0--> b  0: i  14 loc D#10                                :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 r2=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  45 {cc=cmp(r2<<0x18,0);clobber r2;}        :cortex_m4_ex
;;	  3--> b  0: i  46 pc={(cc>=0)?L17:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 46

;;   ======================================================
;;   -- basic block 4 from 22 to 43 -- after reload
;;   ======================================================

;;	  0--> b  0: i  22 loc clobber                             :nothing
;;	  0--> b  0: i  23 debug_marker                            :nothing
;;	  0--> b  0: i  24 loc D#10                                :nothing
;;	  0--> b  0: i  25 loc r0                                  :nothing
;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  2--> b  0: i  28 [r3+0x28]=r0                            :cortex_m4_a
;;	  2--> b  0: i  29 loc clobber                             :nothing
;;	  2--> b  0: i  30 loc clobber                             :nothing
;;	  2--> b  0: i  31 loc clobber                             :nothing
;;	  3--> b  0: i  43 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 22
;;   new tail = 43



starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,3u} r1={1d} r2={3d,1u} r3={3d,3u} r13={1d,4u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 40{27d,13u,0e} in 22{22 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 41 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 41 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg/f:SI 3 r3 [118])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 8 7 6 2 (set (reg/f:SI 3 r3 [orig:113 _4 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [118]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 6 8 17 2 (var_location:QI c (reg:QI 0 r0 [orig:117 data ] [117])) -1
     (nil))
(code_label 17 6 9 3 15 (nil) [1 uses])
(note 9 17 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 9 10 3 NOTE_INSN_DELETED)
(debug_insn 10 18 11 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 11 10 12 3 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 12 11 13 3 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 13 12 14 3 (var_location:SI D#10 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 14 13 15 3 (var_location:SI USARTx (debug_expr:SI D#10)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 16 15 45 3 (set (reg:SI 2 r2 [orig:114 _5 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _4 ] [113])
                (const_int 28 [0x1c])) [18 _4->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 16 46 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 2 r2 [orig:114 _5 ] [114])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:114 _5 ] [114])
        (expr_list:REG_UNUSED (reg:SI 2 r2)
            (nil))))
(jump_insn 46 45 21 3 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 17)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 17)
(note 21 46 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 24 23 25 4 (var_location:SI USARTx (debug_expr:SI D#10)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:QI Value (reg:QI 0 r0 [orig:117 data ] [117])) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 28 26 29 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _4 ] [113])
                (const_int 40 [0x28])) [18 _4->TDR+0 S4 A32])
        (reg/v:SI 0 r0 [orig:117 data ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _4 ] [113])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:117 data ] [117])
            (nil))))
(debug_insn 29 28 30 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 30 29 31 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 31 30 47 4 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(note 47 31 43 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 43 47 44 4 (simple_return) "../System/SCI.c":185:6 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 44 43 39)
(note 39 44 40 NOTE_INSN_DELETED)
(note 40 39 0 NOTE_INSN_DELETED)

;; Function SCI_send_string (SCI_send_string, funcdef_no=607, decl_uid=11093, cgraph_uid=611, symbol_order=616)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 9 count 9 (  1.3)


SCI_send_string

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={3d,4u} r3={4d,2u} r13={1d,6u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,1u} 
;;    total ref usage 52{32d,20u,0e} in 37{37 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 3 [r3]
;; live  in  	 0 [r0] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 5 4 3 )->[4]->( 5 4 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 4 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 5 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 82 to worklist
  Adding insn 29 to worklist
  Adding insn 53 to worklist
  Adding insn 42 to worklist
  Adding insn 79 to worklist
Finished finding needed instructions:
processing block 6 lr out =  13 [sp] 14 [lr]
processing block 5 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 50 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 81 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 11 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 9 count 8 (  1.1)
;;   ======================================================
;;   -- basic block 2 from 58 to 13 -- after reload
;;   ======================================================

;;	  0--> b  0: i  58 loc r0                                  :nothing
;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 loc 0                                   :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 loc 0                                   :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 r2=zxn([r0])                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  13 {pc={(r2==0)?L56:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 58
;;   new tail = 13

;;   ======================================================
;;   -- basic block 3 from 15 to 16 -- after reload
;;   ======================================================

;;	  2--> b  0: i  15 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  16 r1=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 15
;;   new tail = 16

;;   ======================================================
;;   -- basic block 4 from 21 to 82 -- after reload
;;   ======================================================

;;	  0--> b  0: i  21 loc clobber                             :nothing
;;	  0--> b  0: i  22 loc clobber                             :nothing
;;	  0--> b  0: i  23 debug_marker                            :nothing
;;	  0--> b  0: i  24 debug_marker                            :nothing
;;	  0--> b  0: i  25 loc [`SCI']                             :nothing
;;	  0--> b  0: i  26 loc D#11                                :nothing
;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  0--> b  0: i  28 debug_marker                            :nothing
;;	  0--> b  0: i  35 loc clobber                             :nothing
;;	  0--> b  0: i  36 debug_marker                            :nothing
;;	  0--> b  0: i  37 loc D#11                                :nothing
;;	  0--> b  0: i  38 loc r2                                  :nothing
;;	  0--> b  0: i  39 debug_marker                            :nothing
;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  29 r3=[r1+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  81 {cc=cmp(r3<<0x18,0);clobber r3;}        :cortex_m4_ex
;;	  3--> b  0: i  82 pc={(cc>=0)?L30:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 21
;;   new tail = 82

;;   ======================================================
;;   -- basic block 5 from 42 to 53 -- after reload
;;   ======================================================

;;	  2--> b  0: i  42 [r1+0x28]=r2                            :cortex_m4_a
;;	  2--> b  0: i  43 loc clobber                             :nothing
;;	  2--> b  0: i  44 loc clobber                             :nothing
;;	  2--> b  0: i  45 loc clobber                             :nothing
;;	  2--> b  0: i  46 debug_marker                            :nothing
;;	  2--> b  0: i  47 loc r0-D#12+0x1                         :nothing
;;	  2--> b  0: i  48 debug_marker                            :nothing
;;	  3--> b  0: i  50 r2=zxn([++r0])                          :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  53 {pc={(r2!=0)?L30:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 42
;;   new tail = 53

;;   ======================================================
;;   -- basic block 6 from 79 to 79 -- after reload
;;   ======================================================

;;	  2--> b  0: i  79 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 79
;;   new tail = 79



starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_string

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={3d,4u} r3={4d,2u} r13={1d,6u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,1u} 
;;    total ref usage 52{32d,20u,0e} in 37{37 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 77 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 77 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 77 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 3 58 2 NOTE_INSN_DELETED)
(debug_insn 58 12 6 2 (var_location:SI D#12 (reg:SI 0 r0 [ str ])) -1
     (nil))
(debug_insn 6 58 7 2 (debug_marker) "../System/SCI.c":217:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SI i (const_int 0 [0])) "../System/SCI.c":217:11 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/SCI.c":222:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 11 10 13 2 (set (reg:SI 2 r2 [orig:114 _3 ] [114])
        (zero_extend:SI (mem:QI (reg/v/f:SI 0 r0 [orig:120 str ] [120]) [0 *str_7(D)+0 S1 A8]))) "../System/SCI.c":222:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 13 11 14 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [orig:114 _3 ] [114])
                        (const_int 0 [0]))
                    (label_ref:SI 56)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":222:7 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 56)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg/f:SI 3 r3 [121])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 16 15 30 3 (set (reg/f:SI 1 r1 [orig:116 _9 ] [116])
        (mem/f/c:SI (reg/f:SI 3 r3 [121]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [121])
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 30 16 20 4 22 (nil) [2 uses])
(note 20 30 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 31 20 21 4 NOTE_INSN_DELETED)
(debug_insn 21 31 22 4 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 22 21 23 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI D#11 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 26 25 27 4 (var_location:SI USARTx (debug_expr:SI D#11)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 28 27 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(debug_insn 35 28 36 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI USARTx (debug_expr:SI D#11)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:QI Value (reg:QI 2 r2 [orig:114 _3 ] [114])) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 40 39 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 29 40 81 4 (set (reg:SI 3 r3 [orig:117 _10 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:116 _9 ] [116])
                (const_int 28 [0x1c])) [18 _9->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 29 82 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:117 _10 ] [117])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:117 _10 ] [117])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))
(jump_insn 82 81 34 4 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 30)
(note 34 82 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 52 34 42 5 NOTE_INSN_DELETED)
(insn 42 52 43 5 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:116 _9 ] [116])
                (const_int 40 [0x28])) [18 _9->TDR+0 S4 A32])
        (reg:SI 2 r2 [orig:114 _3 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:114 _3 ] [114])
        (nil)))
(debug_insn 43 42 44 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 44 43 45 5 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 45 44 46 5 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 46 45 47 5 (debug_marker) "../System/SCI.c":225:3 -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI i (plus:SI (minus:SI (reg:SI 0 r0 [orig:115 ivtmp.55 ] [115])
            (debug_expr:SI D#12))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 48 47 50 5 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 50 48 53 5 (set (reg:SI 2 r2 [orig:114 _3 ] [114])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 0 r0 [orig:115 ivtmp.55 ] [115])) [0 MEM[base: _1, offset: 0B]+0 S1 A8]))) "../System/SCI.c":222:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 0 r0 [orig:115 ivtmp.55 ] [115])
        (nil)))
(jump_insn 53 50 56 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 2 r2 [orig:114 _3 ] [114])
                        (const_int 0 [0]))
                    (label_ref:SI 30)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":222:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(code_label 56 53 57 6 20 (nil) [1 uses])
(note 57 56 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 78 57 79 6 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 79 78 80 6 (simple_return) "../System/SCI.c":230:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 80 79 75)
(note 75 80 76 NOTE_INSN_DELETED)
(note 76 75 0 NOTE_INSN_DELETED)

;; Function SCI_send_bytes (SCI_send_bytes, funcdef_no=608, decl_uid=11096, cgraph_uid=612, symbol_order=617)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 10 (  1.2)


SCI_send_bytes

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;;  ref usage 	r0={2d,6u} r1={2d,4u} r2={3d,4u} r3={4d,2u} r12={2d,2u} r13={1d,7u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} 
;;    total ref usage 62{34d,28u,0e} in 43{43 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]

( 3 6 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]

( 4 5 )->[5]->( 6 5 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]

( 6 2 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 84 to worklist
  Adding insn 35 to worklist
  Adding insn 57 to worklist
  Adding insn 48 to worklist
  Adding insn 81 to worklist
Finished finding needed instructions:
processing block 7 lr out =  13 [sp] 14 [lr]
processing block 6 lr out =  1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 56 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 83 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 23 to worklist
processing block 3 lr out =  1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 10 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 62 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i  62 loc r0                                  :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 loc 0                                   :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  12 {pc={(r1==0)?L60:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 62
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 18 -- after reload
;;   ======================================================

;;	  2--> b  0: i  14 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  17 ip=r0+r1                                :cortex_m4_ex
;;	  5--> b  0: i  15 r1=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  16 r2=r0-0x1                               :cortex_m4_ex
;;	  8--> b  0: i  18 ip=ip-0x1                               :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 8
;;   new head = 14
;;   new tail = 18

;;   ======================================================
;;   -- basic block 4 from 20 to 26 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 loc r2-D#14+0x1                         :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  0--> b  0: i  23 r0=zxn([++r2])                          :cortex_m4_a,cortex_m4_b
;;	  0--> b  0: i  24 loc r0                                  :nothing
;;	  0--> b  0: i  25 debug_marker                            :nothing
;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 0
;;   new head = 20
;;   new tail = 26

;;   ======================================================
;;   -- basic block 5 from 28 to 84 -- after reload
;;   ======================================================

;;	  0--> b  0: i  28 loc clobber                             :nothing
;;	  0--> b  0: i  29 debug_marker                            :nothing
;;	  0--> b  0: i  30 debug_marker                            :nothing
;;	  0--> b  0: i  31 loc [`SCI']                             :nothing
;;	  0--> b  0: i  32 loc D#13                                :nothing
;;	  0--> b  0: i  33 debug_marker                            :nothing
;;	  0--> b  0: i  34 debug_marker                            :nothing
;;	  0--> b  0: i  35 r3=[r1+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  83 {cc=cmp(r3<<0x18,0);clobber r3;}        :cortex_m4_ex
;;	  3--> b  0: i  84 pc={(cc>=0)?L36:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 28
;;   new tail = 84

;;   ======================================================
;;   -- basic block 6 from 41 to 57 -- after reload
;;   ======================================================

;;	  0--> b  0: i  41 loc clobber                             :nothing
;;	  0--> b  0: i  42 debug_marker                            :nothing
;;	  0--> b  0: i  43 loc D#13                                :nothing
;;	  0--> b  0: i  44 loc r0                                  :nothing
;;	  0--> b  0: i  45 debug_marker                            :nothing
;;	  0--> b  0: i  46 debug_marker                            :nothing
;;	  2--> b  0: i  56 cc=cmp(ip,r2)                           :cortex_m4_ex
;;	  3--> b  0: i  48 [r1+0x28]=r0                            :cortex_m4_a
;;	  3--> b  0: i  49 loc clobber                             :nothing
;;	  3--> b  0: i  50 loc clobber                             :nothing
;;	  3--> b  0: i  51 loc clobber                             :nothing
;;	  3--> b  0: i  52 debug_marker                            :nothing
;;	  3--> b  0: i  53 loc r2-D#14+0x1                         :nothing
;;	  3--> b  0: i  54 debug_marker                            :nothing
;;	  4--> b  0: i  57 pc={(cc!=0)?L55:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 41
;;   new tail = 57

;;   ======================================================
;;   -- basic block 7 from 81 to 81 -- after reload
;;   ======================================================

;;	  2--> b  0: i  81 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 81
;;   new tail = 81



starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;;  ref usage 	r0={2d,6u} r1={2d,4u} r2={3d,4u} r3={4d,2u} r12={2d,2u} r13={1d,7u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} 
;;    total ref usage 62{34d,28u,0e} in 43{43 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 79 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 79 5 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 79 4 2 NOTE_INSN_DELETED)
(note 4 3 62 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 62 4 7 2 (var_location:SI D#14 (reg:SI 0 r0 [ data ])) -1
     (nil))
(debug_insn 7 62 8 2 (debug_marker) "../System/SCI.c":240:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/SCI.c":240:7 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(jump_insn 12 10 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 1 r1 [orig:125 size ] [125])
                        (const_int 0 [0]))
                    (label_ref:SI 60)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":240:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 60)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 17 3 (set (reg/f:SI 3 r3 [126])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 17 14 15 3 (set (reg:SI 12 ip [127])
        (plus:SI (reg/v/f:SI 0 r0 [orig:124 data ] [124])
            (reg/v:SI 1 r1 [orig:125 size ] [125]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:125 size ] [125])
        (nil)))
(insn 15 17 16 3 (set (reg/f:SI 1 r1 [orig:117 _11 ] [117])
        (mem/f/c:SI (reg/f:SI 3 r3 [126]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [126])
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 16 15 18 3 (set (reg:SI 2 r2 [orig:121 ivtmp.65 ] [121])
        (plus:SI (reg/v/f:SI 0 r0 [orig:124 data ] [124])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:124 data ] [124])
        (nil)))
(insn 18 16 55 3 (set (reg:SI 12 ip [orig:123 _23 ] [123])
        (plus:SI (reg:SI 12 ip [127])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(code_label 55 18 19 4 35 (nil) [1 uses])
(note 19 55 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 4 (var_location:SI i (plus:SI (minus:SI (reg:SI 2 r2 [orig:121 ivtmp.65 ] [121])
            (debug_expr:SI D#14))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 21 20 23 4 (debug_marker) "../System/SCI.c":243:3 -1
     (nil))
(insn 23 21 24 4 (set (reg:SI 0 r0 [orig:114 _3 ] [114])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 2 r2 [orig:121 ivtmp.65 ] [121])) [0 MEM[base: _5, offset: 0B]+0 S1 A8]))) "../System/SCI.c":243:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 2 r2 [orig:121 ivtmp.65 ] [121])
        (nil)))
(debug_insn 24 23 25 4 (var_location:QI data (reg:QI 0 r0 [orig:114 _3 ] [114])) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 25 24 26 4 (debug_marker:BLK) "../System/SCI.c":185:6 -1
     (nil))
(debug_insn 26 25 36 4 (debug_marker) "../System/SCI.c":192:2 -1
     (nil))
(code_label 36 26 27 5 34 (nil) [1 uses])
(note 27 36 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 37 27 28 5 NOTE_INSN_DELETED)
(debug_insn 28 37 29 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 29 28 30 5 (debug_marker) "../System/SCI.c":192:58 -1
     (nil))
(debug_insn 30 29 31 5 (debug_marker) "../System/SCI.c":192:7 -1
     (nil))
(debug_insn 31 30 32 5 (var_location:SI D#13 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 32 31 33 5 (var_location:SI USARTx (debug_expr:SI D#13)) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 33 32 34 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 35 34 83 5 (set (reg:SI 3 r3 [orig:118 _12 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:117 _11 ] [117])
                (const_int 28 [0x1c])) [18 _11->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 35 84 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:118 _12 ] [118])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:118 _12 ] [118])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))
(jump_insn 84 83 40 5 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 36)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 36)
(note 40 84 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 42 41 43 6 (debug_marker) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 43 42 44 6 (var_location:SI USARTx (debug_expr:SI D#13)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 44 43 45 6 (var_location:QI Value (reg:QI 0 r0 [orig:114 _3 ] [114])) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 45 44 46 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 46 45 56 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 56 46 48 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:123 _23 ] [123])
            (reg:SI 2 r2 [orig:121 ivtmp.65 ] [121]))) "../System/SCI.c":240:2 268 {*arm_cmpsi_insn}
     (nil))
(insn 48 56 49 6 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:117 _11 ] [117])
                (const_int 40 [0x28])) [18 _11->TDR+0 S4 A32])
        (reg:SI 0 r0 [orig:114 _3 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:114 _3 ] [114])
        (nil)))
(debug_insn 49 48 50 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 50 49 51 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 51 50 52 6 (var_location:QI data (clobber (const_int 0 [0]))) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker) "../System/SCI.c":240:27 -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI i (plus:SI (minus:SI (reg:SI 2 r2 [orig:121 ivtmp.65 ] [121])
            (debug_expr:SI D#14))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 54 53 57 6 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(jump_insn 57 54 60 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/SCI.c":240:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 55)
(code_label 60 57 61 7 32 (nil) [1 uses])
(note 61 60 80 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 80 61 81 7 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 81 80 82 7 (simple_return) "../System/SCI.c":245:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 82 81 77)
(note 77 82 78 NOTE_INSN_DELETED)
(note 78 77 0 NOTE_INSN_DELETED)

;; Function SCI_is_data_waiting (SCI_is_data_waiting, funcdef_no=609, decl_uid=11087, cgraph_uid=613, symbol_order=618)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 30 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   8 loc r3                                  :nothing
;;	  2--> b  0: i   9 debug_marker                            :nothing
;;	  2--> b  0: i  10 debug_marker                            :nothing
;;	  4--> b  0: i  11 r0=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  12 loc clobber                             :nothing
;;	  4--> b  0: i  13 loc r0&0x20!=0                          :nothing
;;	  4--> b  0: i  14 debug_marker                            :nothing
;;	  6--> b  0: i  23 r0=zxt(r0,0x1,0x5)                      :cortex_m4_ex
;;	  7--> b  0: i  24 use r0                                  :nothing
;;	  7--> b  0: i  30 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 5
;;   new tail = 30



starting the processing of deferred insns
ending the processing of deferred insns


SCI_is_data_waiting

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3]
;;  ref usage 	r0={3d,4u} r1={1d} r2={1d} r3={3d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 36{26d,10u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 28 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 28 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 2 17 2 NOTE_INSN_DELETED)
(note 17 15 18 2 NOTE_INSN_DELETED)
(note 18 17 5 2 NOTE_INSN_DELETED)
(debug_insn 5 18 6 2 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 3 r3 [118])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 7 6 8 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [118]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI USARTx (reg/f:SI 3 r3 [orig:113 _1 ] [113])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 0 r0 [orig:114 _4 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 28 [0x1c])) [18 _1->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (nil)))
(debug_insn 12 11 13 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI rez (ne:QI (and:SI (reg:SI 0 r0 [orig:114 _4 ] [114])
            (const_int 32 [0x20]))
        (const_int 0 [0]))) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 14 13 23 2 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(insn 23 14 24 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 0 r0 [orig:114 _4 ] [114])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))) "../System/SCI.c":275:1 161 {extzv_t2}
     (nil))
(insn 24 23 32 2 (use (reg/i:SI 0 r0)) "../System/SCI.c":275:1 -1
     (nil))
(note 32 24 30 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 30 32 31 2 (simple_return) "../System/SCI.c":275:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 31 30 26)
(note 26 31 27 NOTE_INSN_DELETED)
(note 27 26 0 NOTE_INSN_DELETED)

;; Function SCI_read_char (SCI_read_char, funcdef_no=610, decl_uid=11089, cgraph_uid=614, symbol_order=619)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 8 to 58 -- after reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  12 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  13 loc r3                                  :nothing
;;	  2--> b  0: i  14 debug_marker                            :nothing
;;	  2--> b  0: i  15 debug_marker                            :nothing
;;	  4--> b  0: i  16 r2=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  61 {cc=cmp(r2<<0x1a,0);clobber r2;}        :cortex_m4_ex
;;	  7--> b  0: i  37 (cc<0) r3=[r3+0x24]                     :cortex_m4_a,cortex_m4_b
rescanning insn with uid = 34.
;;	  8--> b  0: i  40 (cc<0) [r0]=r3                          :cortex_m4_a
;;	  9--> b  0: i   5 (cc>=0) r0=0xffffffffffffffff           :cortex_m4_ex
;;	 10--> b  0: i  60 use r0                                  :nothing
;;	 10--> b  0: i  28 loc clobber                             :nothing
;;	 10--> b  0: i  29 loc 0x1                                 :nothing
;;	 10--> b  0: i  30 debug_marker                            :nothing
;;	 10--> b  0: i  31 loc clobber                             :nothing
;;	 10--> b  0: i  32 loc clobber                             :nothing
;;	 10--> b  0: i  33 debug_marker                            :nothing
;;	 10--> b  0: i  34 loc clobber                             :nothing
;;	 10--> b  0: i  35 debug_marker                            :nothing
;;	 10--> b  0: i  36 debug_marker                            :nothing
;;	 10--> b  0: i  38 loc clobber                             :nothing
;;	 10--> b  0: i  41 debug_marker                            :nothing
;;	 10--> b  0: i   4 (cc<0) r0=0                             :cortex_m4_ex
;;	 10--> b  0: i  21 loc clobber                             :nothing
;;	 10--> b  0: i  22 loc clobber                             :nothing
;;	 11--> b  0: i  47 use r0                                  :nothing
;;	 11--> b  0: i  58 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 11
;;   new head = 8
;;   new tail = 58



starting the processing of deferred insns
ending the processing of deferred insns


SCI_read_char

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={3d,6u} r1={1d} r2={3d,1u} r3={4d,6u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,4u} 
;;    total ref usage 50{30d,20u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 56 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 56 6 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 56 17 2 NOTE_INSN_FUNCTION_BEG)
(note 17 3 8 2 NOTE_INSN_DELETED)
(debug_insn 8 17 9 2 (debug_marker) "../System/SCI.c":289:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/SCI.c":266:9 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 3 r3 [120])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [120]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 13 12 14 2 (var_location:SI USARTx (reg/f:SI 3 r3 [orig:113 _6 ] [113])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 16 15 61 2 (set (reg:SI 2 r2 [orig:114 _7 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 16 37 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 2 r2 [orig:114 _7 ] [114])
                        (const_int 26 [0x1a]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:114 _7 ] [114])
        (expr_list:REG_UNUSED (reg:SI 2 r2)
            (nil))))
(insn 37 61 40 2 (cond_exec (lt (reg:CC_NZ 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [orig:116 _11 ] [116])
            (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                    (const_int 36 [0x24])) [18 _6->RDR+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 6567 {*p *thumb2_movsi_vfp}
     (nil))
(insn 40 37 5 2 (cond_exec (lt (reg:CC_NZ 100 cc)
            (const_int 0 [0]))
        (set (mem:QI (reg/v/f:SI 0 r0 [orig:119 c ] [119]) [0 *c_4(D)+0 S1 A8])
            (reg:QI 3 r3 [orig:116 _11 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:10 6252 {*p *arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [orig:116 _11 ] [116])
        (nil)))
(insn 5 40 60 2 (cond_exec (ge (reg:CC_NZ 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0 [orig:118 <retval> ] [118])
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":309:10 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 60 5 28 2 (use (reg/i:SI 0 r0)) -1
     (nil))
(debug_insn 28 60 29 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:QI rez (const_int 1 [0x1])) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":289:7 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/SCI.c":298:3 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 36 35 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(debug_insn 38 36 41 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 41 38 4 2 (debug_marker) "../System/SCI.c":302:3 -1
     (nil))
(insn 4 41 21 2 (cond_exec (lt (reg:CC_NZ 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0 [orig:118 <retval> ] [118])
            (const_int 0 [0]))) "../System/SCI.c":302:10 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(debug_insn 21 4 22 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 22 21 47 2 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":289:7 -1
     (nil))
(insn 47 22 63 2 (use (reg/i:SI 0 r0)) "../System/SCI.c":312:1 -1
     (nil))
(note 63 47 58 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 58 63 59 2 (simple_return) "../System/SCI.c":312:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 59 58 54)
(note 54 59 55 NOTE_INSN_DELETED)
(note 55 54 0 NOTE_INSN_DELETED)

;; Function SCI_read_byte (SCI_read_byte, funcdef_no=611, decl_uid=11091, cgraph_uid=615, symbol_order=620)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 8 to 58 -- after reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  12 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  13 loc r3                                  :nothing
;;	  2--> b  0: i  14 debug_marker                            :nothing
;;	  2--> b  0: i  15 debug_marker                            :nothing
;;	  4--> b  0: i  16 r2=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  61 {cc=cmp(r2<<0x1a,0);clobber r2;}        :cortex_m4_ex
;;	  7--> b  0: i  37 (cc<0) r3=[r3+0x24]                     :cortex_m4_a,cortex_m4_b
rescanning insn with uid = 34.
;;	  8--> b  0: i  40 (cc<0) [r0]=r3                          :cortex_m4_a
;;	  9--> b  0: i   5 (cc>=0) r0=0xffffffffffffffff           :cortex_m4_ex
;;	 10--> b  0: i  60 use r0                                  :nothing
;;	 10--> b  0: i  28 loc clobber                             :nothing
;;	 10--> b  0: i  29 loc 0x1                                 :nothing
;;	 10--> b  0: i  30 debug_marker                            :nothing
;;	 10--> b  0: i  31 loc clobber                             :nothing
;;	 10--> b  0: i  32 loc clobber                             :nothing
;;	 10--> b  0: i  33 debug_marker                            :nothing
;;	 10--> b  0: i  34 loc clobber                             :nothing
;;	 10--> b  0: i  35 debug_marker                            :nothing
;;	 10--> b  0: i  36 debug_marker                            :nothing
;;	 10--> b  0: i  38 loc clobber                             :nothing
;;	 10--> b  0: i  41 debug_marker                            :nothing
;;	 10--> b  0: i   4 (cc<0) r0=0                             :cortex_m4_ex
;;	 10--> b  0: i  21 loc clobber                             :nothing
;;	 10--> b  0: i  22 loc clobber                             :nothing
;;	 11--> b  0: i  47 use r0                                  :nothing
;;	 11--> b  0: i  58 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 11
;;   new head = 8
;;   new tail = 58



starting the processing of deferred insns
ending the processing of deferred insns


SCI_read_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={3d,6u} r1={1d} r2={3d,1u} r3={4d,6u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,4u} 
;;    total ref usage 50{30d,20u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 56 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 56 6 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 56 17 2 NOTE_INSN_FUNCTION_BEG)
(note 17 3 8 2 NOTE_INSN_DELETED)
(debug_insn 8 17 9 2 (debug_marker) "../System/SCI.c":327:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/SCI.c":266:9 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 3 r3 [120])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [120]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 13 12 14 2 (var_location:SI USARTx (reg/f:SI 3 r3 [orig:113 _6 ] [113])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 16 15 61 2 (set (reg:SI 2 r2 [orig:114 _7 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 16 37 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 2 r2 [orig:114 _7 ] [114])
                        (const_int 26 [0x1a]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:114 _7 ] [114])
        (expr_list:REG_UNUSED (reg:SI 2 r2)
            (nil))))
(insn 37 61 40 2 (cond_exec (lt (reg:CC_NZ 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [orig:116 _11 ] [116])
            (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                    (const_int 36 [0x24])) [18 _6->RDR+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 6567 {*p *thumb2_movsi_vfp}
     (nil))
(insn 40 37 5 2 (cond_exec (lt (reg:CC_NZ 100 cc)
            (const_int 0 [0]))
        (set (mem:QI (reg/v/f:SI 0 r0 [orig:119 data ] [119]) [0 *data_4(D)+0 S1 A8])
            (reg:QI 3 r3 [orig:116 _11 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:10 6252 {*p *arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [orig:116 _11 ] [116])
        (nil)))
(insn 5 40 60 2 (cond_exec (ge (reg:CC_NZ 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0 [orig:118 <retval> ] [118])
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":346:10 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 60 5 28 2 (use (reg/i:SI 0 r0)) -1
     (nil))
(debug_insn 28 60 29 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:QI rez (const_int 1 [0x1])) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":327:7 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/SCI.c":335:3 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":335:11 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 36 35 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(debug_insn 38 36 41 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":335:11 -1
     (nil))
(debug_insn 41 38 4 2 (debug_marker) "../System/SCI.c":339:3 -1
     (nil))
(insn 4 41 21 2 (cond_exec (lt (reg:CC_NZ 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0 [orig:118 <retval> ] [118])
            (const_int 0 [0]))) "../System/SCI.c":339:10 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(debug_insn 21 4 22 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 22 21 47 2 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":327:7 -1
     (nil))
(insn 47 22 63 2 (use (reg/i:SI 0 r0)) "../System/SCI.c":348:1 -1
     (nil))
(note 63 47 58 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 58 63 59 2 (simple_return) "../System/SCI.c":348:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 59 58 54)
(note 54 59 55 NOTE_INSN_DELETED)
(note 55 54 0 NOTE_INSN_DELETED)

;; Function _write (_write, funcdef_no=612, decl_uid=12203, cgraph_uid=616, symbol_order=621)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 11 (  1.2)


_write

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={3d,7u} r2={1d,4u} r3={4d,2u} r4={3d,4u} r5={3d,5u} r12={1d,1u} r13={3d,14u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} 
;;    total ref usage 83{40d,43u,0e} in 60{60 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 3 6 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 5 [r5]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 5 [r5]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]

( 4 5 )->[5]->( 6 5 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 13 [sp]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 7 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 94 to worklist
  Adding insn 121 to worklist
  Adding insn 41 to worklist
  Adding insn 63 to worklist
  Adding insn 54 to worklist
  Adding insn 98 to worklist
  Adding insn 75 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 97 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 62 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 120 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 29 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
processing block 8 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 17 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 11 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 77 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i  77 loc r1                                  :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i  10 loc D#16                                :nothing
;;	  0--> b  0: i  11 loc r2                                  :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 loc 0                                   :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 r0=r2                                   :cortex_m4_ex
;;	  1--> b  0: i  18 {pc={(r2==0)?L108:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 77
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 94 to 24 -- after reload
;;   ======================================================

;;	  2--> b  0: i  20 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  94 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use r5;}:cortex_m4_ex*5
;;	  9--> b  0: i  22 r1=r1-0x1                               :cortex_m4_ex
;;	 10--> b  0: i  21 r4=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  24 ip=r1+r2                                :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 12
;;   new head = 20
;;   new tail = 24

;;   ======================================================
;;   -- basic block 4 from 26 to 32 -- after reload
;;   ======================================================

;;	  0--> b  0: i  26 loc r1-D#16+0x1                         :nothing
;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  0--> b  0: i  29 r5=zxn([++r1])                          :cortex_m4_a,cortex_m4_b
;;	  0--> b  0: i  30 loc r5                                  :nothing
;;	  0--> b  0: i  31 debug_marker                            :nothing
;;	  0--> b  0: i  32 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 0
;;   new head = 26
;;   new tail = 32

;;   ======================================================
;;   -- basic block 5 from 34 to 121 -- after reload
;;   ======================================================

;;	  0--> b  0: i  34 loc clobber                             :nothing
;;	  0--> b  0: i  35 debug_marker                            :nothing
;;	  0--> b  0: i  36 debug_marker                            :nothing
;;	  0--> b  0: i  37 loc [`SCI']                             :nothing
;;	  0--> b  0: i  38 loc D#15                                :nothing
;;	  0--> b  0: i  39 debug_marker                            :nothing
;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  41 r3=[r4+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 120 {cc=cmp(r3<<0x18,0);clobber r3;}        :cortex_m4_ex
;;	  3--> b  0: i 121 pc={(cc>=0)?L42:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 34
;;   new tail = 121

;;   ======================================================
;;   -- basic block 6 from 47 to 63 -- after reload
;;   ======================================================

;;	  0--> b  0: i  47 loc clobber                             :nothing
;;	  0--> b  0: i  48 debug_marker                            :nothing
;;	  0--> b  0: i  49 loc D#15                                :nothing
;;	  0--> b  0: i  50 loc r5                                  :nothing
;;	  0--> b  0: i  51 debug_marker                            :nothing
;;	  0--> b  0: i  52 debug_marker                            :nothing
;;	  2--> b  0: i  62 cc=cmp(ip,r1)                           :cortex_m4_ex
;;	  3--> b  0: i  54 [r4+0x28]=r5                            :cortex_m4_a
;;	  3--> b  0: i  55 loc clobber                             :nothing
;;	  3--> b  0: i  56 loc clobber                             :nothing
;;	  3--> b  0: i  57 loc clobber                             :nothing
;;	  3--> b  0: i  58 debug_marker                            :nothing
;;	  3--> b  0: i  59 loc r1-D#16+0x1                         :nothing
;;	  3--> b  0: i  60 debug_marker                            :nothing
;;	  4--> b  0: i  63 pc={(cc!=0)?L61:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 47
;;   new tail = 63

;;   ======================================================
;;   -- basic block 7 from 66 to 98 -- after reload
;;   ======================================================

;;	  0--> b  0: i  66 loc clobber                             :nothing
;;	  0--> b  0: i  67 loc clobber                             :nothing
;;	  0--> b  0: i  68 loc clobber                             :nothing
;;	  0--> b  0: i  69 debug_marker                            :nothing
;;	  0--> b  0: i  75 use r0                                  :nothing
;;	  2--> b  0: i  97 {sp=sp+0x8;r4=[sp];r5=[sp+0x4];}        :cortex_m4_ex*5
;;	  7--> b  0: i  98 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 66
;;   new tail = 98

;;   ======================================================
;;   -- basic block 8 from 102 to 109 -- after reload
;;   ======================================================

;;	  0--> b  0: i 102 loc clobber                             :nothing
;;	  0--> b  0: i 103 loc clobber                             :nothing
;;	  0--> b  0: i 104 loc clobber                             :nothing
;;	  0--> b  0: i 105 debug_marker                            :nothing
;;	  0--> b  0: i 106 use r0                                  :nothing
;;	  0--> b  0: i 109 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 102
;;   new tail = 109



starting the processing of deferred insns
ending the processing of deferred insns


_write

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={3d,7u} r2={1d,4u} r3={4d,2u} r4={3d,4u} r5={3d,5u} r12={1d,1u} r13={3d,14u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} 
;;    total ref usage 83{40d,43u,0e} in 60{60 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 6 5 2 NOTE_INSN_DELETED)
(note 5 4 77 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 77 5 8 2 (var_location:SI D#16 (reg:SI 1 r1 [ ptr ])) -1
     (nil))
(debug_insn 8 77 10 2 (debug_marker) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 10 8 11 2 (var_location:SI data (debug_expr:SI D#16)) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI size (reg:SI 2 r2 [134])) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker:BLK) "../System/SCI.c":238:6 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/SCI.c":240:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/SCI.c":240:7 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 0 r0 [orig:128 len ] [128])
        (reg:SI 2 r2 [134])) "../System/SCI.c":240:2 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 18 17 19 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [orig:128 len ] [128])
                        (const_int 0 [0]))
                    (label_ref:SI 108)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":240:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 108)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 94 3 (set (reg/f:SI 3 r3 [129])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn/f 94 20 95 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [22  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
        ]) "../System/SCI.c":371:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [22  S4 A32])
                            (reg:SI 5 r5))
                    ])
                (nil)))))
(note 95 94 22 3 NOTE_INSN_PROLOGUE_END)
(insn 22 95 21 3 (set (reg:SI 1 r1 [orig:122 ivtmp.83 ] [122])
        (plus:SI (reg/v/f:SI 1 r1 [orig:127 ptr ] [127])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 21 22 24 3 (set (reg/f:SI 4 r4 [orig:115 _9 ] [115])
        (mem/f/c:SI (reg/f:SI 3 r3 [129]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [129])
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 24 21 61 3 (set (reg:SI 12 ip [orig:123 _23 ] [123])
        (plus:SI (reg:SI 1 r1 [orig:122 ivtmp.83 ] [122])
            (reg:SI 2 r2 [orig:128 len ] [128]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:128 len ] [128])
        (nil)))
(code_label 61 24 25 4 62 (nil) [1 uses])
(note 25 61 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (var_location:SI i (plus:SI (minus:SI (reg:SI 1 r1 [orig:122 ivtmp.83 ] [122])
            (debug_expr:SI D#16))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 27 26 29 4 (debug_marker) "../System/SCI.c":243:3 -1
     (nil))
(insn 29 27 30 4 (set (reg:SI 5 r5 [orig:114 _8 ] [114])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 1 r1 [orig:122 ivtmp.83 ] [122])) [0 MEM[base: _13, offset: 0B]+0 S1 A8]))) "../System/SCI.c":243:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 1 r1 [orig:122 ivtmp.83 ] [122])
        (nil)))
(debug_insn 30 29 31 4 (var_location:QI data (reg:QI 5 r5 [orig:114 _8 ] [114])) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker:BLK) "../System/SCI.c":185:6 -1
     (nil))
(debug_insn 32 31 42 4 (debug_marker) "../System/SCI.c":192:2 -1
     (nil))
(code_label 42 32 33 5 61 (nil) [1 uses])
(note 33 42 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 43 33 34 5 NOTE_INSN_DELETED)
(debug_insn 34 43 35 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 35 34 36 5 (debug_marker) "../System/SCI.c":192:58 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../System/SCI.c":192:7 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI D#15 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 38 37 39 5 (var_location:SI USARTx (debug_expr:SI D#15)) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 41 40 120 5 (set (reg:SI 3 r3 [orig:116 _10 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:115 _9 ] [115])
                (const_int 28 [0x1c])) [18 _9->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 41 121 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:116 _10 ] [116])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:116 _10 ] [116])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))
(jump_insn 121 120 46 5 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 42)
(note 46 121 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 48 47 49 6 (debug_marker) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 49 48 50 6 (var_location:SI USARTx (debug_expr:SI D#15)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 50 49 51 6 (var_location:QI Value (reg:QI 5 r5 [orig:114 _8 ] [114])) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 51 50 52 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 52 51 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 62 52 54 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:123 _23 ] [123])
            (reg:SI 1 r1 [orig:122 ivtmp.83 ] [122]))) "../System/SCI.c":240:2 268 {*arm_cmpsi_insn}
     (nil))
(insn 54 62 55 6 (set (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:115 _9 ] [115])
                (const_int 40 [0x28])) [18 _9->TDR+0 S4 A32])
        (reg:SI 5 r5 [orig:114 _8 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:114 _8 ] [114])
        (nil)))
(debug_insn 55 54 56 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 56 55 57 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 57 56 58 6 (var_location:QI data (clobber (const_int 0 [0]))) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../System/SCI.c":240:27 -1
     (nil))
(debug_insn 59 58 60 6 (var_location:SI i (plus:SI (minus:SI (reg:SI 1 r1 [orig:122 ivtmp.83 ] [122])
            (debug_expr:SI D#16))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 60 59 63 6 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(jump_insn 63 60 65 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../System/SCI.c":240:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 61)
(note 65 63 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 7 (var_location:SI data (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 67 66 68 7 (var_location:SI size (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 68 67 69 7 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 69 68 75 7 (debug_marker) "../System/SCI.c":388:2 -1
     (nil))
(insn 75 69 122 7 (use (reg/i:SI 0 r0)) "../System/SCI.c":389:1 -1
     (nil))
(note 122 75 97 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 97 122 98 7 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [22  S4 A32]))
        ]) "../System/SCI.c":389:1 380 {*load_multiple_with_writeback}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil)))))
(jump_insn 98 97 119 7 (simple_return) "../System/SCI.c":389:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 119 98 92)
(note 92 119 93 NOTE_INSN_DELETED)
(note 93 92 108 NOTE_INSN_DELETED)
(code_label 108 93 107 8 70 (nil) [1 uses])
(note 107 108 102 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 107 103 8 (var_location:SI data (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 103 102 104 8 (var_location:SI size (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 104 103 105 8 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 105 104 106 8 (debug_marker) "../System/SCI.c":388:2 -1
     (nil))
(insn 106 105 109 8 (use (reg/i:SI 0 r0)) "../System/SCI.c":389:1 -1
     (nil))
(jump_insn 109 106 110 8 (simple_return) "../System/SCI.c":389:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 110 109 0)

;; Function SCI_demo_Hello_world (SCI_demo_Hello_world, funcdef_no=613, decl_uid=11098, cgraph_uid=617, symbol_order=622)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 8 (  1.3)


SCI_demo_Hello_world

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d,2u} r2={3d,3u} r3={4d,2u} r13={1d,5u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} 
;;    total ref usage 48{32d,16u,0e} in 40{40 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 4 3 2 )->[3]->( 4 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 73 to worklist
  Adding insn 29 to worklist
  Adding insn 53 to worklist
  Adding insn 42 to worklist
  Adding insn 69 to worklist
Finished finding needed instructions:
processing block 5 lr out =  13 [sp] 14 [lr]
processing block 4 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 50 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 72 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 3 to worklist
  Adding insn 15 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 7 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 6 to 3 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 loc `*.LC0'                             :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 loc 0                                   :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 loc 0                                   :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  16 r0=`*.LC0'                              :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  15 r1=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   3 r2=0x48                                 :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 4
;;   new head = 6
;;   new tail = 3

;;   ======================================================
;;   -- basic block 3 from 20 to 73 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 loc clobber                             :nothing
;;	  0--> b  0: i  21 loc clobber                             :nothing
;;	  0--> b  0: i  22 loc clobber                             :nothing
;;	  0--> b  0: i  23 debug_marker                            :nothing
;;	  0--> b  0: i  24 debug_marker                            :nothing
;;	  0--> b  0: i  25 loc [`SCI']                             :nothing
;;	  0--> b  0: i  26 loc D#17                                :nothing
;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  0--> b  0: i  28 debug_marker                            :nothing
;;	  0--> b  0: i  35 loc clobber                             :nothing
;;	  0--> b  0: i  36 debug_marker                            :nothing
;;	  0--> b  0: i  37 loc D#17                                :nothing
;;	  0--> b  0: i  38 loc r2                                  :nothing
;;	  0--> b  0: i  39 debug_marker                            :nothing
;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  29 r3=[r1+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  72 {cc=cmp(r3<<0x18,0);clobber r3;}        :cortex_m4_ex
;;	  3--> b  0: i  73 pc={(cc>=0)?L30:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 20
;;   new tail = 73

;;   ======================================================
;;   -- basic block 4 from 42 to 53 -- after reload
;;   ======================================================

;;	  2--> b  0: i  42 [r1+0x28]=r2                            :cortex_m4_a
;;	  2--> b  0: i  43 loc clobber                             :nothing
;;	  2--> b  0: i  44 loc clobber                             :nothing
;;	  2--> b  0: i  45 loc clobber                             :nothing
;;	  2--> b  0: i  46 debug_marker                            :nothing
;;	  2--> b  0: i  47 loc r0-const(`*.LC0'-0x1)               :nothing
;;	  2--> b  0: i  48 debug_marker                            :nothing
;;	  3--> b  0: i  50 r2=zxn([++r0])                          :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  53 {pc={(r2!=0)?L30:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 42
;;   new tail = 53

;;   ======================================================
;;   -- basic block 5 from 69 to 69 -- after reload
;;   ======================================================

;;	  2--> b  0: i  69 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 69
;;   new tail = 69



starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_Hello_world

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d,2u} r2={3d,3u} r3={4d,2u} r13={1d,5u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} 
;;    total ref usage 48{32d,16u,0e} in 40{40 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 67 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 67 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 67 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../System/SCI.c":411:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SI str (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)) "../System/SCI.c":411:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker:BLK) "../System/SCI.c":214:6 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":217:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI i (const_int 0 [0])) "../System/SCI.c":217:11 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/SCI.c":222:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 14 13 16 2 (set (reg/f:SI 3 r3 [120])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 16 14 15 2 (set (reg:SI 0 r0 [orig:119 ivtmp.93 ] [119])
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)
        (nil)))
(insn 15 16 3 2 (set (reg/f:SI 1 r1 [orig:113 _2 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [120]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [120])
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 3 15 30 2 (set (reg:SI 2 r2 [orig:116 _5 ] [116])
        (const_int 72 [0x48])) "../System/SCI.c":222:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 72 [0x48])
        (nil)))
(code_label 30 3 19 3 76 (nil) [2 uses])
(note 19 30 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 31 19 20 3 NOTE_INSN_DELETED)
(debug_insn 20 31 21 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 22 3 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 22 21 23 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 25 24 26 3 (var_location:SI D#17 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 26 25 27 3 (var_location:SI USARTx (debug_expr:SI D#17)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 28 27 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(debug_insn 35 28 36 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 37 36 38 3 (var_location:SI USARTx (debug_expr:SI D#17)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 38 37 39 3 (var_location:QI Value (reg:QI 2 r2 [orig:116 _5 ] [116])) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 39 38 40 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 40 39 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 29 40 72 3 (set (reg:SI 3 r3 [orig:114 _3 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:113 _2 ] [113])
                (const_int 28 [0x1c])) [18 _2->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 29 73 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:114 _3 ] [114])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _3 ] [114])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))
(jump_insn 73 72 34 3 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 30)
(note 34 73 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 52 34 42 4 NOTE_INSN_DELETED)
(insn 42 52 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:113 _2 ] [113])
                (const_int 40 [0x28])) [18 _2->TDR+0 S4 A32])
        (reg:SI 2 r2 [orig:116 _5 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:116 _5 ] [116])
        (nil)))
(debug_insn 43 42 44 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../System/SCI.c":225:3 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI i (minus:SI (reg:SI 0 r0 [orig:119 ivtmp.93 ] [119])
        (const:SI (plus:SI (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)
                (const_int -1 [0xffffffffffffffff]))))) -1
     (nil))
(debug_insn 48 47 50 4 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 50 48 53 4 (set (reg:SI 2 r2 [orig:116 _5 ] [116])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 0 r0 [orig:119 ivtmp.93 ] [119])) [0 MEM[base: _11, offset: 0B]+0 S1 A8]))) "../System/SCI.c":222:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 0 r0 [orig:119 ivtmp.93 ] [119])
        (nil)))
(jump_insn 53 50 70 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 2 r2 [orig:116 _5 ] [116])
                        (const_int 0 [0]))
                    (label_ref:SI 30)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":222:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(note 70 53 68 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 68 70 69 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 69 68 71 5 (simple_return) "../System/SCI.c":412:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 71 69 65)
(note 65 71 66 NOTE_INSN_DELETED)
(note 66 65 0 NOTE_INSN_DELETED)

;; Function SCI_demo_Hello_world_printf (SCI_demo_Hello_world_printf, funcdef_no=614, decl_uid=11102, cgraph_uid=618, symbol_order=623)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


SCI_demo_Hello_world_printf

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={3d} r2={3d} r3={4d,1u} r4={4d,4u} r5={3d,3u} r12={4d} r13={3d,14u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 225{198d,27u,0e} in 20{18 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 5 [r5] 13 [sp]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 13 [sp]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 35 to worklist
  Adding insn 25 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 38 to worklist
Finished finding needed instructions:
processing block 4 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 3 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 24 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 2 lr out =  4 [r4] 5 [r5] 13 [sp]
  Adding insn 3 to worklist
  Adding insn 14 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 35 to 3 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc 0                                   :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  35 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  14 r5=`*.LC1'                              :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i   3 r4=0xa                                  :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 7
;;   new head = 6
;;   new tail = 3

;;   ======================================================
;;   -- basic block 3 from 11 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i  11 loc clobber                             :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  31 r0=r5                                   :cortex_m4_ex
;;	  1--> b  0: i  15 {r0=call [`puts'];use 0;clobber lr;}    :cortex_m4_ex*3
;;	  1--> b  0: i  16 debug_marker                            :nothing
;;	  4--> b  0: i  32 r0=0x3e8                                :cortex_m4_ex
;;	  5--> b  0: i  18 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3
;;	  5--> b  0: i  19 debug_marker                            :nothing
;;	  5--> b  0: i  20 loc clobber                             :nothing
;;	  5--> b  0: i  21 debug_marker                            :nothing
;;	  8--> b  0: i  24 {cc=cmp(r4-0x1,0);r4=r4-0x1;}           :cortex_m4_ex
;;	  9--> b  0: i  25 pc={(cc!=0)?L23:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 11
;;   new tail = 25

;;   ======================================================
;;   -- basic block 4 from 38 to 38 -- after reload
;;   ======================================================

;;	  2--> b  0: i  38 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 38
;;   new tail = 38



starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_Hello_world_printf

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={3d} r2={3d} r3={4d,1u} r4={4d,4u} r5={3d,3u} r12={4d} r13={3d,14u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 225{198d,27u,0e} in 20{18 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../System/SCI.c":431:2 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/SCI.c":431:6 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 9 8 35 2 (debug_marker) "../System/SCI.c":431:14 -1
     (nil))
(insn/f 35 9 36 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [22  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../System/SCI.c":428:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_DEAD (reg:SI 3 r3)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32])
                                    (reg:SI 3 r3))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [22  S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [22  S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [22  S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))
(note 36 35 14 2 NOTE_INSN_PROLOGUE_END)
(insn 14 36 3 2 (set (reg/f:SI 5 r5 [115])
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 00000000071e9c60 *.LC1>)) "../System/SCI.c":433:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 00000000071e9c60 *.LC1>)
        (nil)))
(insn 3 14 23 2 (set (reg:SI 4 r4 [orig:113 ivtmp_1 ] [113])
        (const_int 10 [0xa])) "../System/SCI.c":428:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 10 [0xa])
        (nil)))
(code_label 23 3 10 3 84 (nil) [1 uses])
(note 10 23 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 22 10 11 3 NOTE_INSN_DELETED)
(debug_insn 11 22 12 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 12 11 31 3 (debug_marker) "../System/SCI.c":433:3 -1
     (nil))
(insn 31 12 15 3 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [115])) "../System/SCI.c":433:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 15 31 16 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0000000005a7c200 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":433:3 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0000000005a7c200 __builtin_puts>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 16 15 32 3 (debug_marker) "../System/SCI.c":434:3 -1
     (nil))
(insn 32 16 18 3 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":434:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 18 32 19 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":434:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 19 18 20 3 (debug_marker) "../System/SCI.c":431:19 -1
     (nil))
(debug_insn 20 19 21 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 24 3 (debug_marker) "../System/SCI.c":431:14 -1
     (nil))
(insn 24 21 25 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 4 r4 [orig:113 ivtmp_1 ] [113])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 4 r4 [orig:113 ivtmp_1 ] [113])
                (plus:SI (reg:SI 4 r4 [orig:113 ivtmp_1 ] [113])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/SCI.c":431:2 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 25 24 41 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../System/SCI.c":431:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 966379460 (nil)))
 -> 23)
(note 41 25 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 37 41 38 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 38 37 42 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [22  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [22  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [22  S4 A32]))
        ]) "../System/SCI.c":437:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 42 38 33)
(note 33 42 34 NOTE_INSN_DELETED)
(note 34 33 0 NOTE_INSN_DELETED)

;; Function SCI_demo_echo_with_polling (SCI_demo_echo_with_polling, funcdef_no=615, decl_uid=11100, cgraph_uid=619, symbol_order=624) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 8 (  1.1)


SCI_demo_echo_with_polling

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d} r1={4d,3u} r2={4d,2u} r3={3d,5u} r13={1d,6u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} 
;;    total ref usage 51{32d,19u,0e} in 87{87 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp]
;; live  out 	 3 [r3] 13 [sp]

( 2 3 6 )->[3]->( 4 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	 1 [r1]
;; lr  out 	 3 [r3] 13 [sp]
;; live  out 	 3 [r3] 13 [sp]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 13 [sp]
;; live  out 	 1 [r1] 3 [r3] 13 [sp]

( 5 4 )->[5]->( 6 5 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 1 [r1] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	 2 [r2]
;; lr  out 	 1 [r1] 3 [r3] 13 [sp]
;; live  out 	 1 [r1] 3 [r3] 13 [sp]

( 5 )->[6]->( 3 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 1 [r1] 3 [r3] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp]
;; live  out 	 3 [r3] 13 [sp]

( )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 132 to worklist
  Adding insn 27 to worklist
  Adding insn 99 to worklist
  Adding insn 130 to worklist
  Adding insn 42 to worklist
  Adding insn 133 to worklist
  Adding insn 55 to worklist
Finished finding needed instructions:
processing block 6 lr out =  3 [r3] 13 [sp]
  Adding insn 54 to worklist
processing block 5 lr out =  1 [r1] 3 [r3] 13 [sp]
  Adding insn 129 to worklist
processing block 4 lr out =  1 [r1] 3 [r3] 13 [sp]
processing block 3 lr out =  3 [r3] 13 [sp]
  Adding insn 131 to worklist
processing block 2 lr out =  3 [r3] 13 [sp]
  Adding insn 12 to worklist
  Adding insn 11 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 9 (  1.3)
;;   ======================================================
;;   -- basic block 2 from 5 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 loc 5.0e-1                              :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 loc 0.0                                 :nothing
;;	  0--> b  0: i  11 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  12 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 5
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 132 -- after reload
;;   ======================================================

;;	  0--> b  0: i  14 loc clobber                             :nothing
;;	  0--> b  0: i  15 loc clobber                             :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  0--> b  0: i  23 loc [`SCI']                             :nothing
;;	  0--> b  0: i  24 loc D#19                                :nothing
;;	  0--> b  0: i  25 debug_marker                            :nothing
;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  0--> b  0: i  27 r2=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 131 {cc=cmp(r2<<0x1a,0);clobber r1;}        :cortex_m4_ex
;;	  3--> b  0: i 132 pc={(cc>=0)?L85:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 14
;;   new tail = 132

;;   ======================================================
;;   -- basic block 4 from 90 to 106 -- after reload
;;   ======================================================

;;	  0--> b  0: i  90 loc clobber                             :nothing
;;	  0--> b  0: i  91 loc 0x1                                 :nothing
;;	  0--> b  0: i  92 debug_marker                            :nothing
;;	  0--> b  0: i  93 loc clobber                             :nothing
;;	  0--> b  0: i  94 loc clobber                             :nothing
;;	  0--> b  0: i  95 debug_marker                            :nothing
;;	  0--> b  0: i  96 loc D#19                                :nothing
;;	  0--> b  0: i  97 debug_marker                            :nothing
;;	  0--> b  0: i  98 debug_marker                            :nothing
;;	  2--> b  0: i  99 r1=[r3+0x24]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 100 loc r1                                  :nothing
;;	  2--> b  0: i 101 loc clobber                             :nothing
;;	  2--> b  0: i 102 loc D#18                                :nothing
;;	  2--> b  0: i 103 debug_marker                            :nothing
;;	  2--> b  0: i 104 loc D#18                                :nothing
;;	  2--> b  0: i 105 loc clobber                             :nothing
;;	  2--> b  0: i 106 loc clobber                             :nothing
;;	Ready list (final):  
;;   total time = 2
;;   new head = 90
;;   new tail = 106

;;   ======================================================
;;   -- basic block 5 from 35 to 130 -- after reload
;;   ======================================================

;;	  0--> b  0: i  35 loc clobber                             :nothing
;;	  0--> b  0: i  36 loc clobber                             :nothing
;;	  0--> b  0: i  37 debug_marker                            :nothing
;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  0--> b  0: i  39 loc D#19                                :nothing
;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  41 debug_marker                            :nothing
;;	  0--> b  0: i  42 r2=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 129 {cc=cmp(r2<<0x18,0);clobber r2;}        :cortex_m4_ex
;;	  3--> b  0: i 130 pc={(cc>=0)?L43:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 35
;;   new tail = 130

;;   ======================================================
;;   -- basic block 6 from 48 to 133 -- after reload
;;   ======================================================

;;	  0--> b  0: i  48 loc clobber                             :nothing
;;	  0--> b  0: i  49 debug_marker                            :nothing
;;	  0--> b  0: i  50 loc D#19                                :nothing
;;	  0--> b  0: i  51 loc D#18                                :nothing
;;	  0--> b  0: i  52 debug_marker                            :nothing
;;	  0--> b  0: i  53 debug_marker                            :nothing
;;	  2--> b  0: i  54 r1=zxn(r1)                              :cortex_m4_ex
;;	  3--> b  0: i  55 [r3+0x28]=r1                            :cortex_m4_a
;;	  3--> b  0: i  56 loc clobber                             :nothing
;;	  3--> b  0: i  57 loc clobber                             :nothing
;;	  3--> b  0: i  60 loc clobber                             :nothing
;;	  3--> b  0: i  61 loc clobber                             :nothing
;;	  3--> b  0: i  62 loc clobber                             :nothing
;;	  3--> b  0: i  63 loc clobber                             :nothing
;;	  3--> b  0: i  64 loc clobber                             :nothing
;;	  3--> b  0: i  65 debug_marker                            :nothing
;;	  3--> b  0: i  66 loc 5.0e-1                              :nothing
;;	  3--> b  0: i  67 debug_marker                            :nothing
;;	  3--> b  0: i  68 debug_marker                            :nothing
;;	  3--> b  0: i  69 loc 0                                   :nothing
;;	  3--> b  0: i  70 loc clobber                             :nothing
;;	  3--> b  0: i  71 loc clobber                             :nothing
;;	  3--> b  0: i  72 debug_marker                            :nothing
;;	  3--> b  0: i  73 loc clobber                             :nothing
;;	  3--> b  0: i  74 loc clobber                             :nothing
;;	  3--> b  0: i  75 loc clobber                             :nothing
;;	  3--> b  0: i  76 debug_marker                            :nothing
;;	  3--> b  0: i  77 loc clobber                             :nothing
;;	  3--> b  0: i  78 debug_marker                            :nothing
;;	  3--> b  0: i  79 loc clobber                             :nothing
;;	  3--> b  0: i  80 debug_marker                            :nothing
;;	  3--> b  0: i  81 loc clobber                             :nothing
;;	  3--> b  0: i  82 loc clobber                             :nothing
;;	  3--> b  0: i  83 loc clobber                             :nothing
;;	  3--> b  0: i  84 debug_marker                            :nothing
;;	  4--> b  0: i 133 pc=L85                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 48
;;   new tail = 133



starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_echo_with_polling

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d} r1={4d,3u} r2={4d,2u} r3={3d,5u} r13={1d,6u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} 
;;    total ref usage 51{32d,19u,0e} in 87{87 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 126 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 126 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 126 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/SCI.c":455:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/SCI.c":459:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SF a_0 (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":459:8 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/SCI.c":460:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":461:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) "../System/SCI.c":461:8 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 3 r3 [120])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 12 11 85 2 (set (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [120]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(code_label 85 12 13 3 93 (nil) [2 uses])
(note 13 85 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 28 15 3 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../System/SCI.c":467:2 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../System/SCI.c":472:3 -1
     (nil))
(debug_insn 18 17 19 3 (var_location:SI c (debug_implicit_ptr:SI c)) "../System/SCI.c":472:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker:BLK) "../System/SCI.c":285:18 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../System/SCI.c":289:2 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker:BLK) "../System/SCI.c":266:9 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(debug_insn 23 22 24 3 (var_location:SI D#19 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 24 23 25 3 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 27 26 131 3 (set (reg:SI 2 r2 [orig:114 _7 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 27 132 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 2 r2 [orig:114 _7 ] [114])
                        (const_int 26 [0x1a]))
                    (const_int 0 [0])))
            (clobber (reg:SI 1 r1))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:114 _7 ] [114])
        (expr_list:REG_UNUSED (reg:SI 1 r1)
            (nil))))
(jump_insn 132 131 89 3 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 85)
(note 89 132 90 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 91 90 92 4 (var_location:QI rez (const_int 1 [0x1])) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 92 91 93 4 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(debug_insn 93 92 94 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 94 93 95 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":289:7 -1
     (nil))
(debug_insn 95 94 96 4 (debug_marker) "../System/SCI.c":298:3 -1
     (nil))
(debug_insn 96 95 97 4 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 97 96 98 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 98 97 99 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 99 98 100 4 (set (reg:SI 1 r1 [orig:116 _11 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 36 [0x24])) [18 _6->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 100 99 101 4 (var_location:QI D#18 (reg:QI 1 r1 [orig:116 _11 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:10 -1
     (nil))
(debug_insn 101 100 102 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 102 101 103 4 (var_location:QI c (debug_expr:QI D#18)) "../System/SCI.c":298:6 -1
     (nil))
(debug_insn 103 102 104 4 (debug_marker) "../System/SCI.c":302:3 -1
     (nil))
(debug_insn 104 103 105 4 (var_location:QI c (debug_expr:QI D#18)) -1
     (nil))
(debug_insn 105 104 106 4 (var_location:SI c (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(debug_insn 106 105 43 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(code_label 43 106 34 5 92 (nil) [1 uses])
(note 34 43 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 44 34 35 5 NOTE_INSN_DELETED)
(debug_insn 35 44 36 5 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":477:4 -1
     (nil))
(debug_insn 36 35 37 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 39 38 40 5 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 42 41 129 5 (set (reg:SI 2 r2 [orig:117 _13 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 42 130 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 2 r2 [orig:117 _13 ] [117])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:117 _13 ] [117])
        (expr_list:REG_UNUSED (reg:SI 2 r2)
            (nil))))
(jump_insn 130 129 47 5 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 43)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 43)
(note 47 130 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 49 48 50 6 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 50 49 51 6 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 51 50 52 6 (var_location:QI Value (debug_expr:QI D#18)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 54 53 55 6 (set (reg:SI 1 r1 [orig:119 _17 ] [119])
        (zero_extend:SI (reg:QI 1 r1 [orig:116 _11 ] [116]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 55 54 56 6 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 40 [0x28])) [18 _6->TDR+0 S4 A32])
        (reg:SI 1 r1 [orig:119 _17 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:119 _17 ] [119])
        (nil)))
(debug_insn 56 55 57 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 57 56 60 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 60 57 61 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 61 60 62 6 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 62 61 63 6 (var_location:SI c (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(debug_insn 63 62 64 6 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(debug_insn 64 63 65 6 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":477:4 -1
     (nil))
(debug_insn 65 64 66 6 (debug_marker) "../System/SCI.c":491:3 -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SF a_n (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":491:7 -1
     (nil))
(debug_insn 67 66 68 6 (debug_marker) "../System/SCI.c":492:3 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../System/SCI.c":492:7 -1
     (nil))
(debug_insn 69 68 70 6 (var_location:SI n (const_int 0 [0])) -1
     (nil))
(debug_insn 70 69 71 6 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 71 70 72 6 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 72 71 73 6 (debug_marker) "../System/SCI.c":492:21 -1
     (nil))
(debug_insn 73 72 74 6 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 75 74 76 6 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 76 75 77 6 (debug_marker) "../System/SCI.c":494:5 -1
     (nil))
(debug_insn 77 76 78 6 (var_location:SF sum (clobber (const_int 0 [0]))) "../System/SCI.c":494:9 -1
     (nil))
(debug_insn 78 77 79 6 (debug_marker) "../System/SCI.c":495:5 -1
     (nil))
(debug_insn 79 78 80 6 (var_location:SF a_n (clobber (const_int 0 [0]))) "../System/SCI.c":495:9 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../System/SCI.c":492:30 -1
     (nil))
(debug_insn 81 80 82 6 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 82 81 83 6 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 83 82 84 6 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 84 83 133 6 (debug_marker) "../System/SCI.c":492:21 -1
     (nil))
(jump_insn 133 84 134 6 (set (pc)
        (label_ref 85)) "../System/SCI.c":178:1 284 {*arm_jump}
     (nil)
 -> 85)
(barrier 134 133 125)
(note 125 134 0 NOTE_INSN_DELETED)

;; Function SCI_send_string_IT (SCI_send_string_IT, funcdef_no=616, decl_uid=11104, cgraph_uid=620, symbol_order=625)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 12 (  1.1)


SCI_send_string_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,6u} r1={7d,6u} r2={5d,6u} r3={9d,9u} r4={5d,9u} r5={3d,3u} r6={3d,3u} r12={4d} r13={5d,28u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 292{219d,73u,0e} in 99{97 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 10 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]

( 3 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 4 [r4]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]

( 4 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;; live  in  	 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 13 [sp]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp]

( 7 8 6 )->[8]->( 8 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 100 [cc]
;; live  in  	 2 [r2] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp]

( 8 5 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]

( 2 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 9 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 176 to worklist
  Adding insn 44 to worklist
  Adding insn 30 to worklist
  Adding insn 49 to worklist
  Adding insn 201 to worklist
  Adding insn 61 to worklist
  Adding insn 81 to worklist
  Adding insn 72 to worklist
  Adding insn 125 to worklist
  Adding insn 117 to worklist
  Adding insn 103 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 180 to worklist
  Adding insn 189 to worklist
Finished finding needed instructions:
processing block 9 lr out =  4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 181 to worklist
processing block 8 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 108 to worklist
processing block 7 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 80 to worklist
  Adding insn 75 to worklist
  Adding insn 70 to worklist
  Adding insn 71 to worklist
processing block 6 lr out =  2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 200 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 5 lr out =  13 [sp] 14 [lr]
processing block 4 lr out =  1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 41 to worklist
  Adding insn 36 to worklist
  Adding insn 166 to worklist
processing block 3 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
  Adding insn 155 to worklist
  Adding insn 29 to worklist
  Adding insn 4 to worklist
  Adding insn 177 to worklist
processing block 10 lr out =  4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 14 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 13 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 145 to 16 -- after reload
;;   ======================================================

;;	  0--> b  0: i 145 loc r0                                  :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc 0                                   :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 loc 0                                   :nothing
;;	  0--> b  0: i  12 loc D#23                                :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 r1=zxn([r0])                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  16 {pc={(r1==0)?L188:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 145
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 176 to 155 -- after reload
;;   ======================================================

;;	  2--> b  0: i 176 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r5;use r6;use lr;}:cortex_m4_ex*5
;;	  7--> b  0: i  29 r6=`*.LANCHOR4'                         :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 177 sp=sp-0x8                               :cortex_m4_ex
;;	 10--> b  0: i   4 r4=r0                                   :cortex_m4_ex
;;	 11--> b  0: i 155 r5=0x1-r0                               :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 11
;;   new head = 176
;;   new tail = 155

;;   ======================================================
;;   -- basic block 4 from 24 to 44 -- after reload
;;   ======================================================

;;	  0--> b  0: i  24 loc r4-D#23                             :nothing
;;	  0--> b  0: i  25 loc r4                                  :nothing
;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  0--> b  0: i 166 r0=r6                                   :cortex_m4_ex
;;	  1--> b  0: i  30 {r0=call [`BUF_store_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  1--> b  0: i  31 debug_marker                            :nothing
;;	  1--> b  0: i  32 loc r4+0x1                              :nothing
;;	  1--> b  0: i  33 loc D#22                                :nothing
;;	  1--> b  0: i  34 debug_marker                            :nothing
;;	  4--> b  0: i  36 r3=r5+r4                                :cortex_m4_ex
;;	  4--> b  0: i  37 loc r3                                  :nothing
;;	  4--> b  0: i  38 loc D#22                                :nothing
;;	  4--> b  0: i  39 debug_marker                            :nothing
;;	  5--> b  0: i  41 r1=zxn([++r4])                          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  44 {pc={(r1!=0)?L42:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 24
;;   new tail = 44

;;   ======================================================
;;   -- basic block 5 from 46 to 49 -- after reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing
;;	  2--> b  0: i  49 {pc={(r3==0)?L143:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 46
;;   new tail = 49

;;   ======================================================
;;   -- basic block 6 from 51 to 201 -- after reload
;;   ======================================================

;;	  0--> b  0: i  51 loc D#23                                :nothing
;;	  0--> b  0: i  52 debug_marker                            :nothing
;;	  0--> b  0: i  53 loc D#1                                 :nothing
;;	  0--> b  0: i  54 loc D#2                                 :nothing
;;	  0--> b  0: i  55 debug_marker                            :nothing
;;	  2--> b  0: i  56 r4=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  57 r2=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  58 loc r2                                  :nothing
;;	  4--> b  0: i  59 debug_marker                            :nothing
;;	  4--> b  0: i  60 debug_marker                            :nothing
;;	  6--> b  0: i  61 r3=[r2+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i 200 {cc=cmp(r3<<0x18,0);clobber r3;}        :cortex_m4_ex
;;	  9--> b  0: i 201 pc={(cc>=0)?L123:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 51
;;   new tail = 201

;;   ======================================================
;;   -- basic block 7 from 66 to 90 -- after reload
;;   ======================================================

;;	  0--> b  0: i  66 loc clobber                             :nothing
;;	  0--> b  0: i  67 debug_marker                            :nothing
;;	  2--> b  0: i  71 r0=`*.LANCHOR4'                         :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  70 r1=sp+0x7                               :cortex_m4_ex
;;	  5--> b  0: i  72 {r0=call [`BUF_get_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  5--> b  0: i  73 debug_marker                            :nothing
;;	  8--> b  0: i  75 r2=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  76 loc r2                                  :nothing
;;	  8--> b  0: i  77 loc [sp+0x7]                            :nothing
;;	  8--> b  0: i  78 debug_marker                            :nothing
;;	  8--> b  0: i  79 debug_marker                            :nothing
;;	  9--> b  0: i  80 r3=zxn([sp+0x7])                        :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  81 [r2+0x28]=r3                            :cortex_m4_a
;;	 10--> b  0: i  84 loc clobber                             :nothing
;;	 10--> b  0: i  85 loc clobber                             :nothing
;;	 10--> b  0: i  86 loc clobber                             :nothing
;;	 10--> b  0: i  87 debug_marker                            :nothing
;;	 10--> b  0: i  88 loc [`SCI']                             :nothing
;;	 10--> b  0: i  89 loc D#21                                :nothing
;;	 10--> b  0: i  90 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 10
;;   new head = 66
;;   new tail = 90

;;   ======================================================
;;   -- basic block 8 from 93 to 125 -- after reload
;;   ======================================================

;;	  0--> b  0: i  93 debug_marker                            :nothing
;;	  0--> b  0: i  94 debug_marker                            :nothing
;;	  0--> b  0: i  95 debug_marker                            :nothing
;;	  0--> b  0: i  96 debug_marker                            :nothing
;;	  0--> b  0: i  97 loc D#21                                :nothing
;;	  0--> b  0: i  98 loc D#20                                :nothing
;;	  0--> b  0: i  99 debug_marker                            :nothing
;;	  0--> b  0: i 100 debug_marker                            :nothing
;;	  0--> b  0: i 101 debug_marker                            :nothing
;;	  0--> b  0: i 103 r3=asm_operands                         :nothing
;;	  1--> b  0: i 104 loc r3                                  :nothing
;;	  1--> b  0: i 105 debug_marker                            :nothing
;;	  1--> b  0: i 106 loc clobber                             :nothing
;;	  1--> b  0: i 107 loc clobber                             :nothing
;;	  1--> b  0: i 108 r3=r3|0x80                              :cortex_m4_ex
;;	  1--> b  0: i 109 loc r3                                  :nothing
;;	  1--> b  0: i 110 debug_marker                            :nothing
;;	  1--> b  0: i 111 loc r3                                  :nothing
;;	  1--> b  0: i 112 loc D#20                                :nothing
;;	  1--> b  0: i 113 debug_marker                            :nothing
;;	  1--> b  0: i 114 debug_marker                            :nothing
;;	  1--> b  0: i 115 debug_marker                            :nothing
;;	  2--> b  0: i 117 {r1=asm_operands;[r2]=asm_operands;}    :nothing
;;	  3--> b  0: i 118 loc r1                                  :nothing
;;	  3--> b  0: i 119 debug_marker                            :nothing
;;	  3--> b  0: i 120 loc clobber                             :nothing
;;	  3--> b  0: i 121 loc clobber                             :nothing
;;	  3--> b  0: i 122 loc clobber                             :nothing
;;	  3--> b  0: i 125 {pc={(r1!=0)?L123:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 93
;;   new tail = 125

;;   ======================================================
;;   -- basic block 9 from 180 to 183 -- after reload
;;   ======================================================

;;	  2--> b  0: i 180 unspec/v[0] 0                           :cortex_m4_ex
;;	  3--> b  0: i 181 sp=sp+0x8                               :cortex_m4_ex
;;	  4--> b  0: i 182 unspec[sp] 4                            :nothing
;;	  4--> b  0: i 183 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 4
;;   new head = 180
;;   new tail = 183

;;   ======================================================
;;   -- basic block 10 from 189 to 189 -- after reload
;;   ======================================================

;;	  0--> b  0: i 189 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 189
;;   new tail = 189



starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_string_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,6u} r1={7d,6u} r2={5d,6u} r3={9d,9u} r4={5d,9u} r5={3d,3u} r6={3d,3u} r12={4d} r13={5d,28u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 292{219d,73u,0e} in 99{97 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 3 145 2 NOTE_INSN_DELETED)
(debug_insn 145 15 7 2 (var_location:SI D#23 (reg:SI 0 r0 [ str ])) -1
     (nil))
(debug_insn 7 145 8 2 (debug_marker) "../System/SCI.c":508:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI i (const_int 0 [0])) "../System/SCI.c":508:11 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":509:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":514:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI str (debug_expr:SI D#23)) -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(insn 14 13 16 2 (set (reg:SI 1 r1 [orig:113 _2 ] [113])
        (zero_extend:SI (mem:QI (reg/v/f:SI 0 r0 [orig:128 str ] [128]) [0 *str_7(D)+0 S1 A8]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 16 14 21 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [orig:113 _2 ] [113])
                        (const_int 0 [0]))
                    (label_ref:SI 188)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":514:7 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 188)
(note 21 16 176 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn/f 176 21 29 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [22  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../System/SCI.c":506:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [22  S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [22  S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [22  S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))
(insn 29 176 177 3 (set (reg/f:SI 6 r6 [140])
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn/f 177 29 178 3 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "../System/SCI.c":506:1 7 {*arm_addsi3}
     (nil))
(note 178 177 4 3 NOTE_INSN_PROLOGUE_END)
(insn 4 178 155 3 (set (reg:SI 4 r4 [orig:116 ivtmp.113 ] [116])
        (reg/v/f:SI 0 r0 [orig:128 str ] [128])) "../System/SCI.c":514:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 155 4 42 3 (set (reg:SI 5 r5 [138])
        (minus:SI (const_int 1 [0x1])
            (reg:SI 0 r0 [orig:116 ivtmp.113 ] [116]))) 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:116 ivtmp.113 ] [116])
        (nil)))
(code_label 42 155 23 4 101 (nil) [1 uses])
(note 23 42 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 23 24 4 NOTE_INSN_DELETED)
(debug_insn 24 43 25 4 (var_location:SI i (minus:SI (reg:SI 4 r4 [orig:116 ivtmp.113 ] [116])
        (debug_expr:SI D#23))) -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI str (reg:SI 4 r4 [orig:116 ivtmp.113 ] [116])) -1
     (nil))
(debug_insn 26 25 166 4 (debug_marker) "../System/SCI.c":516:3 -1
     (nil))
(insn 166 26 30 4 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [140])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 30 166 31 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":516:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 31 30 32 4 (debug_marker) "../System/SCI.c":517:3 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:SI D#22 (plus:SI (reg:SI 4 r4 [orig:116 ivtmp.113 ] [116])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 33 32 34 4 (var_location:SI str (debug_expr:SI D#22)) "../System/SCI.c":517:6 -1
     (nil))
(debug_insn 34 33 36 4 (debug_marker) "../System/SCI.c":518:3 -1
     (nil))
(insn 36 34 37 4 (set (reg:SI 3 r3 [orig:126 _38 ] [126])
        (plus:SI (reg:SI 5 r5 [138])
            (reg:SI 4 r4 [orig:116 ivtmp.113 ] [116]))) 7 {*arm_addsi3}
     (nil))
(debug_insn 37 36 38 4 (var_location:SI i (reg:SI 3 r3 [orig:126 _38 ] [126])) -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI str (debug_expr:SI D#22)) -1
     (nil))
(debug_insn 39 38 41 4 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(insn 41 39 44 4 (set (reg:SI 1 r1 [orig:113 _2 ] [113])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 4 r4 [orig:116 ivtmp.113 ] [116])) [0 MEM[base: _39, offset: 0B]+0 S1 A8]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 4 r4 [orig:116 ivtmp.113 ] [116])
        (nil)))
(jump_insn 44 41 45 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:113 _2 ] [113])
                        (const_int 0 [0]))
                    (label_ref:SI 42)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":514:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 42)
(note 45 44 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 48 45 46 5 NOTE_INSN_DELETED)
(debug_insn 46 48 49 5 (debug_marker) "../System/SCI.c":523:2 -1
     (nil))
(jump_insn 49 46 50 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 3 r3 [orig:126 _38 ] [126])
                        (const_int 0 [0]))
                    (label_ref:SI 143)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":523:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:126 _38 ] [126])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 461158348 (nil))))
 -> 143)
(note 50 49 62 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 62 50 51 6 NOTE_INSN_DELETED)
(debug_insn 51 62 52 6 (var_location:SI D#1 (debug_expr:SI D#23)) -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 54 53 55 6 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 55 54 56 6 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 56 55 57 6 (set (reg/f:SI 4 r4 [131])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 57 56 58 6 (set (reg/f:SI 2 r2 [orig:117 _13 ] [117])
        (mem/f/c:SI (reg/f:SI 4 r4 [131]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 58 57 59 6 (var_location:SI USARTx (reg/f:SI 2 r2 [orig:117 _13 ] [117])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 59 58 60 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 60 59 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 61 60 200 6 (set (reg:SI 3 r3 [orig:118 _14 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:117 _13 ] [117])
                (const_int 28 [0x1c])) [18 _13->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 61 201 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:118 _14 ] [118])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:118 _14 ] [118])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))
(jump_insn 201 200 65 6 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 123)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 123)
(note 65 201 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 68 65 66 7 NOTE_INSN_DELETED)
(debug_insn 66 68 67 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 67 66 71 7 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 71 67 70 7 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 71 72 7 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 7 [0x7]))) "../System/SCI.c":534:4 7 {*arm_addsi3}
     (nil))
(call_insn 72 70 73 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 73 72 75 7 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 75 73 76 7 (set (reg/f:SI 2 r2 [orig:117 _13 ] [117])
        (mem/f/c:SI (reg/f:SI 4 r4 [131]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [131])
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 76 75 77 7 (var_location:SI USARTx (reg/f:SI 2 r2 [orig:117 _13 ] [117])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 77 76 78 7 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 13 sp)
            (const_int 7 [0x7])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 80 79 81 7 (set (reg:SI 3 r3 [orig:121 _18 ] [121])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 13 sp)
                    (const_int 7 [0x7])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 81 80 84 7 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:117 _13 ] [117])
                (const_int 40 [0x28])) [18 _16->TDR+0 S4 A32])
        (reg:SI 3 r3 [orig:121 _18 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:121 _18 ] [121])
        (nil)))
(debug_insn 84 81 85 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 85 84 86 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 86 85 87 7 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 87 86 88 7 (debug_marker) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI D#21 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI USARTx (debug_expr:SI D#21)) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 90 89 123 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3502:22 -1
     (nil))
(code_label 123 90 92 8 104 (nil) [2 uses])
(note 92 123 124 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 124 92 93 8 NOTE_INSN_DELETED)
(debug_insn 93 124 94 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 94 93 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 95 94 96 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 96 95 97 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 97 96 98 8 (var_location:SI D#20 (debug_expr:SI D#21)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 98 97 99 8 (var_location:SI addr (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 100 99 101 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 101 100 103 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 103 101 104 8 (set (reg:SI 3 r3 [orig:136 result ] [136])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 2 r2 [orig:117 _13 ] [117]) [18 *pretmp_5+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 104 103 105 8 (var_location:SI result (reg:SI 3 r3 [orig:136 result ] [136])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 105 104 106 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 106 105 107 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 107 106 108 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 108 107 109 8 (set (reg/v:SI 3 r3 [orig:123 val ] [123])
        (ior:SI (reg:SI 3 r3 [orig:136 result ] [136])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (nil))
(debug_insn 109 108 110 8 (var_location:SI val (reg/v:SI 3 r3 [orig:123 val ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 110 109 111 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 111 110 112 8 (var_location:SI value (reg/v:SI 3 r3 [orig:123 val ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 112 111 113 8 (var_location:SI addr (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 113 112 114 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 114 113 115 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 115 114 117 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 117 115 118 8 (parallel [
            (set (reg:SI 1 r1 [orig:137 result ] [137])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 3 r3 [orig:123 val ] [123])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 2 r2 [orig:117 _13 ] [117]) [18 *pretmp_5+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 3 r3 [orig:123 val ] [123])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:123 val ] [123])
        (nil)))
(debug_insn 118 117 119 8 (var_location:SI result (reg:SI 1 r1 [orig:137 result ] [137])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 119 118 120 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 120 119 121 8 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 121 120 122 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 122 121 125 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(jump_insn 125 122 143 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:137 result ] [137])
                        (const_int 0 [0]))
                    (label_ref:SI 123)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 result ] [137])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 123)
(code_label 143 125 144 9 98 (nil) [1 uses])
(note 144 143 179 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 179 144 180 9 NOTE_INSN_EPILOGUE_BEG)
(insn 180 179 181 9 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../System/SCI.c":562:1 301 {blockage}
     (nil))
(insn/f 181 180 182 9 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../System/SCI.c":562:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn 182 181 183 9 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../System/SCI.c":562:1 397 {force_register_use}
     (nil))
(jump_insn 183 182 199 9 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [22  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [22  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [22  S4 A32]))
        ]) "../System/SCI.c":562:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 199 183 174)
(note 174 199 175 NOTE_INSN_DELETED)
(note 175 174 188 NOTE_INSN_DELETED)
(code_label 188 175 187 10 114 (nil) [1 uses])
(note 187 188 189 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 189 187 190 10 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 190 189 0)

;; Function SCI_send_bytes_IT (SCI_send_bytes_IT, funcdef_no=617, decl_uid=11107, cgraph_uid=621, symbol_order=626)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 11 (  1.1)


SCI_send_bytes_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={6d,6u} r2={5d,6u} r3={8d,7u} r4={5d,6u} r5={3d,3u} r6={3d,3u} r7={3d,3u} r12={4d} r13={5d,28u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={6d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 289{219d,70u,0e} in 88{86 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]

( 3 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;; live  in  	 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 13 [sp]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp]

( 6 7 5 )->[7]->( 7 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 100 [cc]
;; live  in  	 2 [r2] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp]

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]

( 2 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]

( 8 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 174 to worklist
  Adding insn 29 to worklist
  Adding insn 22 to worklist
  Adding insn 201 to worklist
  Adding insn 126 to worklist
  Adding insn 49 to worklist
  Adding insn 40 to worklist
  Adding insn 92 to worklist
  Adding insn 84 to worklist
  Adding insn 70 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 189 to worklist
Finished finding needed instructions:
processing block 8 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
  Adding insn 179 to worklist
processing block 7 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 75 to worklist
processing block 6 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 48 to worklist
  Adding insn 43 to worklist
  Adding insn 38 to worklist
  Adding insn 39 to worklist
processing block 5 lr out =  2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 200 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
processing block 4 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 155 to worklist
  Adding insn 20 to worklist
processing block 3 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
  Adding insn 5 to worklist
  Adding insn 21 to worklist
  Adding insn 182 to worklist
  Adding insn 183 to worklist
  Adding insn 175 to worklist
processing block 9 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 12 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 138 to 14 -- after reload
;;   ======================================================

;;	  0--> b  0: i 138 loc r0                                  :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 loc 0                                   :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  14 {pc={(r1==0)?L188:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 138
;;   new tail = 14

;;   ======================================================
;;   -- basic block 3 from 174 to 5 -- after reload
;;   ======================================================

;;	  2--> b  0: i 174 {[pre sp+=0xffffffffffffffec]=unspec[r4] 0;use r5;use r6;use r7;use lr;}:cortex_m4_ex*5
;;	  7--> b  0: i  21 r7=`*.LANCHOR4'                         :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 175 sp=sp-0xc                               :cortex_m4_ex
;;	 10--> b  0: i 183 r6=r0                                   :cortex_m4_ex
;;	 11--> b  0: i 182 r5=r1                                   :cortex_m4_ex
;;	 11--> b  0: i 140 loc 0                                   :nothing
;;	 12--> b  0: i   5 r4=0                                    :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 12
;;   new head = 174
;;   new tail = 5

;;   ======================================================
;;   -- basic block 4 from 16 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i  16 loc D#27                                :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  20 r1=zxn([r6])                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 155 r0=r7                                   :cortex_m4_ex
;;	  3--> b  0: i  24 r4=r4+0x1                               :cortex_m4_ex
;;	  4--> b  0: i  22 {r0=call [`BUF_store_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i  23 debug_marker                            :nothing
;;	  4--> b  0: i 139 loc clobber                             :nothing
;;	  4--> b  0: i  25 loc D#27                                :nothing
;;	  4--> b  0: i  26 debug_marker                            :nothing
;;	  7--> b  0: i  28 cc=cmp(r5,r4)                           :cortex_m4_ex
;;	  8--> b  0: i  29 pc={(cc!=0)?L27:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 16
;;   new tail = 29

;;   ======================================================
;;   -- basic block 5 from 114 to 201 -- after reload
;;   ======================================================

;;	  0--> b  0: i 114 debug_marker                            :nothing
;;	  0--> b  0: i 115 loc D#26                                :nothing
;;	  0--> b  0: i 116 loc D#27                                :nothing
;;	  0--> b  0: i 117 debug_marker                            :nothing
;;	  0--> b  0: i 118 loc D#1                                 :nothing
;;	  0--> b  0: i 119 loc D#2                                 :nothing
;;	  0--> b  0: i 120 debug_marker                            :nothing
;;	  2--> b  0: i 121 r4=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 122 r2=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 123 loc r2                                  :nothing
;;	  4--> b  0: i 124 debug_marker                            :nothing
;;	  4--> b  0: i 125 debug_marker                            :nothing
;;	  6--> b  0: i 126 r3=[r2+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i 200 {cc=cmp(r3<<0x18,0);clobber r3;}        :cortex_m4_ex
;;	  9--> b  0: i 201 pc={(cc>=0)?L90:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 114
;;   new tail = 201

;;   ======================================================
;;   -- basic block 6 from 34 to 49 -- after reload
;;   ======================================================

;;	  0--> b  0: i  34 loc clobber                             :nothing
;;	  0--> b  0: i  35 debug_marker                            :nothing
;;	  2--> b  0: i  39 r0=`*.LANCHOR4'                         :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  38 r1=sp+0x7                               :cortex_m4_ex
;;	  5--> b  0: i  40 {r0=call [`BUF_get_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  5--> b  0: i  41 debug_marker                            :nothing
;;	  8--> b  0: i  43 r2=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  44 loc r2                                  :nothing
;;	  8--> b  0: i  45 loc [sp+0x7]                            :nothing
;;	  8--> b  0: i  46 debug_marker                            :nothing
;;	  8--> b  0: i  47 debug_marker                            :nothing
;;	  9--> b  0: i  48 r3=zxn([sp+0x7])                        :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  49 [r2+0x28]=r3                            :cortex_m4_a
;;	Ready list (final):  
;;   total time = 10
;;   new head = 34
;;   new tail = 49

;;   ======================================================
;;   -- basic block 7 from 60 to 92 -- after reload
;;   ======================================================

;;	  0--> b  0: i  60 debug_marker                            :nothing
;;	  0--> b  0: i  61 debug_marker                            :nothing
;;	  0--> b  0: i  62 debug_marker                            :nothing
;;	  0--> b  0: i  63 debug_marker                            :nothing
;;	  0--> b  0: i  64 loc D#25                                :nothing
;;	  0--> b  0: i  65 loc D#24                                :nothing
;;	  0--> b  0: i  66 debug_marker                            :nothing
;;	  0--> b  0: i  67 debug_marker                            :nothing
;;	  0--> b  0: i  68 debug_marker                            :nothing
;;	  0--> b  0: i  70 r3=asm_operands                         :nothing
;;	  1--> b  0: i  71 loc r3                                  :nothing
;;	  1--> b  0: i  72 debug_marker                            :nothing
;;	  1--> b  0: i  73 loc clobber                             :nothing
;;	  1--> b  0: i  74 loc clobber                             :nothing
;;	  1--> b  0: i  75 r3=r3|0x80                              :cortex_m4_ex
;;	  1--> b  0: i  76 loc r3                                  :nothing
;;	  1--> b  0: i  77 debug_marker                            :nothing
;;	  1--> b  0: i  78 loc r3                                  :nothing
;;	  1--> b  0: i  79 loc D#24                                :nothing
;;	  1--> b  0: i  80 debug_marker                            :nothing
;;	  1--> b  0: i  81 debug_marker                            :nothing
;;	  1--> b  0: i  82 debug_marker                            :nothing
;;	  2--> b  0: i  84 {r1=asm_operands;[r2]=asm_operands;}    :nothing
;;	  3--> b  0: i  85 loc r1                                  :nothing
;;	  3--> b  0: i  86 debug_marker                            :nothing
;;	  3--> b  0: i  87 loc clobber                             :nothing
;;	  3--> b  0: i  88 loc clobber                             :nothing
;;	  3--> b  0: i  89 loc clobber                             :nothing
;;	  3--> b  0: i  92 {pc={(r1!=0)?L90:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 60
;;   new tail = 92

;;   ======================================================
;;   -- basic block 8 from 178 to 181 -- after reload
;;   ======================================================

;;	  2--> b  0: i 178 unspec/v[0] 0                           :cortex_m4_ex
;;	  3--> b  0: i 179 sp=sp+0xc                               :cortex_m4_ex
;;	  4--> b  0: i 180 unspec[sp] 4                            :nothing
;;	  4--> b  0: i 181 {return;sp=sp+0x14;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];r7=[sp+0xc];pc=[sp+0x10];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 4
;;   new head = 178
;;   new tail = 181

;;   ======================================================
;;   -- basic block 9 from 189 to 189 -- after reload
;;   ======================================================

;;	  0--> b  0: i 189 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 189
;;   new tail = 189



starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_bytes_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={6d,6u} r2={5d,6u} r3={8d,7u} r4={5d,6u} r5={3d,3u} r6={3d,3u} r7={3d,3u} r12={4d} r13={5d,28u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={6d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 289{219d,70u,0e} in 88{86 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 4 2 NOTE_INSN_DELETED)
(note 4 3 138 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 138 4 8 2 (var_location:SI D#26 (reg:SI 0 r0 [ data ])) -1
     (nil))
(debug_insn 8 138 9 2 (debug_marker) "../System/SCI.c":567:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":572:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":572:6 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(jump_insn 14 12 137 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [orig:125 size ] [125])
                        (const_int 0 [0]))
                    (label_ref:SI 188)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":572:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 188)
(note 137 14 174 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn/f 174 137 21 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -20 [0xffffffffffffffec]))) [22  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) "../System/SCI.c":565:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 5 r5)
                    (expr_list:REG_DEAD (reg:SI 4 r4)
                        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                    (set/f (reg/f:SI 13 sp)
                                        (plus:SI (reg/f:SI 13 sp)
                                            (const_int -20 [0xffffffffffffffec])))
                                    (set/f (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32])
                                        (reg:SI 4 r4))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 4 [0x4])) [22  S4 A32])
                                        (reg:SI 5 r5))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 8 [0x8])) [22  S4 A32])
                                        (reg:SI 6 r6))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 12 [0xc])) [22  S4 A32])
                                        (reg:SI 7 r7))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 16 [0x10])) [22  S4 A32])
                                        (reg:SI 14 lr))
                                ])
                            (nil))))))))
(insn 21 174 175 3 (set (reg/f:SI 7 r7 [136])
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn/f 175 21 176 3 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/SCI.c":565:1 7 {*arm_addsi3}
     (nil))
(note 176 175 183 3 NOTE_INSN_PROLOGUE_END)
(insn 183 176 182 3 (set (reg/v/f:SI 6 r6 [orig:124 data ] [124])
        (reg:SI 0 r0 [137])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [137])
        (nil)))
(insn 182 183 140 3 (set (reg/v:SI 5 r5 [orig:125 size ] [125])
        (reg:SI 1 r1 [138])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [138])
        (nil)))
(debug_insn 140 182 5 3 (var_location:SI D#27 (const_int 0 [0])) -1
     (nil))
(insn 5 140 27 3 (set (reg/v:SI 4 r4 [orig:115 i ] [115])
        (const_int 0 [0])) "../System/SCI.c":572:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 27 5 15 4 121 (nil) [1 uses])
(note 15 27 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 18 15 16 4 NOTE_INSN_DELETED)
(debug_insn 16 18 17 4 (var_location:SI i (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 17 16 20 4 (debug_marker) "../System/SCI.c":574:3 -1
     (nil))
(insn 20 17 155 4 (set (reg:SI 1 r1)
        (zero_extend:SI (mem:QI (reg/v/f:SI 6 r6 [orig:124 data ] [124]) [0 *data_7(D)+0 S1 A8]))) "../System/SCI.c":574:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 155 20 24 4 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [136])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 155 22 4 (set (reg/v:SI 4 r4 [orig:115 i ] [115])
        (plus:SI (reg/v:SI 4 r4 [orig:115 i ] [115])
            (const_int 1 [0x1]))) "../System/SCI.c":572:32 7 {*arm_addsi3}
     (nil))
(call_insn 22 24 23 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":574:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 23 22 139 4 (debug_marker) "../System/SCI.c":572:31 -1
     (nil))
(debug_insn 139 23 25 4 (var_location:SI D#27 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 25 139 26 4 (var_location:SI i (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(insn 28 26 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:125 size ] [125])
            (reg/v:SI 4 r4 [orig:115 i ] [115]))) "../System/SCI.c":572:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 113 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 27)
            (pc))) "../System/SCI.c":572:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 27)
(note 113 29 128 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 128 113 114 5 NOTE_INSN_DELETED)
(debug_insn 114 128 115 5 (debug_marker) "../System/SCI.c":579:2 -1
     (nil))
(debug_insn 115 114 116 5 (var_location:SI D#3 (debug_expr:SI D#26)) -1
     (nil))
(debug_insn 116 115 117 5 (var_location:SI D#4 (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 117 116 118 5 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 118 117 119 5 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 119 118 120 5 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 120 119 121 5 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 121 120 122 5 (set (reg/f:SI 4 r4 [133])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 122 121 123 5 (set (reg/f:SI 2 r2 [orig:114 prephitmp_3 ] [114])
        (mem/f/c:SI (reg/f:SI 4 r4 [133]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 123 122 124 5 (var_location:SI USARTx (reg/f:SI 2 r2 [orig:114 prephitmp_3 ] [114])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 124 123 125 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 125 124 126 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 126 125 200 5 (set (reg:SI 3 r3 [orig:116 _12 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 prephitmp_3 ] [114])
                (const_int 28 [0x1c])) [18 _11->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 126 201 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:116 _12 ] [116])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:116 _12 ] [116])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))
(jump_insn 201 200 33 5 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 90)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 90)
(note 33 201 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 36 33 34 6 NOTE_INSN_DELETED)
(debug_insn 34 36 35 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 35 34 39 6 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 39 35 38 6 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 39 40 6 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 7 [0x7]))) "../System/SCI.c":534:4 7 {*arm_addsi3}
     (nil))
(call_insn 40 38 41 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 41 40 43 6 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 43 41 44 6 (set (reg/f:SI 2 r2 [orig:114 prephitmp_3 ] [114])
        (mem/f/c:SI (reg/f:SI 4 r4 [133]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [133])
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 44 43 45 6 (var_location:SI USARTx (reg/f:SI 2 r2 [orig:114 prephitmp_3 ] [114])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 45 44 46 6 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 13 sp)
            (const_int 7 [0x7])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 46 45 47 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 48 47 49 6 (set (reg:SI 3 r3 [orig:119 _16 ] [119])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 13 sp)
                    (const_int 7 [0x7])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 48 90 6 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 prephitmp_3 ] [114])
                (const_int 40 [0x28])) [18 _14->TDR+0 S4 A32])
        (reg:SI 3 r3 [orig:119 _16 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:119 _16 ] [119])
        (nil)))
(code_label 90 49 59 7 123 (nil) [2 uses])
(note 59 90 91 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 91 59 60 7 NOTE_INSN_DELETED)
(debug_insn 60 91 61 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 63 62 64 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI D#24 (debug_expr:SI D#25)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 65 64 66 7 (var_location:SI addr (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 66 65 67 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 68 67 70 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 70 68 71 7 (set (reg:SI 3 r3 [orig:131 result ] [131])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 2 r2 [orig:114 prephitmp_3 ] [114]) [18 *pretmp_31+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI result (reg:SI 3 r3 [orig:131 result ] [131])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 75 74 76 7 (set (reg/v:SI 3 r3 [orig:121 val ] [121])
        (ior:SI (reg:SI 3 r3 [orig:131 result ] [131])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (nil))
(debug_insn 76 75 77 7 (var_location:SI val (reg/v:SI 3 r3 [orig:121 val ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 78 77 79 7 (var_location:SI value (reg/v:SI 3 r3 [orig:121 val ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 79 78 80 7 (var_location:SI addr (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 80 79 81 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 81 80 82 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 82 81 84 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 84 82 85 7 (parallel [
            (set (reg:SI 1 r1 [orig:132 result ] [132])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 3 r3 [orig:121 val ] [121])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 2 r2 [orig:114 prephitmp_3 ] [114]) [18 *pretmp_31+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 3 r3 [orig:121 val ] [121])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:121 val ] [121])
        (nil)))
(debug_insn 85 84 86 7 (var_location:SI result (reg:SI 1 r1 [orig:132 result ] [132])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 89 88 92 7 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(jump_insn 92 89 136 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:132 result ] [132])
                        (const_int 0 [0]))
                    (label_ref:SI 90)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:132 result ] [132])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 90)
(note 136 92 177 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 177 136 178 8 NOTE_INSN_EPILOGUE_BEG)
(insn 178 177 179 8 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../System/SCI.c":616:1 301 {blockage}
     (nil))
(insn/f 179 178 180 8 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 12 [0xc]))) "../System/SCI.c":616:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])))
        (nil)))
(insn 180 179 181 8 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../System/SCI.c":616:1 397 {force_register_use}
     (nil))
(jump_insn 181 180 199 8 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 20 [0x14])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [22  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [22  S4 A32]))
            (set/f (reg:SI 7 r7)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [22  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 16 [0x10])) [22  S4 A32]))
        ]) "../System/SCI.c":616:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 7 r7)
            (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
                (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                    (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                        (nil))))))
 -> return)
(barrier 199 181 172)
(note 172 199 173 NOTE_INSN_DELETED)
(note 173 172 188 NOTE_INSN_DELETED)
(code_label 188 173 187 9 133 (nil) [1 uses])
(note 187 188 189 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 189 187 190 9 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 190 189 0)

;; Function SCI_receive_char_Callback (SCI_receive_char_Callback, funcdef_no=618, decl_uid=11109, cgraph_uid=622, symbol_order=627)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 20 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  19 r0=`*.LANCHOR2'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   8 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   9 loc r3                                  :nothing
;;	  2--> b  0: i  10 debug_marker                            :nothing
;;	  2--> b  0: i  11 debug_marker                            :nothing
;;	  4--> b  0: i  12 r1=[r3+0x24]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  13 loc clobber                             :nothing
;;	  4--> b  0: i  14 loc r1                                  :nothing
;;	  4--> b  0: i  15 debug_marker                            :nothing
;;	  6--> b  0: i  18 r1=zxn(r1)                              :cortex_m4_ex
;;	  7--> b  0: i  20 {r0=call [`BUF_store_byte'];return;use 0;}:cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 5
;;   new tail = 20



starting the processing of deferred insns
ending the processing of deferred insns


SCI_receive_char_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={4d,3u} r2={2d} r3={4d,3u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 118{107d,11u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 25 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 25 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 2 17 2 NOTE_INSN_DELETED)
(note 17 16 5 2 NOTE_INSN_DELETED)
(debug_insn 5 17 6 2 (debug_marker) "../System/SCI.c":621:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/SCI.c":627:2 -1
     (nil))
(insn 7 6 19 2 (set (reg/f:SI 3 r3 [116])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":627:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 19 7 8 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":630:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 8 19 9 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [116]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":627:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 10 2 (var_location:SI USARTx (reg/f:SI 3 r3 [orig:113 _1 ] [113])) "../System/SCI.c":627:18 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 1 r1 [orig:114 _4 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 36 [0x24])) [18 _1->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (nil)))
(debug_insn 13 12 14 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":627:18 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI received_data (reg:QI 1 r1 [orig:114 _4 ] [114])) "../System/SCI.c":627:18 -1
     (nil))
(debug_insn 15 14 18 2 (debug_marker) "../System/SCI.c":630:2 -1
     (nil))
(insn 18 15 20 2 (set (reg:SI 1 r1)
        (zero_extend:SI (reg:QI 1 r1 [orig:114 _4 ] [114]))) "../System/SCI.c":630:2 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(call_insn/j 20 18 21 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/SCI.c":630:2 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(barrier 21 20 24)
(note 24 21 0 NOTE_INSN_DELETED)

;; Function SCI_transmit_char_Callback (SCI_transmit_char_Callback, funcdef_no=619, decl_uid=11111, cgraph_uid=623, symbol_order=628)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 9 (  1.1)


SCI_transmit_char_Callback

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,5u} r1={5d,3u} r2={5d,3u} r3={8d,9u} r12={4d} r13={5d,20u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 245{203d,42u,0e} in 65{63 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]

( 3 2 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp]

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 100 [cc]
;; live  in  	 2 [r2] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp]

( 4 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 12 to worklist
  Adding insn 104 to worklist
  Adding insn 28 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 88 to worklist
  Adding insn 80 to worklist
  Adding insn 66 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 108 to worklist
Finished finding needed instructions:
processing block 7 lr out =  13 [sp] 14 [lr]
  Adding insn 109 to worklist
processing block 6 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 71 to worklist
processing block 5 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 35 to worklist
processing block 3 lr out =  13 [sp]
  Adding insn 22 to worklist
  Adding insn 27 to worklist
  Adding insn 21 to worklist
processing block 2 lr out =  13 [sp]
  Adding insn 10 to worklist
  Adding insn 11 to worklist
  Adding insn 105 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 9 (  1.1)
;;   ======================================================
;;   -- basic block 2 from 104 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i 104 {[pre sp+=0xfffffffffffffffc]=unspec[lr] 0;}:cortex_m4_ex*5
;;	  5--> b  0: i 105 sp=sp-0xc                               :cortex_m4_ex
;;	  6--> b  0: i  11 r0=`*.LANCHOR4'                         :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  10 r1=sp+0x7                               :cortex_m4_ex
;;	  9--> b  0: i  12 {r0=call [`BUF_get_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  9--> b  0: i  15 loc r0                                  :nothing
;;	  9--> b  0: i  16 debug_marker                            :nothing
;;	 12--> b  0: i  18 {pc={(r0!=0)?L29:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 12
;;   new head = 5
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 20 to 28 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  2--> b  0: i  21 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  27 r2=zxn([sp+0x7])                        :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  22 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  23 loc r3                                  :nothing
;;	  4--> b  0: i  24 loc [sp+0x7]                            :nothing
;;	  4--> b  0: i  25 debug_marker                            :nothing
;;	  4--> b  0: i  26 debug_marker                            :nothing
;;	  6--> b  0: i  28 [r3+0x28]=r2                            :cortex_m4_a
;;	Ready list (final):  
;;   total time = 6
;;   new head = 20
;;   new tail = 28

;;   ======================================================
;;   -- basic block 4 from 31 to 39 -- after reload
;;   ======================================================

;;	  0--> b  0: i  31 loc clobber                             :nothing
;;	  0--> b  0: i  32 loc clobber                             :nothing
;;	  0--> b  0: i  33 debug_marker                            :nothing
;;	  0--> b  0: i  35 r0=`*.LANCHOR4'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  36 {r0=call [`BUF_get_data_size'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  5--> b  0: i  39 {pc={(r0!=0)?L93:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 31
;;   new tail = 39

;;   ======================================================
;;   -- basic block 5 from 49 to 54 -- after reload
;;   ======================================================

;;	  0--> b  0: i  49 debug_marker                            :nothing
;;	  0--> b  0: i  50 loc [`SCI']                             :nothing
;;	  0--> b  0: i  51 debug_marker                            :nothing
;;	  0--> b  0: i  52 loc [`SCI']                             :nothing
;;	  2--> b  0: i  53 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  54 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 4
;;   new head = 49
;;   new tail = 54

;;   ======================================================
;;   -- basic block 6 from 56 to 88 -- after reload
;;   ======================================================

;;	  0--> b  0: i  56 debug_marker                            :nothing
;;	  0--> b  0: i  57 debug_marker                            :nothing
;;	  0--> b  0: i  58 debug_marker                            :nothing
;;	  0--> b  0: i  59 debug_marker                            :nothing
;;	  0--> b  0: i  60 loc D#29                                :nothing
;;	  0--> b  0: i  61 loc D#28                                :nothing
;;	  0--> b  0: i  62 debug_marker                            :nothing
;;	  0--> b  0: i  63 debug_marker                            :nothing
;;	  0--> b  0: i  64 debug_marker                            :nothing
;;	  0--> b  0: i  66 r3=asm_operands                         :nothing
;;	  1--> b  0: i  67 loc r3                                  :nothing
;;	  1--> b  0: i  68 debug_marker                            :nothing
;;	  1--> b  0: i  69 loc clobber                             :nothing
;;	  1--> b  0: i  70 loc clobber                             :nothing
;;	  1--> b  0: i  71 r3=r3&0xffffffffffffff7f                :cortex_m4_ex
;;	  1--> b  0: i  72 loc r3                                  :nothing
;;	  1--> b  0: i  73 debug_marker                            :nothing
;;	  1--> b  0: i  74 loc r3                                  :nothing
;;	  1--> b  0: i  75 loc D#28                                :nothing
;;	  1--> b  0: i  76 debug_marker                            :nothing
;;	  1--> b  0: i  77 debug_marker                            :nothing
;;	  1--> b  0: i  78 debug_marker                            :nothing
;;	  2--> b  0: i  80 {r1=asm_operands;[r2]=asm_operands;}    :nothing
;;	  3--> b  0: i  81 loc r1                                  :nothing
;;	  3--> b  0: i  82 debug_marker                            :nothing
;;	  3--> b  0: i  83 loc clobber                             :nothing
;;	  3--> b  0: i  84 loc clobber                             :nothing
;;	  3--> b  0: i  85 loc clobber                             :nothing
;;	  3--> b  0: i  88 {pc={(r1!=0)?L86:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 56
;;   new tail = 88

;;   ======================================================
;;   -- basic block 7 from 108 to 111 -- after reload
;;   ======================================================

;;	  2--> b  0: i 108 unspec/v[0] 0                           :cortex_m4_ex
;;	  3--> b  0: i 109 sp=sp+0xc                               :cortex_m4_ex
;;	  4--> b  0: i 110 unspec[sp] 4                            :nothing
;;	  5--> b  0: i 111 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 5
;;   new head = 108
;;   new tail = 111



starting the processing of deferred insns
ending the processing of deferred insns


SCI_transmit_char_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,5u} r1={5d,3u} r2={5d,3u} r3={8d,9u} r12={4d} r13={5d,20u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 245{203d,42u,0e} in 65{63 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 2 13 2 NOTE_INSN_DELETED)
(note 13 8 17 2 NOTE_INSN_DELETED)
(note 17 13 5 2 NOTE_INSN_DELETED)
(debug_insn 5 17 6 2 (debug_marker) "../System/SCI.c":637:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/SCI.c":638:2 -1
     (nil))
(debug_insn 7 6 104 2 (debug_marker) "../System/SCI.c":643:2 -1
     (nil))
(insn/f 104 7 105 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [22  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../System/SCI.c":635:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))
(insn/f 105 104 106 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/SCI.c":635:1 7 {*arm_addsi3}
     (nil))
(note 106 105 11 2 NOTE_INSN_PROLOGUE_END)
(insn 11 106 10 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":643:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 11 12 2 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 7 [0x7]))) "../System/SCI.c":643:16 7 {*arm_addsi3}
     (nil))
(call_insn 12 10 15 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":643:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 15 12 16 2 (var_location:QI return_code (reg:QI 0 r0 [131])) "../System/SCI.c":643:16 -1
     (nil))
(debug_insn 16 15 18 2 (debug_marker) "../System/SCI.c":646:2 -1
     (nil))
(jump_insn 18 16 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [131])
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":646:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [131])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 29)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../System/SCI.c":651:3 -1
     (nil))
(insn 21 20 27 3 (set (reg/f:SI 3 r3 [126])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":651:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 27 21 22 3 (set (reg:SI 2 r2 [orig:118 _12 ] [118])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 13 sp)
                    (const_int 7 [0x7])) [0 data_to_transmit+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 27 23 3 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [126]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":651:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 23 22 24 3 (var_location:SI USARTx (reg/f:SI 3 r3 [orig:113 _1 ] [113])) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 24 23 25 3 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 13 sp)
            (const_int 7 [0x7])) [0 data_to_transmit+0 S1 A8])) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 28 26 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 40 [0x28])) [18 _1->TDR+0 S4 A32])
        (reg:SI 2 r2 [orig:118 _12 ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:118 _12 ] [118])
            (nil))))
(code_label 29 28 30 4 142 (nil) [1 uses])
(note 30 29 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 37 30 38 4 NOTE_INSN_DELETED)
(note 38 37 31 4 NOTE_INSN_DELETED)
(debug_insn 31 38 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 33 32 35 4 (debug_marker) "../System/SCI.c":658:2 -1
     (nil))
(insn 35 33 36 4 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":658:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 36 35 39 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":658:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 39 36 48 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [132])
                        (const_int 0 [0]))
                    (label_ref:SI 93)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":658:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [132])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 93)
(note 48 39 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 5 (debug_marker) "../System/SCI.c":666:3 -1
     (nil))
(debug_insn 50 49 51 5 (var_location:SI USARTx (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":666:3 -1
     (nil))
(debug_insn 51 50 52 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3719:22 -1
     (nil))
(debug_insn 52 51 53 5 (var_location:SI D#29 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":666:3 -1
     (nil))
(insn 53 52 54 5 (set (reg/f:SI 3 r3 [128])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":666:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 54 53 86 5 (set (reg/f:SI 2 r2 [orig:122 pretmp_20 ] [122])
        (mem/f/c:SI (reg/f:SI 3 r3 [128]) [2 SCI.enota+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [128])
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 86 54 55 6 144 (nil) [1 uses])
(note 55 86 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 87 55 56 6 NOTE_INSN_DELETED)
(debug_insn 56 87 57 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 57 56 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 59 58 60 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI D#28 (debug_expr:SI D#29)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 61 60 62 6 (var_location:SI addr (debug_expr:SI D#28)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 62 61 63 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 64 63 66 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 66 64 67 6 (set (reg:SI 3 r3 [orig:129 result ] [129])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 2 r2 [orig:122 pretmp_20 ] [122]) [18 *pretmp_20+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 67 66 68 6 (var_location:SI result (reg:SI 3 r3 [orig:129 result ] [129])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 69 68 70 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 70 69 71 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(insn 71 70 72 6 (set (reg/v:SI 3 r3 [orig:120 val ] [120])
        (and:SI (reg:SI 3 r3 [orig:129 result ] [129])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 72 71 73 6 (var_location:SI val (reg/v:SI 3 r3 [orig:120 val ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI value (reg/v:SI 3 r3 [orig:120 val ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 75 74 76 6 (var_location:SI addr (debug_expr:SI D#28)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 76 75 77 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 78 77 80 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 80 78 81 6 (parallel [
            (set (reg:SI 1 r1 [orig:130 result ] [130])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 3 r3 [orig:120 val ] [120])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 2 r2 [orig:122 pretmp_20 ] [122]) [18 *pretmp_20+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 3 r3 [orig:120 val ] [120])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:120 val ] [120])
        (nil)))
(debug_insn 81 80 82 6 (var_location:SI result (reg:SI 1 r1 [orig:130 result ] [130])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 82 81 83 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 83 82 84 6 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 84 83 85 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 85 84 88 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(jump_insn 88 85 93 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:130 result ] [130])
                        (const_int 0 [0]))
                    (label_ref:SI 86)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:130 result ] [130])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 86)
(code_label 93 88 94 7 141 (nil) [1 uses])
(note 94 93 107 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 107 94 108 7 NOTE_INSN_EPILOGUE_BEG)
(insn 108 107 109 7 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../System/SCI.c":669:1 301 {blockage}
     (nil))
(insn/f 109 108 110 7 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 12 [0xc]))) "../System/SCI.c":669:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])))
        (nil)))
(insn 110 109 111 7 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../System/SCI.c":669:1 397 {force_register_use}
     (nil))
(jump_insn 111 110 114 7 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [22  S4 A32]))
        ]) "../System/SCI.c":669:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 114 111 102)
(note 102 114 103 NOTE_INSN_DELETED)
(note 103 102 0 NOTE_INSN_DELETED)

;; Function SCI_demo_receive_with_interrupts (SCI_demo_receive_with_interrupts, funcdef_no=620, decl_uid=11117, cgraph_uid=624, symbol_order=629) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 12 (  1.7)


SCI_demo_receive_with_interrupts

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,4u} r2={5d,1u} r3={4d,2u} r4={2d,3u} r5={2d,2u} r12={4d} r13={3d,14u} r14={3d,2u} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 231{199d,32u,0e} in 41{39 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 5 [r5] 13 [sp]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 13 [sp]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 2 3 6 )->[3]->( 4 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 4 5 )->[5]->( 6 5 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	 2 [r2]
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 5 )->[6]->( 3 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 82 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 24 to worklist
  Adding insn 93 to worklist
  Adding insn 40 to worklist
  Adding insn 94 to worklist
  Adding insn 53 to worklist
Finished finding needed instructions:
processing block 6 lr out =  4 [r4] 5 [r5] 13 [sp]
processing block 5 lr out =  1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
  Adding insn 92 to worklist
processing block 4 lr out =  1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 72 to worklist
  Adding insn 81 to worklist
processing block 3 lr out =  4 [r4] 5 [r5] 13 [sp]
  Adding insn 71 to worklist
processing block 2 lr out =  4 [r4] 5 [r5] 13 [sp]
  Adding insn 12 to worklist
  Adding insn 70 to worklist
  Adding insn 83 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 9 (  1.3)
;;   ======================================================
;;   -- basic block 2 from 82 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i  82 {[pre sp+=0xfffffffffffffffc]=unspec[lr] 0;}:cortex_m4_ex*5
;;	  5--> b  0: i  70 r5=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  12 r4=`*.LANCHOR2'                         :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  83 sp=sp-0xc                               :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 8
;;   new head = 82
;;   new tail = 83

;;   ======================================================
;;   -- basic block 3 from 7 to 17 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 loc clobber                             :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  71 r0=r4                                   :cortex_m4_ex
;;	  1--> b  0: i  13 {r0=call [`BUF_get_data_size'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i  17 {pc={(r0==0)?L15:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 7
;;   new tail = 17

;;   ======================================================
;;   -- basic block 4 from 19 to 31 -- after reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  2--> b  0: i  81 r1=sp+0x7                               :cortex_m4_ex
;;	  3--> b  0: i  72 r0=r4                                   :cortex_m4_ex
;;	  4--> b  0: i  24 {r0=call [`BUF_get_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i  25 debug_marker                            :nothing
;;	  7--> b  0: i  26 r1=zxn([sp+0x7])                        :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  27 loc r1                                  :nothing
;;	  7--> b  0: i  28 debug_marker                            :nothing
;;	  7--> b  0: i  29 debug_marker                            :nothing
;;	  8--> b  0: i  31 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 8
;;   new head = 19
;;   new tail = 31

;;   ======================================================
;;   -- basic block 5 from 33 to 93 -- after reload
;;   ======================================================

;;	  0--> b  0: i  33 loc clobber                             :nothing
;;	  0--> b  0: i  34 debug_marker                            :nothing
;;	  0--> b  0: i  35 debug_marker                            :nothing
;;	  0--> b  0: i  36 loc [`SCI']                             :nothing
;;	  0--> b  0: i  37 loc D#30                                :nothing
;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  0--> b  0: i  39 debug_marker                            :nothing
;;	  0--> b  0: i  40 r2=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  92 {cc=cmp(r2<<0x18,0);clobber r2;}        :cortex_m4_ex
;;	  3--> b  0: i  93 pc={(cc>=0)?L41:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 33
;;   new tail = 93

;;   ======================================================
;;   -- basic block 6 from 46 to 94 -- after reload
;;   ======================================================

;;	  0--> b  0: i  46 loc clobber                             :nothing
;;	  0--> b  0: i  47 debug_marker                            :nothing
;;	  0--> b  0: i  48 loc D#30                                :nothing
;;	  0--> b  0: i  49 loc r1                                  :nothing
;;	  0--> b  0: i  50 debug_marker                            :nothing
;;	  0--> b  0: i  51 debug_marker                            :nothing
;;	  2--> b  0: i  53 [r3+0x28]=r1                            :cortex_m4_a
;;	  2--> b  0: i  54 loc clobber                             :nothing
;;	  2--> b  0: i  55 loc clobber                             :nothing
;;	  3--> b  0: i  94 pc=L15                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 46
;;   new tail = 94



starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_receive_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,4u} r2={5d,1u} r3={4d,2u} r4={2d,3u} r5={2d,2u} r12={4d} r13={3d,14u} r14={3d,2u} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 231{199d,32u,0e} in 41{39 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 82 2 NOTE_INSN_FUNCTION_BEG)
(insn/f 82 2 70 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [22  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../System/SCI.c":673:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))
(insn 70 82 12 2 (set (reg/f:SI 5 r5 [124])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 12 70 83 2 (set (reg/f:SI 4 r4 [127])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":681:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn/f 83 12 84 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/SCI.c":673:1 7 {*arm_addsi3}
     (nil))
(note 84 83 69 2 NOTE_INSN_PROLOGUE_END)
(note 69 84 15 2 NOTE_INSN_DELETED)
(code_label 15 69 6 3 151 (nil) [2 uses])
(note 6 15 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 14 6 16 3 NOTE_INSN_DELETED)
(note 16 14 7 3 NOTE_INSN_DELETED)
(debug_insn 7 16 8 3 (var_location:QI data (clobber (const_int 0 [0]))) "../System/SCI.c":688:4 -1
     (nil))
(debug_insn 8 7 9 3 (debug_marker) "../System/SCI.c":676:2 -1
     (nil))
(debug_insn 9 8 10 3 (debug_marker) "../System/SCI.c":678:2 -1
     (nil))
(debug_insn 10 9 71 3 (debug_marker) "../System/SCI.c":681:3 -1
     (nil))
(insn 71 10 13 3 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [127])) "../System/SCI.c":681:8 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 13 71 17 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":681:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 17 13 18 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [128])
                        (const_int 0 [0]))
                    (label_ref:SI 15)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":681:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [128])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 15)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 81 4 (debug_marker) "../System/SCI.c":684:4 -1
     (nil))
(insn 81 19 72 4 (set (reg:SI 1 r1 [130])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 7 [0x7]))) "../System/SCI.c":684:4 7 {*arm_addsi3}
     (nil))
(insn 72 81 24 4 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [127])) "../System/SCI.c":684:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 24 72 25 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":684:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 25 24 26 4 (debug_marker) "../System/SCI.c":688:4 -1
     (nil))
(insn 26 25 27 4 (set (reg:SI 1 r1 [orig:114 data.10_2 ] [114])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 13 sp)
                    (const_int 7 [0x7])) [0 data+0 S1 A8]))) "../System/SCI.c":688:4 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 27 26 28 4 (var_location:QI data (reg:QI 1 r1 [orig:114 data.10_2 ] [114])) "../System/SCI.c":688:4 -1
     (nil))
(debug_insn 28 27 29 4 (debug_marker:BLK) "../System/SCI.c":185:6 -1
     (nil))
(debug_insn 29 28 31 4 (debug_marker) "../System/SCI.c":192:2 -1
     (nil))
(insn 31 29 41 4 (set (reg/f:SI 3 r3 [orig:115 _8 ] [115])
        (mem/f/c:SI (reg/f:SI 5 r5 [124]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(code_label 41 31 32 5 152 (nil) [1 uses])
(note 32 41 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 42 32 33 5 NOTE_INSN_DELETED)
(debug_insn 33 42 34 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../System/SCI.c":192:58 -1
     (nil))
(debug_insn 35 34 36 5 (debug_marker) "../System/SCI.c":192:7 -1
     (nil))
(debug_insn 36 35 37 5 (var_location:SI D#30 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI USARTx (debug_expr:SI D#30)) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 40 39 92 5 (set (reg:SI 2 r2 [orig:116 _9 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _8 ] [115])
                (const_int 28 [0x1c])) [18 _8->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 40 93 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 2 r2 [orig:116 _9 ] [116])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:116 _9 ] [116])
        (expr_list:REG_UNUSED (reg:SI 2 r2)
            (nil))))
(jump_insn 93 92 45 5 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 41)
(note 45 93 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 48 47 49 6 (var_location:SI USARTx (debug_expr:SI D#30)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 49 48 50 6 (var_location:QI Value (reg:QI 1 r1 [orig:114 data.10_2 ] [114])) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 50 49 51 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 51 50 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 53 51 54 6 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _8 ] [115])
                (const_int 40 [0x28])) [18 _8->TDR+0 S4 A32])
        (reg:SI 1 r1 [orig:114 data.10_2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:115 _8 ] [115])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:114 data.10_2 ] [114])
            (nil))))
(debug_insn 54 53 55 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 55 54 94 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(jump_insn 94 55 95 6 (set (pc)
        (label_ref 15)) "../System/SCI.c":199:1 284 {*arm_jump}
     (nil)
 -> 15)
(barrier 95 94 80)
(note 80 95 0 NOTE_INSN_DELETED)

;; Function SCI_demo_transmit_with_interrupts (SCI_demo_transmit_with_interrupts, funcdef_no=621, decl_uid=11113, cgraph_uid=625, symbol_order=630) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 17 count 20 (  1.7)


SCI_demo_transmit_with_interrupts

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={16d,9u} r1={16d,11u} r2={12d,9u} r3={14d,9u} r4={8d,20u} r5={6d,14u} r6={2d,3u} r7={2d,4u} r8={3d,4u} r12={12d} r13={3d,40u} r14={7d,2u} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={12d,1u} r101={6d} r104={6d} r105={6d} r106={6d} 
;;    total ref usage 693{567d,126u,0e} in 226{220 regular + 6 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 7 [r7] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 2 10 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 1 [r1] 4 [r4] 5 [r5]
;; live  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 1 [r1] 4 [r4] 5 [r5]
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 3 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 5 [r5]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 4 )->[5]->( 6 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 2 [r2] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 2 [r2] 6 [r6] 7 [r7] 13 [sp]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 2 [r2] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 2 [r2] 6 [r6] 7 [r7] 13 [sp]

( 7 8 6 )->[8]->( 8 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 100 [cc]
;; live  in  	 2 [r2] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 2 [r2] 6 [r6] 7 [r7] 13 [sp]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 8 [r8]
;; live  kill	
;; lr  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 5 9 )->[10]->( 3 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 2 10 11 )->[11]->( 11 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]

( )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 40 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 274 to worklist
  Adding insn 65 to worklist
  Adding insn 52 to worklist
  Adding insn 69 to worklist
  Adding insn 288 to worklist
  Adding insn 81 to worklist
  Adding insn 101 to worklist
  Adding insn 92 to worklist
  Adding insn 145 to worklist
  Adding insn 137 to worklist
  Adding insn 123 to worklist
  Adding insn 297 to worklist
  Adding insn 215 to worklist
  Adding insn 338 to worklist
  Adding insn 314 to worklist
  Adding insn 170 to worklist
Finished finding needed instructions:
processing block 11 lr out =  13 [sp]
  Adding insn 313 to worklist
  Adding insn 169 to worklist
processing block 10 lr out =  6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 259 to worklist
processing block 9 lr out =  6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 151 to worklist
processing block 8 lr out =  2 [r2] 6 [r6] 7 [r7] 13 [sp]
  Adding insn 128 to worklist
processing block 7 lr out =  2 [r2] 6 [r6] 7 [r7] 13 [sp]
  Adding insn 100 to worklist
  Adding insn 95 to worklist
  Adding insn 258 to worklist
  Adding insn 273 to worklist
processing block 6 lr out =  2 [r2] 6 [r6] 7 [r7] 13 [sp]
  Adding insn 287 to worklist
  Adding insn 77 to worklist
processing block 5 lr out =  6 [r6] 7 [r7] 8 [r8] 13 [sp]
processing block 4 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 57 to worklist
  Adding insn 62 to worklist
  Adding insn 256 to worklist
processing block 3 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 272 to worklist
processing block 2 lr out =  6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 3 to worklist
  Adding insn 51 to worklist
  Adding insn 243 to worklist
  Adding insn 271 to worklist
  Adding insn 11 to worklist
  Adding insn 275 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 17 count 25 (  2.1)
;;   ======================================================
;;   -- basic block 2 from 274 to 40 -- after reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i 274 {[pre sp+=0xfffffffffffffff8]=unspec[r7] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  11 r5=`*.LANCHOR5'                         :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 243 r7=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  51 r6=`*.LANCHOR4'                         :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  12 {r5=r5+0x10;r0=[r5];r1=[r5+0x4];r2=[r5+0x8];r3=[r5+0xc];}:cortex_m4_ex*5
;;	 14--> b  0: i 275 sp=sp-0x68                              :cortex_m4_ex
;;	 15--> b  0: i 271 r4=sp+0x4                               :cortex_m4_ex
;;	 16--> b  0: i  13 {r4=r4+0x10;[r4]=r0;[r4+0x4]=r1;[r4+0x8]=r2;[r4+0xc]=r3;}:cortex_m4_ex*5
;;	 21--> b  0: i  14 {r5=r5+0x10;r0=[r5];r1=[r5+0x4];r2=[r5+0x8];r3=[r5+0xc];}:cortex_m4_ex*5
;;	 26--> b  0: i  15 {r4=r4+0x10;[r4]=r0;[r4+0x4]=r1;[r4+0x8]=r2;[r4+0xc]=r3;}:cortex_m4_ex*5
;;	 31--> b  0: i  16 {r0=[r5];r1=[r5+0x4];}                  :cortex_m4_ex*3
;;	 34--> b  0: i  17 [r4++]=r0                               :cortex_m4_a*2
;;	 36--> b  0: i  19 [r4++]=r1                               :cortex_m4_a*2
;;	 38--> b  0: i  21 r1=r1 0>>0x10                           :cortex_m4_ex
;;	 39--> b  0: i   3 r8=0x54                                 :cortex_m4_ex
;;	 40--> b  0: i  23 [r4]=r1                                 :cortex_m4_a
;;	 41--> b  0: i  26 r2=0x3d                                 :cortex_m4_ex
;;	 42--> b  0: i  27 r1=0                                    :cortex_m4_ex
;;	 43--> b  0: i  28 r0=sp+0x2b                              :cortex_m4_ex
;;	 44--> b  0: i  29 {r0=call [`memset'];use 0;clobber lr;}  :cortex_m4_ex*3
;;	 44--> b  0: i  32 debug_marker                            :nothing
;;	 44--> b  0: i  33 debug_marker                            :nothing
;;	 44--> b  0: i  34 loc sp+0x4                              :nothing
;;	 44--> b  0: i  35 debug_marker                            :nothing
;;	 44--> b  0: i  36 loc 0                                   :nothing
;;	 44--> b  0: i  37 loc sp+0x4                              :nothing
;;	 44--> b  0: i  38 debug_marker                            :nothing
;;	 47--> b  0: i  40 {pc={(r8==0)?L154:pc};clobber cc;}      :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 47
;;   new head = 8
;;   new tail = 40

;;   ======================================================
;;   -- basic block 3 from 42 to 5 -- after reload
;;   ======================================================

;;	  0--> b  0: i  42 loc 0                                   :nothing
;;	  0--> b  0: i  43 loc sp+0x4                              :nothing
;;	  0--> b  0: i 272 r5=sp+0x4                               :cortex_m4_ex
;;	  1--> b  0: i   4 r1=r8                                   :cortex_m4_ex
;;	  2--> b  0: i   5 r4=0                                    :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 2
;;   new head = 42
;;   new tail = 5

;;   ======================================================
;;   -- basic block 4 from 46 to 65 -- after reload
;;   ======================================================

;;	  0--> b  0: i  46 loc r4                                  :nothing
;;	  0--> b  0: i  47 loc sp+r4+0x4                           :nothing
;;	  0--> b  0: i  48 debug_marker                            :nothing
;;	  0--> b  0: i 256 r0=r6                                   :cortex_m4_ex
;;	  1--> b  0: i  52 {r0=call [`BUF_store_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  1--> b  0: i  53 debug_marker                            :nothing
;;	  1--> b  0: i  54 loc sp+r4+0x5                           :nothing
;;	  1--> b  0: i  55 loc D#33                                :nothing
;;	  1--> b  0: i  56 debug_marker                            :nothing
;;	  4--> b  0: i  62 r1=zxn([++r5])                          :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  57 r4=r4+0x1                               :cortex_m4_ex
;;	  6--> b  0: i  58 loc r4                                  :nothing
;;	  6--> b  0: i  59 loc D#33                                :nothing
;;	  6--> b  0: i  60 debug_marker                            :nothing
;;	  7--> b  0: i  65 {pc={(r1!=0)?L63:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 46
;;   new tail = 65

;;   ======================================================
;;   -- basic block 5 from 67 to 69 -- after reload
;;   ======================================================

;;	  0--> b  0: i  67 debug_marker                            :nothing
;;	  2--> b  0: i  69 {pc={(r4==0)?L199:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 67
;;   new tail = 69

;;   ======================================================
;;   -- basic block 6 from 71 to 288 -- after reload
;;   ======================================================

;;	  0--> b  0: i  71 loc sp+0x4                              :nothing
;;	  0--> b  0: i  72 debug_marker                            :nothing
;;	  0--> b  0: i  73 loc D#1                                 :nothing
;;	  0--> b  0: i  74 loc D#2                                 :nothing
;;	  0--> b  0: i  75 debug_marker                            :nothing
;;	  2--> b  0: i  77 r2=[r7]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  78 loc r2                                  :nothing
;;	  2--> b  0: i  79 debug_marker                            :nothing
;;	  2--> b  0: i  80 debug_marker                            :nothing
;;	  4--> b  0: i  81 r3=[r2+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 287 {cc=cmp(r3<<0x18,0);clobber r3;}        :cortex_m4_ex
;;	  7--> b  0: i 288 pc={(cc>=0)?L143:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 71
;;   new tail = 288

;;   ======================================================
;;   -- basic block 7 from 86 to 110 -- after reload
;;   ======================================================

;;	  0--> b  0: i  86 loc clobber                             :nothing
;;	  0--> b  0: i  87 debug_marker                            :nothing
;;	  2--> b  0: i 273 r1=sp+0x3                               :cortex_m4_ex
;;	  3--> b  0: i 258 r0=r6                                   :cortex_m4_ex
;;	  4--> b  0: i  92 {r0=call [`BUF_get_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i  93 debug_marker                            :nothing
;;	  7--> b  0: i  95 r2=[r7]                                 :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  96 loc r2                                  :nothing
;;	  7--> b  0: i  97 loc [sp+0x3]                            :nothing
;;	  7--> b  0: i  98 debug_marker                            :nothing
;;	  7--> b  0: i  99 debug_marker                            :nothing
;;	  8--> b  0: i 100 r3=zxn([sp+0x3])                        :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 101 [r2+0x28]=r3                            :cortex_m4_a
;;	  9--> b  0: i 104 loc clobber                             :nothing
;;	  9--> b  0: i 105 loc clobber                             :nothing
;;	  9--> b  0: i 106 loc clobber                             :nothing
;;	  9--> b  0: i 107 debug_marker                            :nothing
;;	  9--> b  0: i 108 loc [`SCI']                             :nothing
;;	  9--> b  0: i 109 loc D#32                                :nothing
;;	  9--> b  0: i 110 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 9
;;   new head = 86
;;   new tail = 110

;;   ======================================================
;;   -- basic block 8 from 113 to 145 -- after reload
;;   ======================================================

;;	  0--> b  0: i 113 debug_marker                            :nothing
;;	  0--> b  0: i 114 debug_marker                            :nothing
;;	  0--> b  0: i 115 debug_marker                            :nothing
;;	  0--> b  0: i 116 debug_marker                            :nothing
;;	  0--> b  0: i 117 loc D#32                                :nothing
;;	  0--> b  0: i 118 loc D#31                                :nothing
;;	  0--> b  0: i 119 debug_marker                            :nothing
;;	  0--> b  0: i 120 debug_marker                            :nothing
;;	  0--> b  0: i 121 debug_marker                            :nothing
;;	  0--> b  0: i 123 r3=asm_operands                         :nothing
;;	  1--> b  0: i 124 loc r3                                  :nothing
;;	  1--> b  0: i 125 debug_marker                            :nothing
;;	  1--> b  0: i 126 loc clobber                             :nothing
;;	  1--> b  0: i 127 loc clobber                             :nothing
;;	  1--> b  0: i 128 r3=r3|0x80                              :cortex_m4_ex
;;	  1--> b  0: i 129 loc r3                                  :nothing
;;	  1--> b  0: i 130 debug_marker                            :nothing
;;	  1--> b  0: i 131 loc r3                                  :nothing
;;	  1--> b  0: i 132 loc D#31                                :nothing
;;	  1--> b  0: i 133 debug_marker                            :nothing
;;	  1--> b  0: i 134 debug_marker                            :nothing
;;	  1--> b  0: i 135 debug_marker                            :nothing
;;	  2--> b  0: i 137 {r1=asm_operands;[r2]=asm_operands;}    :nothing
;;	  3--> b  0: i 138 loc r1                                  :nothing
;;	  3--> b  0: i 139 debug_marker                            :nothing
;;	  3--> b  0: i 140 loc clobber                             :nothing
;;	  3--> b  0: i 141 loc clobber                             :nothing
;;	  3--> b  0: i 142 loc clobber                             :nothing
;;	  3--> b  0: i 145 {pc={(r1!=0)?L143:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 113
;;   new tail = 145

;;   ======================================================
;;   -- basic block 9 from 147 to 151 -- after reload
;;   ======================================================

;;	  0--> b  0: i 147 loc clobber                             :nothing
;;	  0--> b  0: i 148 loc clobber                             :nothing
;;	  0--> b  0: i 149 loc clobber                             :nothing
;;	  0--> b  0: i 150 loc clobber                             :nothing
;;	  2--> b  0: i 151 r8=zxn([sp+0x4])                        :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 2
;;   new head = 147
;;   new tail = 151

;;   ======================================================
;;   -- basic block 10 from 201 to 297 -- after reload
;;   ======================================================

;;	  0--> b  0: i 201 loc clobber                             :nothing
;;	  0--> b  0: i 202 loc clobber                             :nothing
;;	  0--> b  0: i 203 loc clobber                             :nothing
;;	  0--> b  0: i 204 loc clobber                             :nothing
;;	  0--> b  0: i 205 loc clobber                             :nothing
;;	  0--> b  0: i 206 loc clobber                             :nothing
;;	  0--> b  0: i 207 loc clobber                             :nothing
;;	  0--> b  0: i 208 loc clobber                             :nothing
;;	  0--> b  0: i 209 loc clobber                             :nothing
;;	  0--> b  0: i 210 loc clobber                             :nothing
;;	  0--> b  0: i 211 loc clobber                             :nothing
;;	  0--> b  0: i 212 loc clobber                             :nothing
;;	  0--> b  0: i 213 debug_marker                            :nothing
;;	  1--> b  0: i 259 r0=0x3e8                                :cortex_m4_ex
;;	  2--> b  0: i 215 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3
;;	  2--> b  0: i 216 debug_marker                            :nothing
;;	  2--> b  0: i 217 loc clobber                             :nothing
;;	  2--> b  0: i 218 loc clobber                             :nothing
;;	  2--> b  0: i 219 loc clobber                             :nothing
;;	  2--> b  0: i 220 loc clobber                             :nothing
;;	  2--> b  0: i 221 loc clobber                             :nothing
;;	  2--> b  0: i 222 loc clobber                             :nothing
;;	  2--> b  0: i 223 loc clobber                             :nothing
;;	  2--> b  0: i 224 loc clobber                             :nothing
;;	  2--> b  0: i 225 loc clobber                             :nothing
;;	  2--> b  0: i 226 loc clobber                             :nothing
;;	  2--> b  0: i 227 loc clobber                             :nothing
;;	  2--> b  0: i 228 loc clobber                             :nothing
;;	  2--> b  0: i 290 debug_marker                            :nothing
;;	  2--> b  0: i 291 debug_marker                            :nothing
;;	  2--> b  0: i 292 loc sp+0x4                              :nothing
;;	  2--> b  0: i 293 debug_marker                            :nothing
;;	  2--> b  0: i 294 loc 0                                   :nothing
;;	  2--> b  0: i 295 loc sp+0x4                              :nothing
;;	  2--> b  0: i 296 debug_marker                            :nothing
;;	  5--> b  0: i 297 {pc={(r8!=0)?L337:pc};clobber cc;}      :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 201
;;   new tail = 297

;;   ======================================================
;;   -- basic block 11 from 156 to 338 -- after reload
;;   ======================================================

;;	  0--> b  0: i 156 loc clobber                             :nothing
;;	  0--> b  0: i 157 loc clobber                             :nothing
;;	  0--> b  0: i 158 loc clobber                             :nothing
;;	  0--> b  0: i 159 loc clobber                             :nothing
;;	  0--> b  0: i 160 loc clobber                             :nothing
;;	  0--> b  0: i 161 loc clobber                             :nothing
;;	  0--> b  0: i 162 loc clobber                             :nothing
;;	  0--> b  0: i 163 loc clobber                             :nothing
;;	  0--> b  0: i 164 loc clobber                             :nothing
;;	  0--> b  0: i 165 loc clobber                             :nothing
;;	  0--> b  0: i 166 loc clobber                             :nothing
;;	  0--> b  0: i 167 loc clobber                             :nothing
;;	  0--> b  0: i 168 debug_marker                            :nothing
;;	  0--> b  0: i 169 r0=0x3e8                                :cortex_m4_ex
;;	  1--> b  0: i 170 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3
;;	  1--> b  0: i 171 debug_marker                            :nothing
;;	  1--> b  0: i 173 debug_marker                            :nothing
;;	  1--> b  0: i 174 debug_marker                            :nothing
;;	  1--> b  0: i 175 loc sp+0x4                              :nothing
;;	  1--> b  0: i 176 debug_marker                            :nothing
;;	  1--> b  0: i 177 loc 0                                   :nothing
;;	  1--> b  0: i 178 loc sp+0x4                              :nothing
;;	  1--> b  0: i 179 debug_marker                            :nothing
;;	  1--> b  0: i 180 loc clobber                             :nothing
;;	  1--> b  0: i 181 loc clobber                             :nothing
;;	  1--> b  0: i 182 loc clobber                             :nothing
;;	  1--> b  0: i 183 loc clobber                             :nothing
;;	  1--> b  0: i 184 loc clobber                             :nothing
;;	  1--> b  0: i 185 loc clobber                             :nothing
;;	  1--> b  0: i 186 loc clobber                             :nothing
;;	  1--> b  0: i 187 loc clobber                             :nothing
;;	  1--> b  0: i 188 loc clobber                             :nothing
;;	  1--> b  0: i 189 loc clobber                             :nothing
;;	  1--> b  0: i 190 loc clobber                             :nothing
;;	  1--> b  0: i 191 loc clobber                             :nothing
;;	  1--> b  0: i 192 debug_marker                            :nothing
;;	  1--> b  0: i 300 loc clobber                             :nothing
;;	  1--> b  0: i 301 loc clobber                             :nothing
;;	  1--> b  0: i 302 loc clobber                             :nothing
;;	  1--> b  0: i 303 loc clobber                             :nothing
;;	  1--> b  0: i 304 loc clobber                             :nothing
;;	  1--> b  0: i 305 loc clobber                             :nothing
;;	  1--> b  0: i 306 loc clobber                             :nothing
;;	  1--> b  0: i 307 loc clobber                             :nothing
;;	  1--> b  0: i 308 loc clobber                             :nothing
;;	  1--> b  0: i 309 loc clobber                             :nothing
;;	  1--> b  0: i 310 loc clobber                             :nothing
;;	  1--> b  0: i 311 loc clobber                             :nothing
;;	  1--> b  0: i 312 debug_marker                            :nothing
;;	  4--> b  0: i 313 r0=0x3e8                                :cortex_m4_ex
;;	  5--> b  0: i 314 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3
;;	  5--> b  0: i 315 debug_marker                            :nothing
;;	  5--> b  0: i 316 debug_marker                            :nothing
;;	  5--> b  0: i 317 debug_marker                            :nothing
;;	  5--> b  0: i 318 loc sp+0x4                              :nothing
;;	  5--> b  0: i 319 debug_marker                            :nothing
;;	  5--> b  0: i 320 loc 0                                   :nothing
;;	  5--> b  0: i 321 loc sp+0x4                              :nothing
;;	  5--> b  0: i 322 debug_marker                            :nothing
;;	  5--> b  0: i 323 loc clobber                             :nothing
;;	  5--> b  0: i 324 loc clobber                             :nothing
;;	  5--> b  0: i 325 loc clobber                             :nothing
;;	  5--> b  0: i 326 loc clobber                             :nothing
;;	  5--> b  0: i 327 loc clobber                             :nothing
;;	  5--> b  0: i 328 loc clobber                             :nothing
;;	  5--> b  0: i 329 loc clobber                             :nothing
;;	  5--> b  0: i 330 loc clobber                             :nothing
;;	  5--> b  0: i 331 loc clobber                             :nothing
;;	  5--> b  0: i 332 loc clobber                             :nothing
;;	  5--> b  0: i 333 loc clobber                             :nothing
;;	  5--> b  0: i 334 loc clobber                             :nothing
;;	  5--> b  0: i 335 debug_marker                            :nothing
;;	  8--> b  0: i 338 pc=L154                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 156
;;   new tail = 338



starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_transmit_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={16d,9u} r1={16d,11u} r2={12d,9u} r3={14d,9u} r4={8d,20u} r5={6d,14u} r6={2d,3u} r7={2d,4u} r8={3d,4u} r12={12d} r13={3d,40u} r14={7d,2u} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={12d,1u} r101={6d} r104={6d} r105={6d} r106={6d} 
;;    total ref usage 693{567d,126u,0e} in 226{220 regular + 6 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 24 2 NOTE_INSN_FUNCTION_BEG)
(note 24 2 10 2 NOTE_INSN_DELETED)
(note 10 24 244 2 NOTE_INSN_DELETED)
(note 244 10 39 2 NOTE_INSN_DELETED)
(note 39 244 8 2 NOTE_INSN_DELETED)
(debug_insn 8 39 274 2 (debug_marker) "../System/SCI.c":698:2 -1
     (nil))
(insn/f 274 8 11 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [22  A8])
                (unspec:BLK [
                        (reg:SI 7 r7)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../System/SCI.c":696:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32])
                            (reg:SI 7 r7))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [22  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(insn 11 274 243 2 (set (reg/f:SI 5 r5 [129])
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))
(insn 243 11 51 2 (set (reg/f:SI 7 r7 [146])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 51 243 12 2 (set (reg/f:SI 6 r6 [149])
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn 12 51 275 2 (parallel [
            (set (reg/f:SI 5 r5 [129])
                (plus:SI (reg/f:SI 5 r5 [129])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/u/c:SI (reg/f:SI 5 r5 [129]) [0  S4 A32]))
            (set (reg:SI 1 r1)
                (mem/u/c:SI (plus:SI (reg/f:SI 5 r5 [129])
                        (const_int 4 [0x4])) [0  S4 A32]))
            (set (reg:SI 2 r2)
                (mem/u/c:SI (plus:SI (reg/f:SI 5 r5 [129])
                        (const_int 8 [0x8])) [0  S4 A32]))
            (set (reg:SI 3 r3)
                (mem/u/c:SI (plus:SI (reg/f:SI 5 r5 [129])
                        (const_int 12 [0xc])) [0  S4 A32]))
        ]) "../System/SCI.c":698:7 425 {*ldm4_ia_update}
     (nil))
(insn/f 275 12 276 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -104 [0xffffffffffffff98]))) "../System/SCI.c":696:1 7 {*arm_addsi3}
     (nil))
(note 276 275 271 2 NOTE_INSN_PROLOGUE_END)
(insn 271 276 13 2 (set (reg:SI 4 r4 [152])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "../System/SCI.c":698:7 7 {*arm_addsi3}
     (nil))
(insn 13 271 14 2 (parallel [
            (set (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                (plus:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                    (const_int 16 [0x10])))
            (set (mem/c:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128]) [0 message+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                        (const_int 4 [0x4])) [0 message+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                        (const_int 8 [0x8])) [0 message+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                        (const_int 12 [0xc])) [0 message+12 S4 A32])
                (reg:SI 3 r3))
        ]) "../System/SCI.c":698:7 428 {*stm4_ia_update}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))
(insn 14 13 15 2 (parallel [
            (set (reg/f:SI 5 r5 [129])
                (plus:SI (reg/f:SI 5 r5 [129])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/u/c:SI (reg/f:SI 5 r5 [129]) [0  S4 A32]))
            (set (reg:SI 1 r1)
                (mem/u/c:SI (plus:SI (reg/f:SI 5 r5 [129])
                        (const_int 4 [0x4])) [0  S4 A32]))
            (set (reg:SI 2 r2)
                (mem/u/c:SI (plus:SI (reg/f:SI 5 r5 [129])
                        (const_int 8 [0x8])) [0  S4 A32]))
            (set (reg:SI 3 r3)
                (mem/u/c:SI (plus:SI (reg/f:SI 5 r5 [129])
                        (const_int 12 [0xc])) [0  S4 A32]))
        ]) "../System/SCI.c":698:7 425 {*ldm4_ia_update}
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                (plus:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                    (const_int 16 [0x10])))
            (set (mem/c:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128]) [0 message+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                        (const_int 4 [0x4])) [0 message+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                        (const_int 8 [0x8])) [0 message+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
                        (const_int 12 [0xc])) [0 message+28 S4 A32])
                (reg:SI 3 r3))
        ]) "../System/SCI.c":698:7 428 {*stm4_ia_update}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))
(insn 16 15 17 2 (parallel [
            (set (reg:SI 0 r0)
                (mem/u/c:SI (reg/f:SI 5 r5 [129]) [0  S4 A32]))
            (set (reg:SI 1 r1)
                (mem/u/c:SI (plus:SI (reg/f:SI 5 r5 [129])
                        (const_int 4 [0x4])) [0  S4 A32]))
        ]) "../System/SCI.c":698:7 461 {*ldm2_}
     (expr_list:REG_DEAD (reg/f:SI 5 r5 [129])
        (nil)))
(insn 17 16 19 2 (set (mem/c:SI (post_inc:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])) [0 message+32 S4 A32])
        (reg:SI 0 r0)) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_INC (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
            (nil))))
(insn 19 17 21 2 (set (mem/c:HI (post_inc:SI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])) [0 message+36 S2 A32])
        (reg:HI 1 r1)) "../System/SCI.c":698:7 724 {*thumb2_movhi_vfp}
     (expr_list:REG_INC (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
        (nil)))
(insn 21 19 3 2 (set (reg:SI 1 r1 [130])
        (lshiftrt:SI (reg:SI 1 r1)
            (const_int 16 [0x10]))) "../System/SCI.c":698:7 147 {*arm_shiftsi3}
     (nil))
(insn 3 21 23 2 (set (reg:SI 8 r8 [orig:124 prephitmp_35 ] [124])
        (const_int 84 [0x54])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 84 [0x54])
        (nil)))
(insn 23 3 26 2 (set (mem/c:QI (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128]) [0 message+38 S1 A16])
        (reg:QI 1 r1 [130])) "../System/SCI.c":698:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [orig:128 ivtmp.138 ] [128])
        (expr_list:REG_DEAD (reg:QI 1 r1 [130])
            (nil))))
(insn 26 23 27 2 (set (reg:SI 2 r2)
        (const_int 61 [0x3d])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 43 [0x2b]))) "../System/SCI.c":698:7 7 {*arm_addsi3}
     (nil))
(call_insn 29 28 32 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005a6f800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":698:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005a6f800 __builtin_memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 32 29 33 2 (debug_marker) "../System/SCI.c":701:2 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI str (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 36 35 37 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 37 36 38 2 (var_location:SI str (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) -1
     (nil))
(debug_insn 38 37 40 2 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(jump_insn 40 38 337 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 8 r8 [orig:124 prephitmp_35 ] [124])
                        (const_int 0 [0]))
                    (label_ref 154)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":514:7 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 32182996 (nil)))
 -> 154)
(code_label 337 40 41 3 178 (nil) [1 uses])
(note 41 337 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 43 42 272 3 (var_location:SI str (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) -1
     (nil))
(insn 272 43 4 3 (set (reg:SI 5 r5 [153])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (nil))
(insn 4 272 5 3 (set (reg:SI 1 r1 [orig:114 _6 ] [114])
        (reg:SI 8 r8 [orig:124 prephitmp_35 ] [124])) "../System/SCI.c":514:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 63 3 (set (reg/v:SI 4 r4 [orig:116 i ] [116])
        (const_int 0 [0])) "../System/SCI.c":508:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 63 5 45 4 163 (nil) [1 uses])
(note 45 63 64 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 64 45 46 4 NOTE_INSN_DELETED)
(debug_insn 46 64 47 4 (var_location:SI i (reg/v:SI 4 r4 [orig:116 i ] [116])) -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI str (plus:SI (plus:SI (reg/f:SI 13 sp)
            (reg/v:SI 4 r4 [orig:116 i ] [116]))
        (const_int 4 [0x4]))) -1
     (nil))
(debug_insn 48 47 256 4 (debug_marker) "../System/SCI.c":516:3 -1
     (nil))
(insn 256 48 52 4 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [149])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 52 256 53 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":516:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 53 52 54 4 (debug_marker) "../System/SCI.c":517:3 -1
     (nil))
(debug_insn 54 53 55 4 (var_location:SI D#33 (plus:SI (plus:SI (reg/f:SI 13 sp)
            (reg/v:SI 4 r4 [orig:116 i ] [116]))
        (const_int 5 [0x5]))) -1
     (nil))
(debug_insn 55 54 56 4 (var_location:SI str (debug_expr:SI D#33)) "../System/SCI.c":517:6 -1
     (nil))
(debug_insn 56 55 62 4 (debug_marker) "../System/SCI.c":518:3 -1
     (nil))
(insn 62 56 57 4 (set (reg:SI 1 r1 [orig:114 _6 ] [114])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 5 r5 [orig:126 ivtmp.138 ] [126])) [0 MEM[base: _65, offset: 0B]+0 S1 A8]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 5 r5 [orig:126 ivtmp.138 ] [126])
        (nil)))
(insn 57 62 58 4 (set (reg/v:SI 4 r4 [orig:116 i ] [116])
        (plus:SI (reg/v:SI 4 r4 [orig:116 i ] [116])
            (const_int 1 [0x1]))) "../System/SCI.c":518:4 7 {*arm_addsi3}
     (nil))
(debug_insn 58 57 59 4 (var_location:SI i (reg/v:SI 4 r4 [orig:116 i ] [116])) -1
     (nil))
(debug_insn 59 58 60 4 (var_location:SI str (debug_expr:SI D#33)) -1
     (nil))
(debug_insn 60 59 65 4 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(jump_insn 65 60 66 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:114 _6 ] [114])
                        (const_int 0 [0]))
                    (label_ref:SI 63)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":514:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 63)
(note 66 65 68 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 68 66 67 5 NOTE_INSN_DELETED)
(debug_insn 67 68 69 5 (debug_marker) "../System/SCI.c":523:2 -1
     (nil))
(jump_insn 69 67 70 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 4 r4 [orig:116 i ] [116])
                        (const_int 0 [0]))
                    (label_ref:SI 199)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":523:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:116 i ] [116])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 461158348 (nil))))
 -> 199)
(note 70 69 82 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 82 70 71 6 NOTE_INSN_DELETED)
(debug_insn 71 82 72 6 (var_location:SI D#1 (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) -1
     (nil))
(debug_insn 72 71 73 6 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 73 72 74 6 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 75 74 77 6 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 77 75 78 6 (set (reg/f:SI 2 r2 [orig:115 prephitmp_7 ] [115])
        (mem/f/c:SI (reg/f:SI 7 r7 [146]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 78 77 79 6 (var_location:SI USARTx (reg/f:SI 2 r2 [orig:115 prephitmp_7 ] [115])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 79 78 80 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 81 80 287 6 (set (reg:SI 3 r3 [orig:117 _13 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:115 prephitmp_7 ] [115])
                (const_int 28 [0x1c])) [18 _12->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 287 81 288 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:117 _13 ] [117])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:117 _13 ] [117])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))
(jump_insn 288 287 85 6 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 143)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 143)
(note 85 288 86 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 87 86 273 7 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 273 87 258 7 (set (reg:SI 1 r1 [154])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 3 [0x3]))) "../System/SCI.c":534:4 7 {*arm_addsi3}
     (nil))
(insn 258 273 92 7 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [149])) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 92 258 93 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 93 92 95 7 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 95 93 96 7 (set (reg/f:SI 2 r2 [orig:115 prephitmp_7 ] [115])
        (mem/f/c:SI (reg/f:SI 7 r7 [146]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 96 95 97 7 (var_location:SI USARTx (reg/f:SI 2 r2 [orig:115 prephitmp_7 ] [115])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 97 96 98 7 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 13 sp)
            (const_int 3 [0x3])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 98 97 99 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 99 98 100 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 100 99 101 7 (set (reg:SI 3 r3 [orig:120 _17 ] [120])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 13 sp)
                    (const_int 3 [0x3])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 101 100 104 7 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:115 prephitmp_7 ] [115])
                (const_int 40 [0x28])) [18 _15->TDR+0 S4 A32])
        (reg:SI 3 r3 [orig:120 _17 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:120 _17 ] [120])
        (nil)))
(debug_insn 104 101 105 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 105 104 106 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 106 105 107 7 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 107 106 108 7 (debug_marker) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 108 107 109 7 (var_location:SI D#32 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 109 108 110 7 (var_location:SI USARTx (debug_expr:SI D#32)) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 110 109 143 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3502:22 -1
     (nil))
(code_label 143 110 112 8 166 (nil) [2 uses])
(note 112 143 144 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 144 112 113 8 NOTE_INSN_DELETED)
(debug_insn 113 144 114 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 114 113 115 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 115 114 116 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 116 115 117 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 117 116 118 8 (var_location:SI D#31 (debug_expr:SI D#32)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 118 117 119 8 (var_location:SI addr (debug_expr:SI D#31)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 119 118 120 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 120 119 121 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 121 120 123 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 123 121 124 8 (set (reg:SI 3 r3 [orig:141 result ] [141])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 2 r2 [orig:115 prephitmp_7 ] [115]) [18 *pretmp_4+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 124 123 125 8 (var_location:SI result (reg:SI 3 r3 [orig:141 result ] [141])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 125 124 126 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 126 125 127 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 127 126 128 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 128 127 129 8 (set (reg/v:SI 3 r3 [orig:122 val ] [122])
        (ior:SI (reg:SI 3 r3 [orig:141 result ] [141])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (nil))
(debug_insn 129 128 130 8 (var_location:SI val (reg/v:SI 3 r3 [orig:122 val ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 130 129 131 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 131 130 132 8 (var_location:SI value (reg/v:SI 3 r3 [orig:122 val ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 132 131 133 8 (var_location:SI addr (debug_expr:SI D#31)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 133 132 134 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 134 133 135 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 135 134 137 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 137 135 138 8 (parallel [
            (set (reg:SI 1 r1 [orig:142 result ] [142])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 3 r3 [orig:122 val ] [122])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 2 r2 [orig:115 prephitmp_7 ] [115]) [18 *pretmp_4+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 3 r3 [orig:122 val ] [122])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:122 val ] [122])
        (nil)))
(debug_insn 138 137 139 8 (var_location:SI result (reg:SI 1 r1 [orig:142 result ] [142])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 139 138 140 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 140 139 141 8 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 141 140 142 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 142 141 145 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(jump_insn 145 142 146 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:142 result ] [142])
                        (const_int 0 [0]))
                    (label_ref:SI 143)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:142 result ] [142])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 143)
(note 146 145 147 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 9 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 148 147 149 9 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 149 148 150 9 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 150 149 151 9 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(insn 151 150 199 9 (set (reg:SI 8 r8 [orig:124 prephitmp_35 ] [124])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 13 sp)
                    (const_int 4 [0x4])) [0 MEM[(char *)&message]+0 S1 A32]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(code_label 199 151 200 10 164 (nil) [1 uses])
(note 200 199 201 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 201 200 202 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 202 201 203 10 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 203 202 204 10 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 204 203 205 10 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 205 204 206 10 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 206 205 207 10 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 207 206 208 10 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 208 207 209 10 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 209 208 210 10 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 210 209 211 10 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 211 210 212 10 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 212 211 213 10 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 213 212 259 10 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(insn 259 213 215 10 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 215 259 216 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":709:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 216 215 217 10 (debug_marker) "../System/SCI.c":701:7 -1
     (nil))
(debug_insn 217 216 218 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 218 217 219 10 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 219 218 220 10 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 220 219 221 10 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 221 220 222 10 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 222 221 223 10 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 223 222 224 10 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 224 223 225 10 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 225 224 226 10 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 226 225 227 10 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 227 226 228 10 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 228 227 290 10 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 290 228 291 10 (debug_marker) "../System/SCI.c":701:2 -1
     (nil))
(debug_insn 291 290 292 10 (debug_marker) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 292 291 293 10 (var_location:SI str (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 293 292 294 10 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 294 293 295 10 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 295 294 296 10 (var_location:SI str (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) -1
     (nil))
(debug_insn 296 295 297 10 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(jump_insn 297 296 154 10 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 8 r8 [orig:124 prephitmp_35 ] [124])
                        (const_int 0 [0]))
                    (label_ref:SI 337)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":514:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1041558836 (nil)))
 -> 337)
(code_label 154 297 155 11 162 (nil) [2 uses])
(note 155 154 156 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 157 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 11 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 158 157 159 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 159 158 160 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 160 159 161 11 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 161 160 162 11 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 162 161 163 11 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 163 162 164 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 164 163 165 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 165 164 166 11 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 166 165 167 11 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 167 166 168 11 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 168 167 169 11 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(insn 169 168 170 11 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 170 169 171 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":709:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 171 170 173 11 (debug_marker) "../System/SCI.c":701:7 -1
     (nil))
(debug_insn 173 171 174 11 (debug_marker) "../System/SCI.c":701:2 -1
     (nil))
(debug_insn 174 173 175 11 (debug_marker) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 175 174 176 11 (var_location:SI str (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 176 175 177 11 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 177 176 178 11 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 178 177 179 11 (var_location:SI str (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) -1
     (nil))
(debug_insn 179 178 180 11 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(debug_insn 180 179 181 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 181 180 182 11 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 182 181 183 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 183 182 184 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 184 183 185 11 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 185 184 186 11 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 186 185 187 11 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 187 186 188 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 188 187 189 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 189 188 190 11 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 190 189 191 11 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 191 190 192 11 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 192 191 300 11 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(debug_insn 300 192 301 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 301 300 302 11 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 302 301 303 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 303 302 304 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 304 303 305 11 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 305 304 306 11 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 306 305 307 11 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 307 306 308 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 308 307 309 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 309 308 310 11 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 310 309 311 11 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 311 310 312 11 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 312 311 313 11 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(insn 313 312 314 11 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 314 313 315 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":709:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 315 314 316 11 (debug_marker) "../System/SCI.c":701:7 -1
     (nil))
(debug_insn 316 315 317 11 (debug_marker) "../System/SCI.c":701:2 -1
     (nil))
(debug_insn 317 316 318 11 (debug_marker) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 318 317 319 11 (var_location:SI str (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 319 318 320 11 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 320 319 321 11 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 321 320 322 11 (var_location:SI str (plus:SI (reg/f:SI 13 sp)
        (const_int 4 [0x4]))) -1
     (nil))
(debug_insn 322 321 323 11 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(debug_insn 323 322 324 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 324 323 325 11 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 325 324 326 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 326 325 327 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 327 326 328 11 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 328 327 329 11 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 329 328 330 11 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 330 329 331 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 331 330 332 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 332 331 333 11 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 333 332 334 11 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 334 333 335 11 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 335 334 338 11 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(jump_insn 338 335 339 11 (set (pc)
        (label_ref 154)) 284 {*arm_jump}
     (nil)
 -> 154)
(barrier 339 338 270)
(note 270 339 0 NOTE_INSN_DELETED)

;; Function SCI_demo_echo_with_interrupts (SCI_demo_echo_with_interrupts, funcdef_no=622, decl_uid=11115, cgraph_uid=626, symbol_order=631) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 17 count 25 (  2.1)


SCI_demo_echo_with_interrupts

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,12u} r1={10d,5u} r2={9d,7u} r3={13d,9u} r4={3d,4u} r5={3d,4u} r6={2d,4u} r7={2d,5u} r8={2d,4u} r12={10d} r13={3d,27u} r14={6d,2u} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={11d,3u} r101={5d} r104={5d} r105={5d} r106={5d} 
;;    total ref usage 552{466d,86u,0e} in 147{142 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 5 2 11 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 3 [r3] 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 3 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 3 [r3] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 3 [r3] 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 4 )->[5]->( 6 3 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	

( 2 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 6 7 )->[7]->( 7 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 9 10 8 )->[10]->( 10 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 100 [cc]
;; live  in  	 2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]

( 10 )->[11]->( 3 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	

( )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 20 to worklist
  Adding insn 237 to worklist
  Adding insn 183 to worklist
  Adding insn 260 to worklist
  Adding insn 256 to worklist
  Adding insn 33 to worklist
  Adding insn 57 to worklist
  Adding insn 50 to worklist
  Adding insn 248 to worklist
  Adding insn 71 to worklist
  Adding insn 94 to worklist
  Adding insn 82 to worklist
  Adding insn 138 to worklist
  Adding insn 130 to worklist
  Adding insn 116 to worklist
  Adding insn 264 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 259 to worklist
  Adding insn 255 to worklist
processing block 4 lr out =  3 [r3] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 182 to worklist
processing block 3 lr out =  3 [r3] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 4 to worklist
processing block 11 lr out =  6 [r6] 7 [r7] 8 [r8] 13 [sp]
processing block 10 lr out =  2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 121 to worklist
processing block 9 lr out =  2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 93 to worklist
  Adding insn 85 to worklist
  Adding insn 223 to worklist
  Adding insn 236 to worklist
processing block 8 lr out =  2 [r2] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 247 to worklist
  Adding insn 67 to worklist
processing block 7 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 219 to worklist
  Adding insn 48 to worklist
processing block 6 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 3 to worklist
  Adding insn 221 to worklist
  Adding insn 235 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
  Adding insn 24 to worklist
  Adding insn 220 to worklist
  Adding insn 49 to worklist
  Adding insn 19 to worklist
  Adding insn 206 to worklist
  Adding insn 238 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 17 count 21 (  1.8)
;;   ======================================================
;;   -- basic block 2 from 237 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc 5.0e-1                              :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 loc 0.0                                 :nothing
;;	  0--> b  0: i  13 loc clobber                             :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i 237 {[pre sp+=0xffffffffffffffe8]=unspec[r4] 0;use r5;use r6;use r7;use r8;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  19 r7=`*.LANCHOR2'                         :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 206 r8=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  49 r6=`*.LANCHOR4'                         :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 238 sp=sp-0x208                             :cortex_m4_ex
;;	 10--> b  0: i 220 r0=r7                                   :cortex_m4_ex
;;	 11--> b  0: i  20 {r0=call [`BUF_get_data_size'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 11--> b  0: i  22 loc r0                                  :nothing
;;	 11--> b  0: i  23 debug_marker                            :nothing
;;	 14--> b  0: i  24 r5=r0                                   :cortex_m4_ex
;;	 15--> b  0: i  25 {pc={(r0!=0)?L262:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 15
;;   new head = 7
;;   new tail = 25

;;   ======================================================
;;   -- basic block 3 from 156 to 4 -- after reload
;;   ======================================================

;;	  0--> b  0: i 156 loc clobber                             :nothing
;;	  0--> b  0: i 157 loc clobber                             :nothing
;;	  0--> b  0: i 158 loc clobber                             :nothing
;;	  0--> b  0: i 159 debug_marker                            :nothing
;;	  0--> b  0: i 160 loc 5.0e-1                              :nothing
;;	  0--> b  0: i 161 debug_marker                            :nothing
;;	  0--> b  0: i 162 debug_marker                            :nothing
;;	  0--> b  0: i 163 loc 0                                   :nothing
;;	  0--> b  0: i 164 loc clobber                             :nothing
;;	  0--> b  0: i 165 loc clobber                             :nothing
;;	  0--> b  0: i 166 debug_marker                            :nothing
;;	  2--> b  0: i   4 r3=0x1f4                                :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 2
;;   new head = 156
;;   new tail = 4

;;   ======================================================
;;   -- basic block 4 from 168 to 183 -- after reload
;;   ======================================================

;;	  0--> b  0: i 168 loc clobber                             :nothing
;;	  0--> b  0: i 169 loc clobber                             :nothing
;;	  0--> b  0: i 170 loc clobber                             :nothing
;;	  0--> b  0: i 171 debug_marker                            :nothing
;;	  0--> b  0: i 172 loc clobber                             :nothing
;;	  0--> b  0: i 173 debug_marker                            :nothing
;;	  0--> b  0: i 174 loc clobber                             :nothing
;;	  0--> b  0: i 175 debug_marker                            :nothing
;;	  0--> b  0: i 176 loc clobber                             :nothing
;;	  0--> b  0: i 177 loc clobber                             :nothing
;;	  0--> b  0: i 178 loc clobber                             :nothing
;;	  0--> b  0: i 179 debug_marker                            :nothing
;;	  0--> b  0: i 182 {cc=cmp(r3-0x1,0);r3=r3-0x1;}           :cortex_m4_ex
;;	  1--> b  0: i 183 pc={(cc!=0)?L181:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 168
;;   new tail = 183

;;   ======================================================
;;   -- basic block 5 from 250 to 260 -- after reload
;;   ======================================================

;;	  0--> b  0: i 250 loc clobber                             :nothing
;;	  0--> b  0: i 251 debug_marker                            :nothing
;;	  0--> b  0: i 252 debug_marker                            :nothing
;;	  0--> b  0: i 253 debug_marker                            :nothing
;;	  0--> b  0: i 254 debug_marker                            :nothing
;;	  0--> b  0: i 255 r0=r7                                   :cortex_m4_ex
;;	  1--> b  0: i 256 {r0=call [`BUF_get_data_size'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  1--> b  0: i 257 loc r0                                  :nothing
;;	  1--> b  0: i 258 debug_marker                            :nothing
;;	  4--> b  0: i 259 r5=r0                                   :cortex_m4_ex
;;	  5--> b  0: i 260 {pc={(r0==0)?L154:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 250
;;   new tail = 260

;;   ======================================================
;;   -- basic block 6 from 27 to 3 -- after reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  2--> b  0: i  30 r2=r0                                   :cortex_m4_ex
;;	  3--> b  0: i 235 r1=sp+0x8                               :cortex_m4_ex
;;	  4--> b  0: i 221 r0=r7                                   :cortex_m4_ex
;;	  5--> b  0: i  33 {r0=call [`BUF_get_bytes'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  5--> b  0: i  34 debug_marker                            :nothing
;;	  5--> b  0: i  35 loc sp+0x8                              :nothing
;;	  5--> b  0: i  36 loc r5                                  :nothing
;;	  5--> b  0: i  37 debug_marker                            :nothing
;;	  5--> b  0: i  38 loc 0                                   :nothing
;;	  5--> b  0: i  39 debug_marker                            :nothing
;;	  5--> b  0: i 191 loc 0                                   :nothing
;;	  8--> b  0: i   3 r4=0                                    :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 8
;;   new head = 27
;;   new tail = 3

;;   ======================================================
;;   -- basic block 7 from 41 to 57 -- after reload
;;   ======================================================

;;	  0--> b  0: i  41 loc D#36                                :nothing
;;	  0--> b  0: i  42 debug_marker                            :nothing
;;	  0--> b  0: i  48 r1=zxn([sp+0x8])                        :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 219 r0=r6                                   :cortex_m4_ex
;;	  3--> b  0: i  52 r4=r4+0x1                               :cortex_m4_ex
;;	  4--> b  0: i  50 {r0=call [`BUF_store_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i  51 debug_marker                            :nothing
;;	  4--> b  0: i 190 loc clobber                             :nothing
;;	  4--> b  0: i  53 loc D#36                                :nothing
;;	  4--> b  0: i  54 debug_marker                            :nothing
;;	  7--> b  0: i  56 cc=cmp(r5,r4)                           :cortex_m4_ex
;;	  8--> b  0: i  57 pc={(cc!=0)?L55:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 41
;;   new tail = 57

;;   ======================================================
;;   -- basic block 8 from 59 to 248 -- after reload
;;   ======================================================

;;	  0--> b  0: i  59 debug_marker                            :nothing
;;	  0--> b  0: i  60 loc sp+0x8                              :nothing
;;	  0--> b  0: i  61 loc D#36                                :nothing
;;	  0--> b  0: i  62 debug_marker                            :nothing
;;	  0--> b  0: i  63 loc D#1                                 :nothing
;;	  0--> b  0: i  64 loc D#2                                 :nothing
;;	  0--> b  0: i  65 debug_marker                            :nothing
;;	  2--> b  0: i  67 r2=[r8]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  68 loc r2                                  :nothing
;;	  2--> b  0: i  69 debug_marker                            :nothing
;;	  2--> b  0: i  70 debug_marker                            :nothing
;;	  4--> b  0: i  71 r3=[r2+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 247 {cc=cmp(r3<<0x18,0);clobber r3;}        :cortex_m4_ex
;;	  7--> b  0: i 248 pc={(cc>=0)?L136:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 59
;;   new tail = 248

;;   ======================================================
;;   -- basic block 9 from 76 to 103 -- after reload
;;   ======================================================

;;	  0--> b  0: i  76 loc clobber                             :nothing
;;	  0--> b  0: i  77 debug_marker                            :nothing
;;	  2--> b  0: i 236 r1=sp+0x7                               :cortex_m4_ex
;;	  3--> b  0: i 223 r0=r6                                   :cortex_m4_ex
;;	  4--> b  0: i  82 {r0=call [`BUF_get_byte'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i  83 debug_marker                            :nothing
;;	  7--> b  0: i  85 r2=[r8]                                 :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  86 loc r2                                  :nothing
;;	  7--> b  0: i  87 loc [sp+0x7]                            :nothing
;;	  7--> b  0: i  88 debug_marker                            :nothing
;;	  7--> b  0: i  89 debug_marker                            :nothing
;;	  8--> b  0: i  93 r3=zxn([sp+0x7])                        :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  94 [r2+0x28]=r3                            :cortex_m4_a
;;	  9--> b  0: i  97 loc clobber                             :nothing
;;	  9--> b  0: i  98 loc clobber                             :nothing
;;	  9--> b  0: i  99 loc clobber                             :nothing
;;	  9--> b  0: i 100 debug_marker                            :nothing
;;	  9--> b  0: i 101 loc [`SCI']                             :nothing
;;	  9--> b  0: i 102 loc D#35                                :nothing
;;	  9--> b  0: i 103 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 9
;;   new head = 76
;;   new tail = 103

;;   ======================================================
;;   -- basic block 10 from 106 to 138 -- after reload
;;   ======================================================

;;	  0--> b  0: i 106 debug_marker                            :nothing
;;	  0--> b  0: i 107 debug_marker                            :nothing
;;	  0--> b  0: i 108 debug_marker                            :nothing
;;	  0--> b  0: i 109 debug_marker                            :nothing
;;	  0--> b  0: i 110 loc D#35                                :nothing
;;	  0--> b  0: i 111 loc D#34                                :nothing
;;	  0--> b  0: i 112 debug_marker                            :nothing
;;	  0--> b  0: i 113 debug_marker                            :nothing
;;	  0--> b  0: i 114 debug_marker                            :nothing
;;	  0--> b  0: i 116 r3=asm_operands                         :nothing
;;	  1--> b  0: i 117 loc r3                                  :nothing
;;	  1--> b  0: i 118 debug_marker                            :nothing
;;	  1--> b  0: i 119 loc clobber                             :nothing
;;	  1--> b  0: i 120 loc clobber                             :nothing
;;	  1--> b  0: i 121 r3=r3|0x80                              :cortex_m4_ex
;;	  1--> b  0: i 122 loc r3                                  :nothing
;;	  1--> b  0: i 123 debug_marker                            :nothing
;;	  1--> b  0: i 124 loc r3                                  :nothing
;;	  1--> b  0: i 125 loc D#34                                :nothing
;;	  1--> b  0: i 126 debug_marker                            :nothing
;;	  1--> b  0: i 127 debug_marker                            :nothing
;;	  1--> b  0: i 128 debug_marker                            :nothing
;;	  2--> b  0: i 130 {r1=asm_operands;[r2]=asm_operands;}    :nothing
;;	  3--> b  0: i 131 loc r1                                  :nothing
;;	  3--> b  0: i 132 debug_marker                            :nothing
;;	  3--> b  0: i 133 loc clobber                             :nothing
;;	  3--> b  0: i 134 loc clobber                             :nothing
;;	  3--> b  0: i 135 loc clobber                             :nothing
;;	  3--> b  0: i 138 {pc={(r1!=0)?L136:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 106
;;   new tail = 138

;;   ======================================================
;;   -- basic block 11 from 264 to 264 -- after reload
;;   ======================================================

;;	  2--> b  0: i 264 pc=L154                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 264
;;   new tail = 264



starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_echo_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,12u} r1={10d,5u} r2={9d,7u} r3={13d,9u} r4={3d,4u} r5={3d,4u} r6={2d,4u} r7={2d,5u} r8={2d,4u} r12={10d} r13={3d,27u} r14={6d,2u} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={11d,3u} r101={5d} r104={5d} r105={5d} r106={5d} 
;;    total ref usage 552{466d,86u,0e} in 147{142 regular + 5 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 204 2 NOTE_INSN_FUNCTION_BEG)
(note 204 2 207 2 NOTE_INSN_DELETED)
(note 207 204 21 2 NOTE_INSN_DELETED)
(note 21 207 7 2 NOTE_INSN_DELETED)
(debug_insn 7 21 8 2 (debug_marker) "../System/SCI.c":722:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SF a_0 (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":722:8 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":723:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":724:2 -1
     (nil))
(debug_insn 11 10 13 2 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) "../System/SCI.c":724:8 -1
     (nil))
(debug_insn 13 11 14 2 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/SCI.c":728:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/SCI.c":729:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/SCI.c":733:2 -1
     (nil))
(debug_insn 17 16 237 2 (debug_marker) "../System/SCI.c":739:3 -1
     (nil))
(insn/f 237 17 19 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -24 [0xffffffffffffffe8]))) [22  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 14 lr))
        ]) "../System/SCI.c":717:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 8 r8)
            (expr_list:REG_DEAD (reg:SI 7 r7)
                (expr_list:REG_DEAD (reg:SI 6 r6)
                    (expr_list:REG_DEAD (reg:SI 5 r5)
                        (expr_list:REG_DEAD (reg:SI 4 r4)
                            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                        (set/f (reg/f:SI 13 sp)
                                            (plus:SI (reg/f:SI 13 sp)
                                                (const_int -24 [0xffffffffffffffe8])))
                                        (set/f (mem/c:SI (reg/f:SI 13 sp) [22  S4 A32])
                                            (reg:SI 4 r4))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 4 [0x4])) [22  S4 A32])
                                            (reg:SI 5 r5))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 8 [0x8])) [22  S4 A32])
                                            (reg:SI 6 r6))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 12 [0xc])) [22  S4 A32])
                                            (reg:SI 7 r7))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 16 [0x10])) [22  S4 A32])
                                            (reg:SI 8 r8))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 20 [0x14])) [22  S4 A32])
                                            (reg:SI 14 lr))
                                    ])
                                (nil)))))))))
(insn 19 237 206 2 (set (reg/f:SI 7 r7 [150])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":739:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 206 19 49 2 (set (reg/f:SI 8 r8 [147])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 49 206 238 2 (set (reg/f:SI 6 r6 [151])
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn/f 238 49 239 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -520 [0xfffffffffffffdf8]))) "../System/SCI.c":717:1 7 {*arm_addsi3}
     (nil))
(note 239 238 220 2 NOTE_INSN_PROLOGUE_END)
(insn 220 239 20 2 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [150])) "../System/SCI.c":739:18 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 20 220 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":739:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 22 20 23 2 (var_location:SI message_size (reg:SI 0 r0 [153])) "../System/SCI.c":739:18 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/SCI.c":742:3 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 5 r5 [orig:114 message_size ] [114])
        (reg:SI 0 r0 [153])) "../System/SCI.c":742:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 25 24 154 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [orig:114 message_size ] [114])
                        (const_int 0 [0]))
                    (label_ref:SI 262)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":742:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 262)
(code_label 154 25 155 3 182 (nil) [2 uses])
(note 155 154 156 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 157 3 (var_location:SI data (clobber (const_int 0 [0]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 157 156 158 3 (var_location:SI size (clobber (const_int 0 [0]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 158 157 159 3 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 159 158 160 3 (debug_marker) "../System/SCI.c":766:3 -1
     (nil))
(debug_insn 160 159 161 3 (var_location:SF a_n (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":766:7 -1
     (nil))
(debug_insn 161 160 162 3 (debug_marker) "../System/SCI.c":767:3 -1
     (nil))
(debug_insn 162 161 163 3 (debug_marker) "../System/SCI.c":767:7 -1
     (nil))
(debug_insn 163 162 164 3 (var_location:SI n (const_int 0 [0])) -1
     (nil))
(debug_insn 164 163 165 3 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 165 164 166 3 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 166 165 4 3 (debug_marker) "../System/SCI.c":767:21 -1
     (nil))
(insn 4 166 181 3 (set (reg:SI 3 r3 [orig:125 ivtmp_24 ] [125])
        (const_int 500 [0x1f4])) "../System/SCI.c":572:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 500 [0x1f4])
        (nil)))
(code_label 181 4 167 4 186 (nil) [1 uses])
(note 167 181 180 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 180 167 168 4 NOTE_INSN_DELETED)
(debug_insn 168 180 169 4 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 169 168 170 4 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 170 169 171 4 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 171 170 172 4 (debug_marker) "../System/SCI.c":769:4 -1
     (nil))
(debug_insn 172 171 173 4 (var_location:SF sum (clobber (const_int 0 [0]))) "../System/SCI.c":769:8 -1
     (nil))
(debug_insn 173 172 174 4 (debug_marker) "../System/SCI.c":770:4 -1
     (nil))
(debug_insn 174 173 175 4 (var_location:SF a_n (clobber (const_int 0 [0]))) "../System/SCI.c":770:8 -1
     (nil))
(debug_insn 175 174 176 4 (debug_marker) "../System/SCI.c":767:33 -1
     (nil))
(debug_insn 176 175 177 4 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 177 176 178 4 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 178 177 179 4 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 179 178 182 4 (debug_marker) "../System/SCI.c":767:21 -1
     (nil))
(insn 182 179 183 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 3 r3 [orig:125 ivtmp_24 ] [125])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 3 r3 [orig:125 ivtmp_24 ] [125])
                (plus:SI (reg:SI 3 r3 [orig:125 ivtmp_24 ] [125])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/SCI.c":767:3 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 183 182 261 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 181)
            (pc))) "../System/SCI.c":767:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 181)
(note 261 183 250 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 250 261 251 5 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 251 250 252 5 (debug_marker) "../System/SCI.c":728:2 -1
     (nil))
(debug_insn 252 251 253 5 (debug_marker) "../System/SCI.c":729:2 -1
     (nil))
(debug_insn 253 252 254 5 (debug_marker) "../System/SCI.c":733:2 -1
     (nil))
(debug_insn 254 253 255 5 (debug_marker) "../System/SCI.c":739:3 -1
     (nil))
(insn 255 254 256 5 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [150])) "../System/SCI.c":739:18 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 256 255 257 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":739:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 257 256 258 5 (var_location:SI message_size (reg:SI 0 r0 [153])) "../System/SCI.c":739:18 -1
     (nil))
(debug_insn 258 257 259 5 (debug_marker) "../System/SCI.c":742:3 -1
     (nil))
(insn 259 258 260 5 (set (reg/v:SI 5 r5 [orig:114 message_size ] [114])
        (reg:SI 0 r0 [153])) "../System/SCI.c":742:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 260 259 262 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [orig:114 message_size ] [114])
                        (const_int 0 [0]))
                    (label_ref:SI 154)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":742:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 154)
(code_label 262 260 26 6 198 (nil) [1 uses])
(note 26 262 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 30 6 (debug_marker) "../System/SCI.c":746:4 -1
     (nil))
(insn 30 27 235 6 (set (reg:SI 2 r2)
        (reg:SI 0 r0 [orig:114 message_size ] [114])) "../System/SCI.c":746:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:114 message_size ] [114])
        (nil)))
(insn 235 30 221 6 (set (reg:SI 1 r1 [155])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../System/SCI.c":746:4 7 {*arm_addsi3}
     (nil))
(insn 221 235 33 6 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [150])) "../System/SCI.c":746:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 221 34 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_bytes") [flags 0x41]  <function_decl 0000000006e9b800 BUF_get_bytes>) [0 BUF_get_bytes S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":746:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_bytes") [flags 0x41]  <function_decl 0000000006e9b800 BUF_get_bytes>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 34 33 35 6 (debug_marker) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 35 34 36 6 (var_location:SI data (plus:SI (reg/f:SI 13 sp)
        (const_int 8 [0x8]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 36 35 37 6 (var_location:SI size (reg/v:SI 5 r5 [orig:114 message_size ] [114])) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 37 36 38 6 (debug_marker:BLK) "../System/SCI.c":564:6 -1
     (nil))
(debug_insn 38 37 39 6 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 39 38 191 6 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(debug_insn 191 39 3 6 (var_location:SI D#36 (const_int 0 [0])) -1
     (nil))
(insn 3 191 55 6 (set (reg/v:SI 4 r4 [orig:117 i ] [117])
        (const_int 0 [0])) "../System/SCI.c":572:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 55 3 40 7 183 (nil) [1 uses])
(note 40 55 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 46 40 41 7 NOTE_INSN_DELETED)
(debug_insn 41 46 42 7 (var_location:SI i (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 42 41 48 7 (debug_marker) "../System/SCI.c":574:3 -1
     (nil))
(insn 48 42 219 7 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])) [0 MEM[(uint8_t *)&message]+0 S1 A64]))) "../System/SCI.c":574:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 219 48 52 7 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [151])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 219 50 7 (set (reg/v:SI 4 r4 [orig:117 i ] [117])
        (plus:SI (reg/v:SI 4 r4 [orig:117 i ] [117])
            (const_int 1 [0x1]))) "../System/SCI.c":572:32 7 {*arm_addsi3}
     (nil))
(call_insn 50 52 51 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":574:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 51 50 190 7 (debug_marker) "../System/SCI.c":572:31 -1
     (nil))
(debug_insn 190 51 53 7 (var_location:SI D#36 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 53 190 54 7 (var_location:SI i (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 54 53 56 7 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(insn 56 54 57 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:114 message_size ] [114])
            (reg/v:SI 4 r4 [orig:117 i ] [117]))) "../System/SCI.c":572:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 57 56 58 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/SCI.c":572:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032180 (nil)))
 -> 55)
(note 58 57 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 72 58 59 8 NOTE_INSN_DELETED)
(debug_insn 59 72 60 8 (debug_marker) "../System/SCI.c":579:2 -1
     (nil))
(debug_insn 60 59 61 8 (var_location:SI D#3 (plus:SI (reg/f:SI 13 sp)
        (const_int 8 [0x8]))) -1
     (nil))
(debug_insn 61 60 62 8 (var_location:SI D#4 (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 62 61 63 8 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 63 62 64 8 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 64 63 65 8 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 65 64 67 8 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 67 65 68 8 (set (reg/f:SI 2 r2 [orig:116 prephitmp_11 ] [116])
        (mem/f/c:SI (reg/f:SI 8 r8 [147]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 68 67 69 8 (var_location:SI USARTx (reg/f:SI 2 r2 [orig:116 prephitmp_11 ] [116])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 69 68 70 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 70 69 71 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 71 70 247 8 (set (reg:SI 3 r3 [orig:118 _14 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:116 prephitmp_11 ] [116])
                (const_int 28 [0x1c])) [18 _13->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 71 248 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:118 _14 ] [118])
                        (const_int 24 [0x18]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:118 _14 ] [118])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))
(jump_insn 248 247 75 8 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 136)
(note 75 248 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 9 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 77 76 236 9 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 236 77 223 9 (set (reg:SI 1 r1 [156])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 7 [0x7]))) "../System/SCI.c":534:4 7 {*arm_addsi3}
     (nil))
(insn 223 236 82 9 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [151])) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 82 223 83 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 83 82 85 9 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 85 83 86 9 (set (reg/f:SI 2 r2 [orig:116 prephitmp_11 ] [116])
        (mem/f/c:SI (reg/f:SI 8 r8 [147]) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 86 85 87 9 (var_location:SI USARTx (reg/f:SI 2 r2 [orig:116 prephitmp_11 ] [116])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 87 86 88 9 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 13 sp)
            (const_int 7 [0x7])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 88 87 89 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 89 88 93 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 93 89 94 9 (set (reg:SI 3 r3 [orig:121 _18 ] [121])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 13 sp)
                    (const_int 7 [0x7])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 94 93 97 9 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:116 prephitmp_11 ] [116])
                (const_int 40 [0x28])) [18 _16->TDR+0 S4 A32])
        (reg:SI 3 r3 [orig:121 _18 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:121 _18 ] [121])
        (nil)))
(debug_insn 97 94 98 9 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 98 97 99 9 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 99 98 100 9 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 100 99 101 9 (debug_marker) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 101 100 102 9 (var_location:SI D#35 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 102 101 103 9 (var_location:SI USARTx (debug_expr:SI D#35)) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 103 102 136 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3502:22 -1
     (nil))
(code_label 136 103 105 10 185 (nil) [2 uses])
(note 105 136 137 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 137 105 106 10 NOTE_INSN_DELETED)
(debug_insn 106 137 107 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 107 106 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 108 107 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 109 108 110 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 110 109 111 10 (var_location:SI D#34 (debug_expr:SI D#35)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 111 110 112 10 (var_location:SI addr (debug_expr:SI D#34)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 112 111 113 10 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 113 112 114 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 114 113 116 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 116 114 117 10 (set (reg:SI 3 r3 [orig:142 result ] [142])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 2 r2 [orig:116 prephitmp_11 ] [116]) [18 *pretmp_1+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 117 116 118 10 (var_location:SI result (reg:SI 3 r3 [orig:142 result ] [142])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 118 117 119 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 119 118 120 10 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 120 119 121 10 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 121 120 122 10 (set (reg/v:SI 3 r3 [orig:123 val ] [123])
        (ior:SI (reg:SI 3 r3 [orig:142 result ] [142])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (nil))
(debug_insn 122 121 123 10 (var_location:SI val (reg/v:SI 3 r3 [orig:123 val ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 123 122 124 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 124 123 125 10 (var_location:SI value (reg/v:SI 3 r3 [orig:123 val ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 125 124 126 10 (var_location:SI addr (debug_expr:SI D#34)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 126 125 127 10 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 127 126 128 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 128 127 130 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 130 128 131 10 (parallel [
            (set (reg:SI 1 r1 [orig:143 result ] [143])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 3 r3 [orig:123 val ] [123])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 2 r2 [orig:116 prephitmp_11 ] [116]) [18 *pretmp_1+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 3 r3 [orig:123 val ] [123])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:123 val ] [123])
        (nil)))
(debug_insn 131 130 132 10 (var_location:SI result (reg:SI 1 r1 [orig:143 result ] [143])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 132 131 133 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 133 132 134 10 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 134 133 135 10 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 135 134 138 10 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(jump_insn 138 135 263 10 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:143 result ] [143])
                        (const_int 0 [0]))
                    (label_ref:SI 136)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:143 result ] [143])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 136)
(note 263 138 264 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(jump_insn 264 263 265 11 (set (pc)
        (label_ref 154)) 284 {*arm_jump}
     (nil)
 -> 154)
(barrier 265 264 234)
(note 234 265 0 NOTE_INSN_DELETED)
