

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s'
================================================================
* Date:           Sun Oct 19 15:31:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_cnn_2d_100s_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.096 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_fu_156       |shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s              |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248  |dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s  |        4|        4|  20.000 ns|  20.000 ns|    4|    4|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     515|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   200|    9246|   28621|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     100|    -|
|Register         |        -|     -|    1052|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   200|   10298|   29236|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    10|       2|      13|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+------+-------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+------+-------+-----+
    |grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248  |dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s  |        0|  200|  9053|  28201|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_fu_156       |shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s              |        0|    0|   193|    420|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                                            |                                                                      |        0|  200|  9246|  28621|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_384_p2                       |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_434_p2                       |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_458_p2                       |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_402_p2                       |         +|   0|  0|  39|          32|           1|
    |and_ln289_1_fu_378_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_372_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1          |       and|   0|  0|   2|           1|           1|
    |ap_condition_447                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_617                          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_call_state2             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_call_state2_state1      |       and|   0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_354_p2                    |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_2_fu_360_p2                    |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_3_fu_366_p2                    |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln289_fu_336_p2                      |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln313_fu_390_p2                      |      icmp|   0|  0|  39|          32|           9|
    |icmp_ln317_fu_440_p2                      |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln323_fu_452_p2                      |      icmp|   0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_subdone               |        or|   0|  0|   2|           1|           1|
    |select_ln323_fu_464_p3                    |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_408_p3                    |    select|   0|  0|  32|           1|           4|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 515|         365|          48|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_145  |   9|          2|   32|         64|
    |layer2_out_blk_n                         |   9|          2|    1|          2|
    |pX                                       |   9|          2|   32|         64|
    |pY                                       |   9|          2|   32|         64|
    |sX                                       |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 100|         21|  132|        269|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_1_reg_593                                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_145                                                       |  32|   0|   32|          0|
    |grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_reg_589                                                                            |   1|   0|    1|          0|
    |icmp_ln313_reg_597                                                                            |   1|   0|    1|          0|
    |pX                                                                                            |  32|   0|   32|          0|
    |pY                                                                                            |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9             |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9           |  16|   0|   16|          0|
    |res_out_19_reg_659                                                                            |  12|   0|   12|          0|
    |res_out_1_reg_614                                                                             |  12|   0|   12|          0|
    |res_out_20_reg_664                                                                            |  12|   0|   12|          0|
    |res_out_21_reg_669                                                                            |  12|   0|   12|          0|
    |res_out_22_reg_674                                                                            |  12|   0|   12|          0|
    |res_out_23_reg_679                                                                            |  12|   0|   12|          0|
    |res_out_24_reg_684                                                                            |  12|   0|   12|          0|
    |res_out_25_reg_689                                                                            |  12|   0|   12|          0|
    |res_out_26_reg_694                                                                            |  12|   0|   12|          0|
    |res_out_27_reg_699                                                                            |  12|   0|   12|          0|
    |res_out_28_reg_704                                                                            |  12|   0|   12|          0|
    |res_out_2_reg_619                                                                             |  12|   0|   12|          0|
    |res_out_3_reg_624                                                                             |  12|   0|   12|          0|
    |res_out_4_reg_629                                                                             |  12|   0|   12|          0|
    |res_out_5_reg_634                                                                             |  12|   0|   12|          0|
    |res_out_6_reg_639                                                                             |  12|   0|   12|          0|
    |res_out_7_reg_644                                                                             |  12|   0|   12|          0|
    |res_out_8_reg_649                                                                             |  12|   0|   12|          0|
    |res_out_9_reg_654                                                                             |  12|   0|   12|          0|
    |res_out_reg_609                                                                               |  12|   0|   12|          0|
    |sX                                                                                            |  32|   0|   32|          0|
    |sY                                                                                            |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig                     |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8                   |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9                   |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         |1052|   0| 1052|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|ap_ce                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|layer2_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>|  return value|
|in_elem_0_0_0_0_0_val      |   in|   16|     ap_none|                                                    in_elem_0_0_0_0_0_val|        scalar|
|layer2_out_din             |  out|  240|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|    9|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|    9|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                               layer2_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

