
*** Running vivado
    with args -log design_1_FourBitAdder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FourBitAdder_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_FourBitAdder_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 382.285 ; gain = 43.930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vikto/Experiments'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/vikto/Experiments' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_FourBitAdder_0_0
Command: synth_design -top design_1_FourBitAdder_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6956
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.184 ; gain = 408.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_FourBitAdder_0_0' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/synth/design_1_FourBitAdder_0_0.vhd:75]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'U0' of component 'design_1_wrapper' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/synth/design_1_FourBitAdder_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:37]
INFO: [Synth 8-3491] module 'design_1_FullAdder_0_0' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/synth/design_1_FullAdder_0_0.vhd:56' bound to instance 'FullAdder_0' of component 'design_1_FullAdder_0_0' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'design_1_FullAdder_0_0' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/synth/design_1_FullAdder_0_0.vhd:66]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ipshared/2a3b/sources_1/new/1BitFullAdder.vhd:34' bound to instance 'U0' of component 'FullAdder' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/synth/design_1_FullAdder_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ipshared/2a3b/sources_1/new/1BitFullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (0#1) [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ipshared/2a3b/sources_1/new/1BitFullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'design_1_FullAdder_0_0' (0#1) [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/synth/design_1_FullAdder_0_0.vhd:66]
INFO: [Synth 8-3491] module 'design_1_FullAdder_1_0' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/synth/design_1_FullAdder_1_0.vhd:56' bound to instance 'FullAdder_1' of component 'design_1_FullAdder_1_0' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:114]
INFO: [Synth 8-638] synthesizing module 'design_1_FullAdder_1_0' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/synth/design_1_FullAdder_1_0.vhd:66]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ipshared/2a3b/sources_1/new/1BitFullAdder.vhd:34' bound to instance 'U0' of component 'FullAdder' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/synth/design_1_FullAdder_1_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'design_1_FullAdder_1_0' (0#1) [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/synth/design_1_FullAdder_1_0.vhd:66]
INFO: [Synth 8-3491] module 'design_1_FullAdder_2_0' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/synth/design_1_FullAdder_2_0.vhd:56' bound to instance 'FullAdder_2' of component 'design_1_FullAdder_2_0' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'design_1_FullAdder_2_0' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/synth/design_1_FullAdder_2_0.vhd:66]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ipshared/2a3b/sources_1/new/1BitFullAdder.vhd:34' bound to instance 'U0' of component 'FullAdder' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/synth/design_1_FullAdder_2_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'design_1_FullAdder_2_0' (0#1) [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/synth/design_1_FullAdder_2_0.vhd:66]
INFO: [Synth 8-3491] module 'design_1_FullAdder_3_0' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/synth/design_1_FullAdder_3_0.vhd:56' bound to instance 'FullAdder_3' of component 'design_1_FullAdder_3_0' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'design_1_FullAdder_3_0' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/synth/design_1_FullAdder_3_0.vhd:66]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ipshared/2a3b/sources_1/new/1BitFullAdder.vhd:34' bound to instance 'U0' of component 'FullAdder' [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/synth/design_1_FullAdder_3_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'design_1_FullAdder_3_0' (0#1) [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/synth/design_1_FullAdder_3_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/synth/design_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ipshared/6f1a/4BitAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'design_1_FourBitAdder_0_0' (0#1) [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/synth/design_1_FourBitAdder_0_0.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1306.043 ; gain = 497.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1306.043 ; gain = 497.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1306.043 ; gain = 497.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1306.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.gen/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'U0/design_1_i'
Finished Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.gen/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'U0/design_1_i'
Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0/design_1_i/FullAdder_3/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0/design_1_i/FullAdder_3/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_3_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0/design_1_i/FullAdder_2/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0/design_1_i/FullAdder_2/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_2_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0/design_1_i/FullAdder_1/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0/design_1_i/FullAdder_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_1_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0/design_1_i/FullAdder_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0/design_1_i/FullAdder_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/sources_1/bd/design_1/ip/design_1_FullAdder_0_0/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched 'CLK'. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/ip/design_1_FourBitAdder_0_0/4BitAdder.srcs/constrs_1/imports/Reusables/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_FourBitAdder_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1323.941 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/design_1_i/FullAdder_0/U0. (constraint file  C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for U0/design_1_i/FullAdder_1/U0. (constraint file  C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/dont_touch.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for U0/design_1_i/FullAdder_2/U0. (constraint file  C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/dont_touch.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for U0/design_1_i/FullAdder_3/U0. (constraint file  C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/dont_touch.xdc, line 29).
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/dont_touch.xdc, line 33).
Applied set_property KEEP_HIERARCHY = SOFT for U0/design_1_i/FullAdder_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/design_1_i/FullAdder_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/design_1_i/FullAdder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/design_1_i/FullAdder_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1323.941 ; gain = 515.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 1323.941 ; gain = 497.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1323.941 ; gain = 515.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 53ca3855
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 4 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1343.938 ; gain = 929.699
INFO: [Common 17-1381] The checkpoint 'C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/design_1_FourBitAdder_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vikto/Experiments/BCDAdder/BCDAdder.runs/design_1_FourBitAdder_0_0_synth_1/design_1_FourBitAdder_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FourBitAdder_0_0_utilization_synth.rpt -pb design_1_FourBitAdder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 15:08:45 2022...
