Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Tue May  8 02:48:21 2018
| Host             : CS-S110 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.546        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.428        |
| Device Static (W)        | 0.118        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.2         |
| Junction Temperature (C) | 42.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.017 |        3 |       --- |             --- |
| Slice Logic              |     0.003 |    11598 |       --- |             --- |
|   LUT as Logic           |     0.002 |     3171 |     17600 |           18.02 |
|   CARRY4                 |    <0.001 |       68 |      4400 |            1.55 |
|   Register               |    <0.001 |     3690 |     35200 |           10.48 |
|   LUT as Shift Register  |    <0.001 |      112 |      6000 |            1.87 |
|   F7/F8 Muxes            |    <0.001 |      383 |     17600 |            2.18 |
|   LUT as Distributed RAM |    <0.001 |     2936 |      6000 |           48.93 |
|   Others                 |     0.000 |      570 |       --- |             --- |
| Signals                  |     0.004 |     7785 |       --- |             --- |
| Block RAM                |    <0.001 |        2 |        60 |            3.33 |
| PS7                      |     1.404 |        1 |       --- |             --- |
| Static Power             |     0.118 |          |           |                 |
| Total                    |     1.546 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.024 |      0.007 |
| Vccaux    |       1.800 |     0.008 |       0.000 |      0.008 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.722 |      0.029 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     1.428 |
|   design_1_i                                                                                      |     1.428 |
|     axi_dma_0                                                                                     |     0.008 |
|       U0                                                                                          |     0.008 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                 |     0.002 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                        |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                      |    <0.001 |
|             I_UPDT_SG                                                                             |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                       |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                           |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                     |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                      |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_RD_DATA_CNTL                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|               I_RESET                                                                             |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_WR_DATA_CNTL                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                   |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|           I_SG_FETCH_MNGR                                                                         |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                      |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                      |    <0.001 |
|             I_FTCH_SG                                                                             |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                        |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                               |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                 |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                          |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                               |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                          |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |     0.001 |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                                   |    <0.001 |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                                    |    <0.001 |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                     |    <0.001 |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                          |    <0.001 |
|             GEN_ASYNC_WRITE.REG2_WREADY                                                           |    <0.001 |
|             GEN_ASYNC_WRITE.REG3_WREADY                                                           |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                                    |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                                   |    <0.001 |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                 |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|           GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                 |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.003 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.001 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_MSTR_PCC                                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.002 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               I_XD_FIFO                                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9                                 |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 SLICE_INSERTION                                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                     |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                         |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                     |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                         |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_interconnect_0                                                                            |     0.003 |
|       s00_couplers                                                                                |     0.003 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 gen_simple_ar.ar_pipe                                                             |    <0.001 |
|                 gen_simple_aw.aw_pipe                                                             |    <0.001 |
|                 gen_simple_b.b_pipe                                                               |    <0.001 |
|                 gen_simple_r.r_pipe                                                               |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|     axis_fifo_test_0                                                                              |     0.008 |
|       inst                                                                                        |     0.008 |
|         mem_reg_0_63_0_2                                                                          |    <0.001 |
|         mem_reg_0_63_12_14                                                                        |    <0.001 |
|         mem_reg_0_63_15_17                                                                        |    <0.001 |
|         mem_reg_0_63_18_20                                                                        |    <0.001 |
|         mem_reg_0_63_21_23                                                                        |    <0.001 |
|         mem_reg_0_63_24_26                                                                        |    <0.001 |
|         mem_reg_0_63_27_29                                                                        |    <0.001 |
|         mem_reg_0_63_30_30                                                                        |    <0.001 |
|         mem_reg_0_63_31_31                                                                        |    <0.001 |
|         mem_reg_0_63_3_5                                                                          |    <0.001 |
|         mem_reg_0_63_6_8                                                                          |    <0.001 |
|         mem_reg_0_63_9_11                                                                         |    <0.001 |
|         mem_reg_1024_1087_0_2                                                                     |    <0.001 |
|         mem_reg_1024_1087_12_14                                                                   |    <0.001 |
|         mem_reg_1024_1087_15_17                                                                   |    <0.001 |
|         mem_reg_1024_1087_18_20                                                                   |    <0.001 |
|         mem_reg_1024_1087_21_23                                                                   |    <0.001 |
|         mem_reg_1024_1087_24_26                                                                   |    <0.001 |
|         mem_reg_1024_1087_27_29                                                                   |    <0.001 |
|         mem_reg_1024_1087_30_30                                                                   |    <0.001 |
|         mem_reg_1024_1087_31_31                                                                   |    <0.001 |
|         mem_reg_1024_1087_3_5                                                                     |    <0.001 |
|         mem_reg_1024_1087_6_8                                                                     |    <0.001 |
|         mem_reg_1024_1087_9_11                                                                    |    <0.001 |
|         mem_reg_1088_1151_0_2                                                                     |    <0.001 |
|         mem_reg_1088_1151_12_14                                                                   |    <0.001 |
|         mem_reg_1088_1151_15_17                                                                   |    <0.001 |
|         mem_reg_1088_1151_18_20                                                                   |    <0.001 |
|         mem_reg_1088_1151_21_23                                                                   |    <0.001 |
|         mem_reg_1088_1151_24_26                                                                   |    <0.001 |
|         mem_reg_1088_1151_27_29                                                                   |    <0.001 |
|         mem_reg_1088_1151_30_30                                                                   |    <0.001 |
|         mem_reg_1088_1151_31_31                                                                   |    <0.001 |
|         mem_reg_1088_1151_3_5                                                                     |    <0.001 |
|         mem_reg_1088_1151_6_8                                                                     |    <0.001 |
|         mem_reg_1088_1151_9_11                                                                    |    <0.001 |
|         mem_reg_1152_1215_0_2                                                                     |    <0.001 |
|         mem_reg_1152_1215_12_14                                                                   |    <0.001 |
|         mem_reg_1152_1215_15_17                                                                   |    <0.001 |
|         mem_reg_1152_1215_18_20                                                                   |    <0.001 |
|         mem_reg_1152_1215_21_23                                                                   |    <0.001 |
|         mem_reg_1152_1215_24_26                                                                   |    <0.001 |
|         mem_reg_1152_1215_27_29                                                                   |    <0.001 |
|         mem_reg_1152_1215_30_30                                                                   |    <0.001 |
|         mem_reg_1152_1215_31_31                                                                   |    <0.001 |
|         mem_reg_1152_1215_3_5                                                                     |    <0.001 |
|         mem_reg_1152_1215_6_8                                                                     |    <0.001 |
|         mem_reg_1152_1215_9_11                                                                    |    <0.001 |
|         mem_reg_1216_1279_0_2                                                                     |    <0.001 |
|         mem_reg_1216_1279_12_14                                                                   |    <0.001 |
|         mem_reg_1216_1279_15_17                                                                   |    <0.001 |
|         mem_reg_1216_1279_18_20                                                                   |    <0.001 |
|         mem_reg_1216_1279_21_23                                                                   |    <0.001 |
|         mem_reg_1216_1279_24_26                                                                   |    <0.001 |
|         mem_reg_1216_1279_27_29                                                                   |    <0.001 |
|         mem_reg_1216_1279_30_30                                                                   |    <0.001 |
|         mem_reg_1216_1279_31_31                                                                   |    <0.001 |
|         mem_reg_1216_1279_3_5                                                                     |    <0.001 |
|         mem_reg_1216_1279_6_8                                                                     |    <0.001 |
|         mem_reg_1216_1279_9_11                                                                    |    <0.001 |
|         mem_reg_1280_1343_0_2                                                                     |    <0.001 |
|         mem_reg_1280_1343_12_14                                                                   |    <0.001 |
|         mem_reg_1280_1343_15_17                                                                   |    <0.001 |
|         mem_reg_1280_1343_18_20                                                                   |    <0.001 |
|         mem_reg_1280_1343_21_23                                                                   |    <0.001 |
|         mem_reg_1280_1343_24_26                                                                   |    <0.001 |
|         mem_reg_1280_1343_27_29                                                                   |    <0.001 |
|         mem_reg_1280_1343_30_30                                                                   |    <0.001 |
|         mem_reg_1280_1343_31_31                                                                   |    <0.001 |
|         mem_reg_1280_1343_3_5                                                                     |    <0.001 |
|         mem_reg_1280_1343_6_8                                                                     |    <0.001 |
|         mem_reg_1280_1343_9_11                                                                    |    <0.001 |
|         mem_reg_128_191_0_2                                                                       |    <0.001 |
|         mem_reg_128_191_12_14                                                                     |    <0.001 |
|         mem_reg_128_191_15_17                                                                     |    <0.001 |
|         mem_reg_128_191_18_20                                                                     |    <0.001 |
|         mem_reg_128_191_21_23                                                                     |    <0.001 |
|         mem_reg_128_191_24_26                                                                     |    <0.001 |
|         mem_reg_128_191_27_29                                                                     |    <0.001 |
|         mem_reg_128_191_30_30                                                                     |    <0.001 |
|         mem_reg_128_191_31_31                                                                     |    <0.001 |
|         mem_reg_128_191_3_5                                                                       |    <0.001 |
|         mem_reg_128_191_6_8                                                                       |    <0.001 |
|         mem_reg_128_191_9_11                                                                      |    <0.001 |
|         mem_reg_1344_1407_0_2                                                                     |    <0.001 |
|         mem_reg_1344_1407_12_14                                                                   |    <0.001 |
|         mem_reg_1344_1407_15_17                                                                   |    <0.001 |
|         mem_reg_1344_1407_18_20                                                                   |    <0.001 |
|         mem_reg_1344_1407_21_23                                                                   |    <0.001 |
|         mem_reg_1344_1407_24_26                                                                   |    <0.001 |
|         mem_reg_1344_1407_27_29                                                                   |    <0.001 |
|         mem_reg_1344_1407_30_30                                                                   |    <0.001 |
|         mem_reg_1344_1407_31_31                                                                   |    <0.001 |
|         mem_reg_1344_1407_3_5                                                                     |    <0.001 |
|         mem_reg_1344_1407_6_8                                                                     |    <0.001 |
|         mem_reg_1344_1407_9_11                                                                    |    <0.001 |
|         mem_reg_1408_1471_0_2                                                                     |    <0.001 |
|         mem_reg_1408_1471_12_14                                                                   |    <0.001 |
|         mem_reg_1408_1471_15_17                                                                   |    <0.001 |
|         mem_reg_1408_1471_18_20                                                                   |    <0.001 |
|         mem_reg_1408_1471_21_23                                                                   |    <0.001 |
|         mem_reg_1408_1471_24_26                                                                   |    <0.001 |
|         mem_reg_1408_1471_27_29                                                                   |    <0.001 |
|         mem_reg_1408_1471_30_30                                                                   |    <0.001 |
|         mem_reg_1408_1471_31_31                                                                   |    <0.001 |
|         mem_reg_1408_1471_3_5                                                                     |    <0.001 |
|         mem_reg_1408_1471_6_8                                                                     |    <0.001 |
|         mem_reg_1408_1471_9_11                                                                    |    <0.001 |
|         mem_reg_1472_1535_0_2                                                                     |    <0.001 |
|         mem_reg_1472_1535_12_14                                                                   |    <0.001 |
|         mem_reg_1472_1535_15_17                                                                   |    <0.001 |
|         mem_reg_1472_1535_18_20                                                                   |    <0.001 |
|         mem_reg_1472_1535_21_23                                                                   |    <0.001 |
|         mem_reg_1472_1535_24_26                                                                   |    <0.001 |
|         mem_reg_1472_1535_27_29                                                                   |    <0.001 |
|         mem_reg_1472_1535_30_30                                                                   |    <0.001 |
|         mem_reg_1472_1535_31_31                                                                   |    <0.001 |
|         mem_reg_1472_1535_3_5                                                                     |    <0.001 |
|         mem_reg_1472_1535_6_8                                                                     |    <0.001 |
|         mem_reg_1472_1535_9_11                                                                    |    <0.001 |
|         mem_reg_1536_1599_0_2                                                                     |    <0.001 |
|         mem_reg_1536_1599_12_14                                                                   |    <0.001 |
|         mem_reg_1536_1599_15_17                                                                   |    <0.001 |
|         mem_reg_1536_1599_18_20                                                                   |    <0.001 |
|         mem_reg_1536_1599_21_23                                                                   |    <0.001 |
|         mem_reg_1536_1599_24_26                                                                   |    <0.001 |
|         mem_reg_1536_1599_27_29                                                                   |    <0.001 |
|         mem_reg_1536_1599_30_30                                                                   |    <0.001 |
|         mem_reg_1536_1599_31_31                                                                   |    <0.001 |
|         mem_reg_1536_1599_3_5                                                                     |    <0.001 |
|         mem_reg_1536_1599_6_8                                                                     |    <0.001 |
|         mem_reg_1536_1599_9_11                                                                    |    <0.001 |
|         mem_reg_1600_1663_0_2                                                                     |    <0.001 |
|         mem_reg_1600_1663_12_14                                                                   |    <0.001 |
|         mem_reg_1600_1663_15_17                                                                   |    <0.001 |
|         mem_reg_1600_1663_18_20                                                                   |    <0.001 |
|         mem_reg_1600_1663_21_23                                                                   |    <0.001 |
|         mem_reg_1600_1663_24_26                                                                   |    <0.001 |
|         mem_reg_1600_1663_27_29                                                                   |    <0.001 |
|         mem_reg_1600_1663_30_30                                                                   |    <0.001 |
|         mem_reg_1600_1663_31_31                                                                   |    <0.001 |
|         mem_reg_1600_1663_3_5                                                                     |    <0.001 |
|         mem_reg_1600_1663_6_8                                                                     |    <0.001 |
|         mem_reg_1600_1663_9_11                                                                    |    <0.001 |
|         mem_reg_1664_1727_0_2                                                                     |    <0.001 |
|         mem_reg_1664_1727_12_14                                                                   |    <0.001 |
|         mem_reg_1664_1727_15_17                                                                   |    <0.001 |
|         mem_reg_1664_1727_18_20                                                                   |    <0.001 |
|         mem_reg_1664_1727_21_23                                                                   |    <0.001 |
|         mem_reg_1664_1727_24_26                                                                   |    <0.001 |
|         mem_reg_1664_1727_27_29                                                                   |    <0.001 |
|         mem_reg_1664_1727_30_30                                                                   |    <0.001 |
|         mem_reg_1664_1727_31_31                                                                   |    <0.001 |
|         mem_reg_1664_1727_3_5                                                                     |    <0.001 |
|         mem_reg_1664_1727_6_8                                                                     |    <0.001 |
|         mem_reg_1664_1727_9_11                                                                    |    <0.001 |
|         mem_reg_1728_1791_0_2                                                                     |    <0.001 |
|         mem_reg_1728_1791_12_14                                                                   |    <0.001 |
|         mem_reg_1728_1791_15_17                                                                   |    <0.001 |
|         mem_reg_1728_1791_18_20                                                                   |    <0.001 |
|         mem_reg_1728_1791_21_23                                                                   |    <0.001 |
|         mem_reg_1728_1791_24_26                                                                   |    <0.001 |
|         mem_reg_1728_1791_27_29                                                                   |    <0.001 |
|         mem_reg_1728_1791_30_30                                                                   |    <0.001 |
|         mem_reg_1728_1791_31_31                                                                   |    <0.001 |
|         mem_reg_1728_1791_3_5                                                                     |    <0.001 |
|         mem_reg_1728_1791_6_8                                                                     |    <0.001 |
|         mem_reg_1728_1791_9_11                                                                    |    <0.001 |
|         mem_reg_1792_1855_0_2                                                                     |    <0.001 |
|         mem_reg_1792_1855_12_14                                                                   |    <0.001 |
|         mem_reg_1792_1855_15_17                                                                   |    <0.001 |
|         mem_reg_1792_1855_18_20                                                                   |    <0.001 |
|         mem_reg_1792_1855_21_23                                                                   |    <0.001 |
|         mem_reg_1792_1855_24_26                                                                   |    <0.001 |
|         mem_reg_1792_1855_27_29                                                                   |    <0.001 |
|         mem_reg_1792_1855_30_30                                                                   |    <0.001 |
|         mem_reg_1792_1855_31_31                                                                   |    <0.001 |
|         mem_reg_1792_1855_3_5                                                                     |    <0.001 |
|         mem_reg_1792_1855_6_8                                                                     |    <0.001 |
|         mem_reg_1792_1855_9_11                                                                    |    <0.001 |
|         mem_reg_1856_1919_0_2                                                                     |    <0.001 |
|         mem_reg_1856_1919_12_14                                                                   |    <0.001 |
|         mem_reg_1856_1919_15_17                                                                   |    <0.001 |
|         mem_reg_1856_1919_18_20                                                                   |    <0.001 |
|         mem_reg_1856_1919_21_23                                                                   |    <0.001 |
|         mem_reg_1856_1919_24_26                                                                   |    <0.001 |
|         mem_reg_1856_1919_27_29                                                                   |    <0.001 |
|         mem_reg_1856_1919_30_30                                                                   |    <0.001 |
|         mem_reg_1856_1919_31_31                                                                   |    <0.001 |
|         mem_reg_1856_1919_3_5                                                                     |    <0.001 |
|         mem_reg_1856_1919_6_8                                                                     |    <0.001 |
|         mem_reg_1856_1919_9_11                                                                    |    <0.001 |
|         mem_reg_1920_1983_0_2                                                                     |    <0.001 |
|         mem_reg_1920_1983_12_14                                                                   |    <0.001 |
|         mem_reg_1920_1983_15_17                                                                   |    <0.001 |
|         mem_reg_1920_1983_18_20                                                                   |    <0.001 |
|         mem_reg_1920_1983_21_23                                                                   |    <0.001 |
|         mem_reg_1920_1983_24_26                                                                   |    <0.001 |
|         mem_reg_1920_1983_27_29                                                                   |    <0.001 |
|         mem_reg_1920_1983_30_30                                                                   |    <0.001 |
|         mem_reg_1920_1983_31_31                                                                   |    <0.001 |
|         mem_reg_1920_1983_3_5                                                                     |    <0.001 |
|         mem_reg_1920_1983_6_8                                                                     |    <0.001 |
|         mem_reg_1920_1983_9_11                                                                    |    <0.001 |
|         mem_reg_192_255_0_2                                                                       |    <0.001 |
|         mem_reg_192_255_12_14                                                                     |    <0.001 |
|         mem_reg_192_255_15_17                                                                     |    <0.001 |
|         mem_reg_192_255_18_20                                                                     |    <0.001 |
|         mem_reg_192_255_21_23                                                                     |    <0.001 |
|         mem_reg_192_255_24_26                                                                     |    <0.001 |
|         mem_reg_192_255_27_29                                                                     |    <0.001 |
|         mem_reg_192_255_30_30                                                                     |    <0.001 |
|         mem_reg_192_255_31_31                                                                     |    <0.001 |
|         mem_reg_192_255_3_5                                                                       |    <0.001 |
|         mem_reg_192_255_6_8                                                                       |    <0.001 |
|         mem_reg_192_255_9_11                                                                      |    <0.001 |
|         mem_reg_1984_2047_0_2                                                                     |    <0.001 |
|         mem_reg_1984_2047_12_14                                                                   |    <0.001 |
|         mem_reg_1984_2047_15_17                                                                   |    <0.001 |
|         mem_reg_1984_2047_18_20                                                                   |    <0.001 |
|         mem_reg_1984_2047_21_23                                                                   |    <0.001 |
|         mem_reg_1984_2047_24_26                                                                   |    <0.001 |
|         mem_reg_1984_2047_27_29                                                                   |    <0.001 |
|         mem_reg_1984_2047_30_30                                                                   |    <0.001 |
|         mem_reg_1984_2047_31_31                                                                   |    <0.001 |
|         mem_reg_1984_2047_3_5                                                                     |    <0.001 |
|         mem_reg_1984_2047_6_8                                                                     |    <0.001 |
|         mem_reg_1984_2047_9_11                                                                    |    <0.001 |
|         mem_reg_2048_2111_0_2                                                                     |    <0.001 |
|         mem_reg_2048_2111_12_14                                                                   |    <0.001 |
|         mem_reg_2048_2111_15_17                                                                   |    <0.001 |
|         mem_reg_2048_2111_18_20                                                                   |    <0.001 |
|         mem_reg_2048_2111_21_23                                                                   |    <0.001 |
|         mem_reg_2048_2111_24_26                                                                   |    <0.001 |
|         mem_reg_2048_2111_27_29                                                                   |    <0.001 |
|         mem_reg_2048_2111_30_30                                                                   |    <0.001 |
|         mem_reg_2048_2111_31_31                                                                   |    <0.001 |
|         mem_reg_2048_2111_3_5                                                                     |    <0.001 |
|         mem_reg_2048_2111_6_8                                                                     |    <0.001 |
|         mem_reg_2048_2111_9_11                                                                    |    <0.001 |
|         mem_reg_2112_2175_0_2                                                                     |    <0.001 |
|         mem_reg_2112_2175_12_14                                                                   |    <0.001 |
|         mem_reg_2112_2175_15_17                                                                   |    <0.001 |
|         mem_reg_2112_2175_18_20                                                                   |    <0.001 |
|         mem_reg_2112_2175_21_23                                                                   |    <0.001 |
|         mem_reg_2112_2175_24_26                                                                   |    <0.001 |
|         mem_reg_2112_2175_27_29                                                                   |    <0.001 |
|         mem_reg_2112_2175_30_30                                                                   |    <0.001 |
|         mem_reg_2112_2175_31_31                                                                   |    <0.001 |
|         mem_reg_2112_2175_3_5                                                                     |    <0.001 |
|         mem_reg_2112_2175_6_8                                                                     |    <0.001 |
|         mem_reg_2112_2175_9_11                                                                    |    <0.001 |
|         mem_reg_2176_2239_0_2                                                                     |    <0.001 |
|         mem_reg_2176_2239_12_14                                                                   |    <0.001 |
|         mem_reg_2176_2239_15_17                                                                   |    <0.001 |
|         mem_reg_2176_2239_18_20                                                                   |    <0.001 |
|         mem_reg_2176_2239_21_23                                                                   |    <0.001 |
|         mem_reg_2176_2239_24_26                                                                   |    <0.001 |
|         mem_reg_2176_2239_27_29                                                                   |    <0.001 |
|         mem_reg_2176_2239_30_30                                                                   |    <0.001 |
|         mem_reg_2176_2239_31_31                                                                   |    <0.001 |
|         mem_reg_2176_2239_3_5                                                                     |    <0.001 |
|         mem_reg_2176_2239_6_8                                                                     |    <0.001 |
|         mem_reg_2176_2239_9_11                                                                    |    <0.001 |
|         mem_reg_2240_2303_0_2                                                                     |    <0.001 |
|         mem_reg_2240_2303_12_14                                                                   |    <0.001 |
|         mem_reg_2240_2303_15_17                                                                   |    <0.001 |
|         mem_reg_2240_2303_18_20                                                                   |    <0.001 |
|         mem_reg_2240_2303_21_23                                                                   |    <0.001 |
|         mem_reg_2240_2303_24_26                                                                   |    <0.001 |
|         mem_reg_2240_2303_27_29                                                                   |    <0.001 |
|         mem_reg_2240_2303_30_30                                                                   |    <0.001 |
|         mem_reg_2240_2303_31_31                                                                   |    <0.001 |
|         mem_reg_2240_2303_3_5                                                                     |    <0.001 |
|         mem_reg_2240_2303_6_8                                                                     |    <0.001 |
|         mem_reg_2240_2303_9_11                                                                    |    <0.001 |
|         mem_reg_2304_2367_0_2                                                                     |    <0.001 |
|         mem_reg_2304_2367_12_14                                                                   |    <0.001 |
|         mem_reg_2304_2367_15_17                                                                   |    <0.001 |
|         mem_reg_2304_2367_18_20                                                                   |    <0.001 |
|         mem_reg_2304_2367_21_23                                                                   |    <0.001 |
|         mem_reg_2304_2367_24_26                                                                   |    <0.001 |
|         mem_reg_2304_2367_27_29                                                                   |    <0.001 |
|         mem_reg_2304_2367_30_30                                                                   |    <0.001 |
|         mem_reg_2304_2367_31_31                                                                   |    <0.001 |
|         mem_reg_2304_2367_3_5                                                                     |    <0.001 |
|         mem_reg_2304_2367_6_8                                                                     |    <0.001 |
|         mem_reg_2304_2367_9_11                                                                    |    <0.001 |
|         mem_reg_2368_2431_0_2                                                                     |    <0.001 |
|         mem_reg_2368_2431_12_14                                                                   |    <0.001 |
|         mem_reg_2368_2431_15_17                                                                   |    <0.001 |
|         mem_reg_2368_2431_18_20                                                                   |    <0.001 |
|         mem_reg_2368_2431_21_23                                                                   |    <0.001 |
|         mem_reg_2368_2431_24_26                                                                   |    <0.001 |
|         mem_reg_2368_2431_27_29                                                                   |    <0.001 |
|         mem_reg_2368_2431_30_30                                                                   |    <0.001 |
|         mem_reg_2368_2431_31_31                                                                   |    <0.001 |
|         mem_reg_2368_2431_3_5                                                                     |    <0.001 |
|         mem_reg_2368_2431_6_8                                                                     |    <0.001 |
|         mem_reg_2368_2431_9_11                                                                    |    <0.001 |
|         mem_reg_2432_2495_0_2                                                                     |    <0.001 |
|         mem_reg_2432_2495_12_14                                                                   |    <0.001 |
|         mem_reg_2432_2495_15_17                                                                   |    <0.001 |
|         mem_reg_2432_2495_18_20                                                                   |    <0.001 |
|         mem_reg_2432_2495_21_23                                                                   |    <0.001 |
|         mem_reg_2432_2495_24_26                                                                   |    <0.001 |
|         mem_reg_2432_2495_27_29                                                                   |    <0.001 |
|         mem_reg_2432_2495_30_30                                                                   |    <0.001 |
|         mem_reg_2432_2495_31_31                                                                   |    <0.001 |
|         mem_reg_2432_2495_3_5                                                                     |    <0.001 |
|         mem_reg_2432_2495_6_8                                                                     |    <0.001 |
|         mem_reg_2432_2495_9_11                                                                    |    <0.001 |
|         mem_reg_2496_2559_0_2                                                                     |    <0.001 |
|         mem_reg_2496_2559_12_14                                                                   |    <0.001 |
|         mem_reg_2496_2559_15_17                                                                   |    <0.001 |
|         mem_reg_2496_2559_18_20                                                                   |    <0.001 |
|         mem_reg_2496_2559_21_23                                                                   |    <0.001 |
|         mem_reg_2496_2559_24_26                                                                   |    <0.001 |
|         mem_reg_2496_2559_27_29                                                                   |    <0.001 |
|         mem_reg_2496_2559_30_30                                                                   |    <0.001 |
|         mem_reg_2496_2559_31_31                                                                   |    <0.001 |
|         mem_reg_2496_2559_3_5                                                                     |    <0.001 |
|         mem_reg_2496_2559_6_8                                                                     |    <0.001 |
|         mem_reg_2496_2559_9_11                                                                    |    <0.001 |
|         mem_reg_2560_2623_0_2                                                                     |    <0.001 |
|         mem_reg_2560_2623_12_14                                                                   |    <0.001 |
|         mem_reg_2560_2623_15_17                                                                   |    <0.001 |
|         mem_reg_2560_2623_18_20                                                                   |    <0.001 |
|         mem_reg_2560_2623_21_23                                                                   |    <0.001 |
|         mem_reg_2560_2623_24_26                                                                   |    <0.001 |
|         mem_reg_2560_2623_27_29                                                                   |    <0.001 |
|         mem_reg_2560_2623_30_30                                                                   |    <0.001 |
|         mem_reg_2560_2623_31_31                                                                   |    <0.001 |
|         mem_reg_2560_2623_3_5                                                                     |    <0.001 |
|         mem_reg_2560_2623_6_8                                                                     |    <0.001 |
|         mem_reg_2560_2623_9_11                                                                    |    <0.001 |
|         mem_reg_256_319_0_2                                                                       |    <0.001 |
|         mem_reg_256_319_12_14                                                                     |    <0.001 |
|         mem_reg_256_319_15_17                                                                     |    <0.001 |
|         mem_reg_256_319_18_20                                                                     |    <0.001 |
|         mem_reg_256_319_21_23                                                                     |    <0.001 |
|         mem_reg_256_319_24_26                                                                     |    <0.001 |
|         mem_reg_256_319_27_29                                                                     |    <0.001 |
|         mem_reg_256_319_30_30                                                                     |    <0.001 |
|         mem_reg_256_319_31_31                                                                     |    <0.001 |
|         mem_reg_256_319_3_5                                                                       |    <0.001 |
|         mem_reg_256_319_6_8                                                                       |    <0.001 |
|         mem_reg_256_319_9_11                                                                      |    <0.001 |
|         mem_reg_2624_2687_0_2                                                                     |    <0.001 |
|         mem_reg_2624_2687_12_14                                                                   |    <0.001 |
|         mem_reg_2624_2687_15_17                                                                   |    <0.001 |
|         mem_reg_2624_2687_18_20                                                                   |    <0.001 |
|         mem_reg_2624_2687_21_23                                                                   |    <0.001 |
|         mem_reg_2624_2687_24_26                                                                   |    <0.001 |
|         mem_reg_2624_2687_27_29                                                                   |    <0.001 |
|         mem_reg_2624_2687_30_30                                                                   |    <0.001 |
|         mem_reg_2624_2687_31_31                                                                   |    <0.001 |
|         mem_reg_2624_2687_3_5                                                                     |    <0.001 |
|         mem_reg_2624_2687_6_8                                                                     |    <0.001 |
|         mem_reg_2624_2687_9_11                                                                    |    <0.001 |
|         mem_reg_2688_2751_0_2                                                                     |    <0.001 |
|         mem_reg_2688_2751_12_14                                                                   |    <0.001 |
|         mem_reg_2688_2751_15_17                                                                   |    <0.001 |
|         mem_reg_2688_2751_18_20                                                                   |    <0.001 |
|         mem_reg_2688_2751_21_23                                                                   |    <0.001 |
|         mem_reg_2688_2751_24_26                                                                   |    <0.001 |
|         mem_reg_2688_2751_27_29                                                                   |    <0.001 |
|         mem_reg_2688_2751_30_30                                                                   |    <0.001 |
|         mem_reg_2688_2751_31_31                                                                   |    <0.001 |
|         mem_reg_2688_2751_3_5                                                                     |    <0.001 |
|         mem_reg_2688_2751_6_8                                                                     |    <0.001 |
|         mem_reg_2688_2751_9_11                                                                    |    <0.001 |
|         mem_reg_2752_2815_0_2                                                                     |    <0.001 |
|         mem_reg_2752_2815_12_14                                                                   |    <0.001 |
|         mem_reg_2752_2815_15_17                                                                   |    <0.001 |
|         mem_reg_2752_2815_18_20                                                                   |    <0.001 |
|         mem_reg_2752_2815_21_23                                                                   |    <0.001 |
|         mem_reg_2752_2815_24_26                                                                   |    <0.001 |
|         mem_reg_2752_2815_27_29                                                                   |    <0.001 |
|         mem_reg_2752_2815_30_30                                                                   |    <0.001 |
|         mem_reg_2752_2815_31_31                                                                   |    <0.001 |
|         mem_reg_2752_2815_3_5                                                                     |    <0.001 |
|         mem_reg_2752_2815_6_8                                                                     |    <0.001 |
|         mem_reg_2752_2815_9_11                                                                    |    <0.001 |
|         mem_reg_2816_2879_0_2                                                                     |    <0.001 |
|         mem_reg_2816_2879_12_14                                                                   |    <0.001 |
|         mem_reg_2816_2879_15_17                                                                   |    <0.001 |
|         mem_reg_2816_2879_18_20                                                                   |    <0.001 |
|         mem_reg_2816_2879_21_23                                                                   |    <0.001 |
|         mem_reg_2816_2879_24_26                                                                   |    <0.001 |
|         mem_reg_2816_2879_27_29                                                                   |    <0.001 |
|         mem_reg_2816_2879_30_30                                                                   |    <0.001 |
|         mem_reg_2816_2879_31_31                                                                   |    <0.001 |
|         mem_reg_2816_2879_3_5                                                                     |    <0.001 |
|         mem_reg_2816_2879_6_8                                                                     |    <0.001 |
|         mem_reg_2816_2879_9_11                                                                    |    <0.001 |
|         mem_reg_2880_2943_0_2                                                                     |    <0.001 |
|         mem_reg_2880_2943_12_14                                                                   |    <0.001 |
|         mem_reg_2880_2943_15_17                                                                   |    <0.001 |
|         mem_reg_2880_2943_18_20                                                                   |    <0.001 |
|         mem_reg_2880_2943_21_23                                                                   |    <0.001 |
|         mem_reg_2880_2943_24_26                                                                   |    <0.001 |
|         mem_reg_2880_2943_27_29                                                                   |    <0.001 |
|         mem_reg_2880_2943_30_30                                                                   |    <0.001 |
|         mem_reg_2880_2943_31_31                                                                   |    <0.001 |
|         mem_reg_2880_2943_3_5                                                                     |    <0.001 |
|         mem_reg_2880_2943_6_8                                                                     |    <0.001 |
|         mem_reg_2880_2943_9_11                                                                    |    <0.001 |
|         mem_reg_2944_3007_0_2                                                                     |    <0.001 |
|         mem_reg_2944_3007_12_14                                                                   |    <0.001 |
|         mem_reg_2944_3007_15_17                                                                   |    <0.001 |
|         mem_reg_2944_3007_18_20                                                                   |    <0.001 |
|         mem_reg_2944_3007_21_23                                                                   |    <0.001 |
|         mem_reg_2944_3007_24_26                                                                   |    <0.001 |
|         mem_reg_2944_3007_27_29                                                                   |    <0.001 |
|         mem_reg_2944_3007_30_30                                                                   |    <0.001 |
|         mem_reg_2944_3007_31_31                                                                   |    <0.001 |
|         mem_reg_2944_3007_3_5                                                                     |    <0.001 |
|         mem_reg_2944_3007_6_8                                                                     |    <0.001 |
|         mem_reg_2944_3007_9_11                                                                    |    <0.001 |
|         mem_reg_3008_3071_0_2                                                                     |    <0.001 |
|         mem_reg_3008_3071_12_14                                                                   |    <0.001 |
|         mem_reg_3008_3071_15_17                                                                   |    <0.001 |
|         mem_reg_3008_3071_18_20                                                                   |    <0.001 |
|         mem_reg_3008_3071_21_23                                                                   |    <0.001 |
|         mem_reg_3008_3071_24_26                                                                   |    <0.001 |
|         mem_reg_3008_3071_27_29                                                                   |    <0.001 |
|         mem_reg_3008_3071_30_30                                                                   |    <0.001 |
|         mem_reg_3008_3071_31_31                                                                   |    <0.001 |
|         mem_reg_3008_3071_3_5                                                                     |    <0.001 |
|         mem_reg_3008_3071_6_8                                                                     |    <0.001 |
|         mem_reg_3008_3071_9_11                                                                    |    <0.001 |
|         mem_reg_3072_3135_0_2                                                                     |    <0.001 |
|         mem_reg_3072_3135_12_14                                                                   |    <0.001 |
|         mem_reg_3072_3135_15_17                                                                   |    <0.001 |
|         mem_reg_3072_3135_18_20                                                                   |    <0.001 |
|         mem_reg_3072_3135_21_23                                                                   |    <0.001 |
|         mem_reg_3072_3135_24_26                                                                   |    <0.001 |
|         mem_reg_3072_3135_27_29                                                                   |    <0.001 |
|         mem_reg_3072_3135_30_30                                                                   |    <0.001 |
|         mem_reg_3072_3135_31_31                                                                   |    <0.001 |
|         mem_reg_3072_3135_3_5                                                                     |    <0.001 |
|         mem_reg_3072_3135_6_8                                                                     |    <0.001 |
|         mem_reg_3072_3135_9_11                                                                    |    <0.001 |
|         mem_reg_3136_3199_0_2                                                                     |    <0.001 |
|         mem_reg_3136_3199_12_14                                                                   |    <0.001 |
|         mem_reg_3136_3199_15_17                                                                   |    <0.001 |
|         mem_reg_3136_3199_18_20                                                                   |    <0.001 |
|         mem_reg_3136_3199_21_23                                                                   |    <0.001 |
|         mem_reg_3136_3199_24_26                                                                   |    <0.001 |
|         mem_reg_3136_3199_27_29                                                                   |    <0.001 |
|         mem_reg_3136_3199_30_30                                                                   |    <0.001 |
|         mem_reg_3136_3199_31_31                                                                   |    <0.001 |
|         mem_reg_3136_3199_3_5                                                                     |    <0.001 |
|         mem_reg_3136_3199_6_8                                                                     |    <0.001 |
|         mem_reg_3136_3199_9_11                                                                    |    <0.001 |
|         mem_reg_3200_3263_0_2                                                                     |    <0.001 |
|         mem_reg_3200_3263_12_14                                                                   |    <0.001 |
|         mem_reg_3200_3263_15_17                                                                   |    <0.001 |
|         mem_reg_3200_3263_18_20                                                                   |    <0.001 |
|         mem_reg_3200_3263_21_23                                                                   |    <0.001 |
|         mem_reg_3200_3263_24_26                                                                   |    <0.001 |
|         mem_reg_3200_3263_27_29                                                                   |    <0.001 |
|         mem_reg_3200_3263_30_30                                                                   |    <0.001 |
|         mem_reg_3200_3263_31_31                                                                   |    <0.001 |
|         mem_reg_3200_3263_3_5                                                                     |    <0.001 |
|         mem_reg_3200_3263_6_8                                                                     |    <0.001 |
|         mem_reg_3200_3263_9_11                                                                    |    <0.001 |
|         mem_reg_320_383_0_2                                                                       |    <0.001 |
|         mem_reg_320_383_12_14                                                                     |    <0.001 |
|         mem_reg_320_383_15_17                                                                     |    <0.001 |
|         mem_reg_320_383_18_20                                                                     |    <0.001 |
|         mem_reg_320_383_21_23                                                                     |    <0.001 |
|         mem_reg_320_383_24_26                                                                     |    <0.001 |
|         mem_reg_320_383_27_29                                                                     |    <0.001 |
|         mem_reg_320_383_30_30                                                                     |    <0.001 |
|         mem_reg_320_383_31_31                                                                     |    <0.001 |
|         mem_reg_320_383_3_5                                                                       |    <0.001 |
|         mem_reg_320_383_6_8                                                                       |    <0.001 |
|         mem_reg_320_383_9_11                                                                      |    <0.001 |
|         mem_reg_3264_3327_0_2                                                                     |    <0.001 |
|         mem_reg_3264_3327_12_14                                                                   |    <0.001 |
|         mem_reg_3264_3327_15_17                                                                   |    <0.001 |
|         mem_reg_3264_3327_18_20                                                                   |    <0.001 |
|         mem_reg_3264_3327_21_23                                                                   |    <0.001 |
|         mem_reg_3264_3327_24_26                                                                   |    <0.001 |
|         mem_reg_3264_3327_27_29                                                                   |    <0.001 |
|         mem_reg_3264_3327_30_30                                                                   |    <0.001 |
|         mem_reg_3264_3327_31_31                                                                   |    <0.001 |
|         mem_reg_3264_3327_3_5                                                                     |    <0.001 |
|         mem_reg_3264_3327_6_8                                                                     |    <0.001 |
|         mem_reg_3264_3327_9_11                                                                    |    <0.001 |
|         mem_reg_3328_3391_0_2                                                                     |    <0.001 |
|         mem_reg_3328_3391_12_14                                                                   |    <0.001 |
|         mem_reg_3328_3391_15_17                                                                   |    <0.001 |
|         mem_reg_3328_3391_18_20                                                                   |    <0.001 |
|         mem_reg_3328_3391_21_23                                                                   |    <0.001 |
|         mem_reg_3328_3391_24_26                                                                   |    <0.001 |
|         mem_reg_3328_3391_27_29                                                                   |    <0.001 |
|         mem_reg_3328_3391_30_30                                                                   |    <0.001 |
|         mem_reg_3328_3391_31_31                                                                   |    <0.001 |
|         mem_reg_3328_3391_3_5                                                                     |    <0.001 |
|         mem_reg_3328_3391_6_8                                                                     |    <0.001 |
|         mem_reg_3328_3391_9_11                                                                    |    <0.001 |
|         mem_reg_3392_3455_0_2                                                                     |    <0.001 |
|         mem_reg_3392_3455_12_14                                                                   |    <0.001 |
|         mem_reg_3392_3455_15_17                                                                   |    <0.001 |
|         mem_reg_3392_3455_18_20                                                                   |    <0.001 |
|         mem_reg_3392_3455_21_23                                                                   |    <0.001 |
|         mem_reg_3392_3455_24_26                                                                   |    <0.001 |
|         mem_reg_3392_3455_27_29                                                                   |    <0.001 |
|         mem_reg_3392_3455_30_30                                                                   |    <0.001 |
|         mem_reg_3392_3455_31_31                                                                   |    <0.001 |
|         mem_reg_3392_3455_3_5                                                                     |    <0.001 |
|         mem_reg_3392_3455_6_8                                                                     |    <0.001 |
|         mem_reg_3392_3455_9_11                                                                    |    <0.001 |
|         mem_reg_3456_3519_0_2                                                                     |    <0.001 |
|         mem_reg_3456_3519_12_14                                                                   |    <0.001 |
|         mem_reg_3456_3519_15_17                                                                   |    <0.001 |
|         mem_reg_3456_3519_18_20                                                                   |    <0.001 |
|         mem_reg_3456_3519_21_23                                                                   |    <0.001 |
|         mem_reg_3456_3519_24_26                                                                   |    <0.001 |
|         mem_reg_3456_3519_27_29                                                                   |    <0.001 |
|         mem_reg_3456_3519_30_30                                                                   |    <0.001 |
|         mem_reg_3456_3519_31_31                                                                   |    <0.001 |
|         mem_reg_3456_3519_3_5                                                                     |    <0.001 |
|         mem_reg_3456_3519_6_8                                                                     |    <0.001 |
|         mem_reg_3456_3519_9_11                                                                    |    <0.001 |
|         mem_reg_3520_3583_0_2                                                                     |    <0.001 |
|         mem_reg_3520_3583_12_14                                                                   |    <0.001 |
|         mem_reg_3520_3583_15_17                                                                   |    <0.001 |
|         mem_reg_3520_3583_18_20                                                                   |    <0.001 |
|         mem_reg_3520_3583_21_23                                                                   |    <0.001 |
|         mem_reg_3520_3583_24_26                                                                   |    <0.001 |
|         mem_reg_3520_3583_27_29                                                                   |    <0.001 |
|         mem_reg_3520_3583_30_30                                                                   |    <0.001 |
|         mem_reg_3520_3583_31_31                                                                   |    <0.001 |
|         mem_reg_3520_3583_3_5                                                                     |    <0.001 |
|         mem_reg_3520_3583_6_8                                                                     |    <0.001 |
|         mem_reg_3520_3583_9_11                                                                    |    <0.001 |
|         mem_reg_3584_3647_0_2                                                                     |    <0.001 |
|         mem_reg_3584_3647_12_14                                                                   |    <0.001 |
|         mem_reg_3584_3647_15_17                                                                   |    <0.001 |
|         mem_reg_3584_3647_18_20                                                                   |    <0.001 |
|         mem_reg_3584_3647_21_23                                                                   |    <0.001 |
|         mem_reg_3584_3647_24_26                                                                   |    <0.001 |
|         mem_reg_3584_3647_27_29                                                                   |    <0.001 |
|         mem_reg_3584_3647_30_30                                                                   |    <0.001 |
|         mem_reg_3584_3647_31_31                                                                   |    <0.001 |
|         mem_reg_3584_3647_3_5                                                                     |    <0.001 |
|         mem_reg_3584_3647_6_8                                                                     |    <0.001 |
|         mem_reg_3584_3647_9_11                                                                    |    <0.001 |
|         mem_reg_3648_3711_0_2                                                                     |    <0.001 |
|         mem_reg_3648_3711_12_14                                                                   |    <0.001 |
|         mem_reg_3648_3711_15_17                                                                   |    <0.001 |
|         mem_reg_3648_3711_18_20                                                                   |    <0.001 |
|         mem_reg_3648_3711_21_23                                                                   |    <0.001 |
|         mem_reg_3648_3711_24_26                                                                   |    <0.001 |
|         mem_reg_3648_3711_27_29                                                                   |    <0.001 |
|         mem_reg_3648_3711_30_30                                                                   |    <0.001 |
|         mem_reg_3648_3711_31_31                                                                   |    <0.001 |
|         mem_reg_3648_3711_3_5                                                                     |    <0.001 |
|         mem_reg_3648_3711_6_8                                                                     |    <0.001 |
|         mem_reg_3648_3711_9_11                                                                    |    <0.001 |
|         mem_reg_3712_3775_0_2                                                                     |    <0.001 |
|         mem_reg_3712_3775_12_14                                                                   |    <0.001 |
|         mem_reg_3712_3775_15_17                                                                   |    <0.001 |
|         mem_reg_3712_3775_18_20                                                                   |    <0.001 |
|         mem_reg_3712_3775_21_23                                                                   |    <0.001 |
|         mem_reg_3712_3775_24_26                                                                   |    <0.001 |
|         mem_reg_3712_3775_27_29                                                                   |    <0.001 |
|         mem_reg_3712_3775_30_30                                                                   |    <0.001 |
|         mem_reg_3712_3775_31_31                                                                   |    <0.001 |
|         mem_reg_3712_3775_3_5                                                                     |    <0.001 |
|         mem_reg_3712_3775_6_8                                                                     |    <0.001 |
|         mem_reg_3712_3775_9_11                                                                    |    <0.001 |
|         mem_reg_3776_3839_0_2                                                                     |    <0.001 |
|         mem_reg_3776_3839_12_14                                                                   |    <0.001 |
|         mem_reg_3776_3839_15_17                                                                   |    <0.001 |
|         mem_reg_3776_3839_18_20                                                                   |    <0.001 |
|         mem_reg_3776_3839_21_23                                                                   |    <0.001 |
|         mem_reg_3776_3839_24_26                                                                   |    <0.001 |
|         mem_reg_3776_3839_27_29                                                                   |    <0.001 |
|         mem_reg_3776_3839_30_30                                                                   |    <0.001 |
|         mem_reg_3776_3839_31_31                                                                   |    <0.001 |
|         mem_reg_3776_3839_3_5                                                                     |    <0.001 |
|         mem_reg_3776_3839_6_8                                                                     |    <0.001 |
|         mem_reg_3776_3839_9_11                                                                    |    <0.001 |
|         mem_reg_3840_3903_0_2                                                                     |    <0.001 |
|         mem_reg_3840_3903_12_14                                                                   |    <0.001 |
|         mem_reg_3840_3903_15_17                                                                   |    <0.001 |
|         mem_reg_3840_3903_18_20                                                                   |    <0.001 |
|         mem_reg_3840_3903_21_23                                                                   |    <0.001 |
|         mem_reg_3840_3903_24_26                                                                   |    <0.001 |
|         mem_reg_3840_3903_27_29                                                                   |    <0.001 |
|         mem_reg_3840_3903_30_30                                                                   |    <0.001 |
|         mem_reg_3840_3903_31_31                                                                   |    <0.001 |
|         mem_reg_3840_3903_3_5                                                                     |    <0.001 |
|         mem_reg_3840_3903_6_8                                                                     |    <0.001 |
|         mem_reg_3840_3903_9_11                                                                    |    <0.001 |
|         mem_reg_384_447_0_2                                                                       |    <0.001 |
|         mem_reg_384_447_12_14                                                                     |    <0.001 |
|         mem_reg_384_447_15_17                                                                     |    <0.001 |
|         mem_reg_384_447_18_20                                                                     |    <0.001 |
|         mem_reg_384_447_21_23                                                                     |    <0.001 |
|         mem_reg_384_447_24_26                                                                     |    <0.001 |
|         mem_reg_384_447_27_29                                                                     |    <0.001 |
|         mem_reg_384_447_30_30                                                                     |    <0.001 |
|         mem_reg_384_447_31_31                                                                     |    <0.001 |
|         mem_reg_384_447_3_5                                                                       |    <0.001 |
|         mem_reg_384_447_6_8                                                                       |    <0.001 |
|         mem_reg_384_447_9_11                                                                      |    <0.001 |
|         mem_reg_3904_3967_0_2                                                                     |    <0.001 |
|         mem_reg_3904_3967_12_14                                                                   |    <0.001 |
|         mem_reg_3904_3967_15_17                                                                   |    <0.001 |
|         mem_reg_3904_3967_18_20                                                                   |    <0.001 |
|         mem_reg_3904_3967_21_23                                                                   |    <0.001 |
|         mem_reg_3904_3967_24_26                                                                   |    <0.001 |
|         mem_reg_3904_3967_27_29                                                                   |    <0.001 |
|         mem_reg_3904_3967_30_30                                                                   |    <0.001 |
|         mem_reg_3904_3967_31_31                                                                   |    <0.001 |
|         mem_reg_3904_3967_3_5                                                                     |    <0.001 |
|         mem_reg_3904_3967_6_8                                                                     |    <0.001 |
|         mem_reg_3904_3967_9_11                                                                    |    <0.001 |
|         mem_reg_3968_4031_0_2                                                                     |    <0.001 |
|         mem_reg_3968_4031_12_14                                                                   |    <0.001 |
|         mem_reg_3968_4031_15_17                                                                   |    <0.001 |
|         mem_reg_3968_4031_18_20                                                                   |    <0.001 |
|         mem_reg_3968_4031_21_23                                                                   |    <0.001 |
|         mem_reg_3968_4031_24_26                                                                   |    <0.001 |
|         mem_reg_3968_4031_27_29                                                                   |    <0.001 |
|         mem_reg_3968_4031_30_30                                                                   |    <0.001 |
|         mem_reg_3968_4031_31_31                                                                   |    <0.001 |
|         mem_reg_3968_4031_3_5                                                                     |    <0.001 |
|         mem_reg_3968_4031_6_8                                                                     |    <0.001 |
|         mem_reg_3968_4031_9_11                                                                    |    <0.001 |
|         mem_reg_4032_4095_0_2                                                                     |    <0.001 |
|         mem_reg_4032_4095_12_14                                                                   |    <0.001 |
|         mem_reg_4032_4095_15_17                                                                   |    <0.001 |
|         mem_reg_4032_4095_18_20                                                                   |    <0.001 |
|         mem_reg_4032_4095_21_23                                                                   |    <0.001 |
|         mem_reg_4032_4095_24_26                                                                   |    <0.001 |
|         mem_reg_4032_4095_27_29                                                                   |    <0.001 |
|         mem_reg_4032_4095_30_30                                                                   |    <0.001 |
|         mem_reg_4032_4095_31_31                                                                   |    <0.001 |
|         mem_reg_4032_4095_3_5                                                                     |    <0.001 |
|         mem_reg_4032_4095_6_8                                                                     |    <0.001 |
|         mem_reg_4032_4095_9_11                                                                    |    <0.001 |
|         mem_reg_448_511_0_2                                                                       |    <0.001 |
|         mem_reg_448_511_12_14                                                                     |    <0.001 |
|         mem_reg_448_511_15_17                                                                     |    <0.001 |
|         mem_reg_448_511_18_20                                                                     |    <0.001 |
|         mem_reg_448_511_21_23                                                                     |    <0.001 |
|         mem_reg_448_511_24_26                                                                     |    <0.001 |
|         mem_reg_448_511_27_29                                                                     |    <0.001 |
|         mem_reg_448_511_30_30                                                                     |    <0.001 |
|         mem_reg_448_511_31_31                                                                     |    <0.001 |
|         mem_reg_448_511_3_5                                                                       |    <0.001 |
|         mem_reg_448_511_6_8                                                                       |    <0.001 |
|         mem_reg_448_511_9_11                                                                      |    <0.001 |
|         mem_reg_512_575_0_2                                                                       |    <0.001 |
|         mem_reg_512_575_12_14                                                                     |    <0.001 |
|         mem_reg_512_575_15_17                                                                     |    <0.001 |
|         mem_reg_512_575_18_20                                                                     |    <0.001 |
|         mem_reg_512_575_21_23                                                                     |    <0.001 |
|         mem_reg_512_575_24_26                                                                     |    <0.001 |
|         mem_reg_512_575_27_29                                                                     |    <0.001 |
|         mem_reg_512_575_30_30                                                                     |    <0.001 |
|         mem_reg_512_575_31_31                                                                     |    <0.001 |
|         mem_reg_512_575_3_5                                                                       |    <0.001 |
|         mem_reg_512_575_6_8                                                                       |    <0.001 |
|         mem_reg_512_575_9_11                                                                      |    <0.001 |
|         mem_reg_576_639_0_2                                                                       |    <0.001 |
|         mem_reg_576_639_12_14                                                                     |    <0.001 |
|         mem_reg_576_639_15_17                                                                     |    <0.001 |
|         mem_reg_576_639_18_20                                                                     |    <0.001 |
|         mem_reg_576_639_21_23                                                                     |    <0.001 |
|         mem_reg_576_639_24_26                                                                     |    <0.001 |
|         mem_reg_576_639_27_29                                                                     |    <0.001 |
|         mem_reg_576_639_30_30                                                                     |    <0.001 |
|         mem_reg_576_639_31_31                                                                     |    <0.001 |
|         mem_reg_576_639_3_5                                                                       |    <0.001 |
|         mem_reg_576_639_6_8                                                                       |    <0.001 |
|         mem_reg_576_639_9_11                                                                      |    <0.001 |
|         mem_reg_640_703_0_2                                                                       |    <0.001 |
|         mem_reg_640_703_12_14                                                                     |    <0.001 |
|         mem_reg_640_703_15_17                                                                     |    <0.001 |
|         mem_reg_640_703_18_20                                                                     |    <0.001 |
|         mem_reg_640_703_21_23                                                                     |    <0.001 |
|         mem_reg_640_703_24_26                                                                     |    <0.001 |
|         mem_reg_640_703_27_29                                                                     |    <0.001 |
|         mem_reg_640_703_30_30                                                                     |    <0.001 |
|         mem_reg_640_703_31_31                                                                     |    <0.001 |
|         mem_reg_640_703_3_5                                                                       |    <0.001 |
|         mem_reg_640_703_6_8                                                                       |    <0.001 |
|         mem_reg_640_703_9_11                                                                      |    <0.001 |
|         mem_reg_64_127_0_2                                                                        |    <0.001 |
|         mem_reg_64_127_12_14                                                                      |    <0.001 |
|         mem_reg_64_127_15_17                                                                      |    <0.001 |
|         mem_reg_64_127_18_20                                                                      |    <0.001 |
|         mem_reg_64_127_21_23                                                                      |    <0.001 |
|         mem_reg_64_127_24_26                                                                      |    <0.001 |
|         mem_reg_64_127_27_29                                                                      |    <0.001 |
|         mem_reg_64_127_30_30                                                                      |    <0.001 |
|         mem_reg_64_127_31_31                                                                      |    <0.001 |
|         mem_reg_64_127_3_5                                                                        |    <0.001 |
|         mem_reg_64_127_6_8                                                                        |    <0.001 |
|         mem_reg_64_127_9_11                                                                       |    <0.001 |
|         mem_reg_704_767_0_2                                                                       |    <0.001 |
|         mem_reg_704_767_12_14                                                                     |    <0.001 |
|         mem_reg_704_767_15_17                                                                     |    <0.001 |
|         mem_reg_704_767_18_20                                                                     |    <0.001 |
|         mem_reg_704_767_21_23                                                                     |    <0.001 |
|         mem_reg_704_767_24_26                                                                     |    <0.001 |
|         mem_reg_704_767_27_29                                                                     |    <0.001 |
|         mem_reg_704_767_30_30                                                                     |    <0.001 |
|         mem_reg_704_767_31_31                                                                     |    <0.001 |
|         mem_reg_704_767_3_5                                                                       |    <0.001 |
|         mem_reg_704_767_6_8                                                                       |    <0.001 |
|         mem_reg_704_767_9_11                                                                      |    <0.001 |
|         mem_reg_768_831_0_2                                                                       |    <0.001 |
|         mem_reg_768_831_12_14                                                                     |    <0.001 |
|         mem_reg_768_831_15_17                                                                     |    <0.001 |
|         mem_reg_768_831_18_20                                                                     |    <0.001 |
|         mem_reg_768_831_21_23                                                                     |    <0.001 |
|         mem_reg_768_831_24_26                                                                     |    <0.001 |
|         mem_reg_768_831_27_29                                                                     |    <0.001 |
|         mem_reg_768_831_30_30                                                                     |    <0.001 |
|         mem_reg_768_831_31_31                                                                     |    <0.001 |
|         mem_reg_768_831_3_5                                                                       |    <0.001 |
|         mem_reg_768_831_6_8                                                                       |    <0.001 |
|         mem_reg_768_831_9_11                                                                      |    <0.001 |
|         mem_reg_832_895_0_2                                                                       |    <0.001 |
|         mem_reg_832_895_12_14                                                                     |    <0.001 |
|         mem_reg_832_895_15_17                                                                     |    <0.001 |
|         mem_reg_832_895_18_20                                                                     |    <0.001 |
|         mem_reg_832_895_21_23                                                                     |    <0.001 |
|         mem_reg_832_895_24_26                                                                     |    <0.001 |
|         mem_reg_832_895_27_29                                                                     |    <0.001 |
|         mem_reg_832_895_30_30                                                                     |    <0.001 |
|         mem_reg_832_895_31_31                                                                     |    <0.001 |
|         mem_reg_832_895_3_5                                                                       |    <0.001 |
|         mem_reg_832_895_6_8                                                                       |    <0.001 |
|         mem_reg_832_895_9_11                                                                      |    <0.001 |
|         mem_reg_896_959_0_2                                                                       |    <0.001 |
|         mem_reg_896_959_12_14                                                                     |    <0.001 |
|         mem_reg_896_959_15_17                                                                     |    <0.001 |
|         mem_reg_896_959_18_20                                                                     |    <0.001 |
|         mem_reg_896_959_21_23                                                                     |    <0.001 |
|         mem_reg_896_959_24_26                                                                     |    <0.001 |
|         mem_reg_896_959_27_29                                                                     |    <0.001 |
|         mem_reg_896_959_30_30                                                                     |    <0.001 |
|         mem_reg_896_959_31_31                                                                     |    <0.001 |
|         mem_reg_896_959_3_5                                                                       |    <0.001 |
|         mem_reg_896_959_6_8                                                                       |    <0.001 |
|         mem_reg_896_959_9_11                                                                      |    <0.001 |
|         mem_reg_960_1023_0_2                                                                      |    <0.001 |
|         mem_reg_960_1023_12_14                                                                    |    <0.001 |
|         mem_reg_960_1023_15_17                                                                    |    <0.001 |
|         mem_reg_960_1023_18_20                                                                    |    <0.001 |
|         mem_reg_960_1023_21_23                                                                    |    <0.001 |
|         mem_reg_960_1023_24_26                                                                    |    <0.001 |
|         mem_reg_960_1023_27_29                                                                    |    <0.001 |
|         mem_reg_960_1023_30_30                                                                    |    <0.001 |
|         mem_reg_960_1023_31_31                                                                    |    <0.001 |
|         mem_reg_960_1023_3_5                                                                      |    <0.001 |
|         mem_reg_960_1023_6_8                                                                      |    <0.001 |
|         mem_reg_960_1023_9_11                                                                     |    <0.001 |
|     processing_system7_0                                                                          |     1.405 |
|       inst                                                                                        |     1.405 |
|     rst_ps7_0_50M                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     smartconnect_0                                                                                |     0.005 |
|       inst                                                                                        |     0.005 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |    <0.001 |
|           m00_exit                                                                                |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.001 |
|           s00_mmu                                                                                 |     0.001 |
|             inst                                                                                  |     0.001 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.001 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |     0.000 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|           s00_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |     0.000 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|           s00_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |    <0.001 |
|           s01_mmu                                                                                 |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|         s01_nodes                                                                                 |    <0.001 |
|           s01_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |     0.000 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s02_entry_pipeline                                                                        |    <0.001 |
|           s02_mmu                                                                                 |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s02_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s02_nodes                                                                                 |    <0.001 |
|           s02_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s02_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |     0.000 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|           s02_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     xlconcat_0                                                                                    |     0.000 |
+---------------------------------------------------------------------------------------------------+-----------+


