Warning (10273): Verilog HDL warning at bus.v(19): extended using "x" or "z" File: C:/intelFPGA/18.1/elec374/phase1/bus.v Line: 19
Warning (10268): Verilog HDL information at alu.v(41): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA/18.1/elec374/phase1/alu.v Line: 41
Info (10281): Verilog HDL Declaration information at datapath.v(34): object "Hi" differs only in case from object "HI" in the same scope File: C:/intelFPGA/18.1/elec374/phase1/datapath.v Line: 34
Info (10281): Verilog HDL Declaration information at datapath.v(34): object "Lo" differs only in case from object "LO" in the same scope File: C:/intelFPGA/18.1/elec374/phase1/datapath.v Line: 34
