/**
* @file rbusEPIReg.h
* RBus systemc program.
*
* @author RS_MM2_SD
* @email jason9.ccc@realtek.com
 * @date 2016/6/7
* @ingroup model_rbus
 * @version { 1.0 }
 **
 */

#ifndef _RBUS_EPI_REG_H_
#define _RBUS_EPI_REG_H_

#include "rbus_types.h"



//  EPI Register Address
#define  EPI_EPI_PACKET_CTR1_0_0                                                 0x18026000
#define  EPI_EPI_PACKET_CTR1_0_0_reg_addr                                        "0xB8026000"
#define  EPI_EPI_PACKET_CTR1_0_0_reg                                             0xB8026000
#define  EPI_EPI_PACKET_CTR1_0_0_inst_addr                                       "0x0000"
#define  set_EPI_EPI_PACKET_CTR1_0_0_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_0_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_0_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_0_reg))
#define  EPI_EPI_PACKET_CTR1_0_0_phase2_preamble_num_0_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_0_phase1_preamble_num_0_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_0_phase2_preamble_num_0_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_0_phase1_preamble_num_0_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_0_phase2_preamble_num_0(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_0_phase1_preamble_num_0(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_0_get_phase2_preamble_num_0(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_0_get_phase1_preamble_num_0(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_1                                                 0x18026004
#define  EPI_EPI_PACKET_CTR1_0_1_reg_addr                                        "0xB8026004"
#define  EPI_EPI_PACKET_CTR1_0_1_reg                                             0xB8026004
#define  EPI_EPI_PACKET_CTR1_0_1_inst_addr                                       "0x0001"
#define  set_EPI_EPI_PACKET_CTR1_0_1_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_1_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_1_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_1_reg))
#define  EPI_EPI_PACKET_CTR1_0_1_phase2_preamble_num_1_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_1_phase1_preamble_num_1_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_1_phase2_preamble_num_1_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_1_phase1_preamble_num_1_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_1_phase2_preamble_num_1(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_1_phase1_preamble_num_1(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_1_get_phase2_preamble_num_1(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_1_get_phase1_preamble_num_1(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_2                                                 0x18026008
#define  EPI_EPI_PACKET_CTR1_0_2_reg_addr                                        "0xB8026008"
#define  EPI_EPI_PACKET_CTR1_0_2_reg                                             0xB8026008
#define  EPI_EPI_PACKET_CTR1_0_2_inst_addr                                       "0x0002"
#define  set_EPI_EPI_PACKET_CTR1_0_2_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_2_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_2_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_2_reg))
#define  EPI_EPI_PACKET_CTR1_0_2_phase2_preamble_num_2_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_2_phase1_preamble_num_2_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_2_phase2_preamble_num_2_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_2_phase1_preamble_num_2_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_2_phase2_preamble_num_2(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_2_phase1_preamble_num_2(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_2_get_phase2_preamble_num_2(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_2_get_phase1_preamble_num_2(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_3                                                 0x1802600C
#define  EPI_EPI_PACKET_CTR1_0_3_reg_addr                                        "0xB802600C"
#define  EPI_EPI_PACKET_CTR1_0_3_reg                                             0xB802600C
#define  EPI_EPI_PACKET_CTR1_0_3_inst_addr                                       "0x0003"
#define  set_EPI_EPI_PACKET_CTR1_0_3_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_3_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_3_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_3_reg))
#define  EPI_EPI_PACKET_CTR1_0_3_phase2_preamble_num_3_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_3_phase1_preamble_num_3_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_3_phase2_preamble_num_3_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_3_phase1_preamble_num_3_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_3_phase2_preamble_num_3(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_3_phase1_preamble_num_3(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_3_get_phase2_preamble_num_3(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_3_get_phase1_preamble_num_3(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_4                                                 0x18026010
#define  EPI_EPI_PACKET_CTR1_0_4_reg_addr                                        "0xB8026010"
#define  EPI_EPI_PACKET_CTR1_0_4_reg                                             0xB8026010
#define  EPI_EPI_PACKET_CTR1_0_4_inst_addr                                       "0x0004"
#define  set_EPI_EPI_PACKET_CTR1_0_4_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_4_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_4_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_4_reg))
#define  EPI_EPI_PACKET_CTR1_0_4_phase2_preamble_num_4_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_4_phase1_preamble_num_4_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_4_phase2_preamble_num_4_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_4_phase1_preamble_num_4_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_4_phase2_preamble_num_4(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_4_phase1_preamble_num_4(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_4_get_phase2_preamble_num_4(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_4_get_phase1_preamble_num_4(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_5                                                 0x18026014
#define  EPI_EPI_PACKET_CTR1_0_5_reg_addr                                        "0xB8026014"
#define  EPI_EPI_PACKET_CTR1_0_5_reg                                             0xB8026014
#define  EPI_EPI_PACKET_CTR1_0_5_inst_addr                                       "0x0005"
#define  set_EPI_EPI_PACKET_CTR1_0_5_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_5_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_5_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_5_reg))
#define  EPI_EPI_PACKET_CTR1_0_5_phase2_preamble_num_5_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_5_phase1_preamble_num_5_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_5_phase2_preamble_num_5_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_5_phase1_preamble_num_5_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_5_phase2_preamble_num_5(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_5_phase1_preamble_num_5(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_5_get_phase2_preamble_num_5(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_5_get_phase1_preamble_num_5(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_6                                                 0x18026018
#define  EPI_EPI_PACKET_CTR1_0_6_reg_addr                                        "0xB8026018"
#define  EPI_EPI_PACKET_CTR1_0_6_reg                                             0xB8026018
#define  EPI_EPI_PACKET_CTR1_0_6_inst_addr                                       "0x0006"
#define  set_EPI_EPI_PACKET_CTR1_0_6_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_6_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_6_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_6_reg))
#define  EPI_EPI_PACKET_CTR1_0_6_phase2_preamble_num_6_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_6_phase1_preamble_num_6_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_6_phase2_preamble_num_6_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_6_phase1_preamble_num_6_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_6_phase2_preamble_num_6(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_6_phase1_preamble_num_6(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_6_get_phase2_preamble_num_6(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_6_get_phase1_preamble_num_6(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_7                                                 0x1802601C
#define  EPI_EPI_PACKET_CTR1_0_7_reg_addr                                        "0xB802601C"
#define  EPI_EPI_PACKET_CTR1_0_7_reg                                             0xB802601C
#define  EPI_EPI_PACKET_CTR1_0_7_inst_addr                                       "0x0007"
#define  set_EPI_EPI_PACKET_CTR1_0_7_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_7_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_7_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_7_reg))
#define  EPI_EPI_PACKET_CTR1_0_7_phase2_preamble_num_7_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_7_phase1_preamble_num_7_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_7_phase2_preamble_num_7_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_7_phase1_preamble_num_7_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_7_phase2_preamble_num_7(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_7_phase1_preamble_num_7(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_7_get_phase2_preamble_num_7(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_7_get_phase1_preamble_num_7(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_8                                                 0x18026020
#define  EPI_EPI_PACKET_CTR1_0_8_reg_addr                                        "0xB8026020"
#define  EPI_EPI_PACKET_CTR1_0_8_reg                                             0xB8026020
#define  EPI_EPI_PACKET_CTR1_0_8_inst_addr                                       "0x0008"
#define  set_EPI_EPI_PACKET_CTR1_0_8_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_8_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_8_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_8_reg))
#define  EPI_EPI_PACKET_CTR1_0_8_phase2_preamble_num_8_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_8_phase1_preamble_num_8_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_8_phase2_preamble_num_8_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_8_phase1_preamble_num_8_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_8_phase2_preamble_num_8(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_8_phase1_preamble_num_8(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_8_get_phase2_preamble_num_8(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_8_get_phase1_preamble_num_8(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_9                                                 0x18026024
#define  EPI_EPI_PACKET_CTR1_0_9_reg_addr                                        "0xB8026024"
#define  EPI_EPI_PACKET_CTR1_0_9_reg                                             0xB8026024
#define  EPI_EPI_PACKET_CTR1_0_9_inst_addr                                       "0x0009"
#define  set_EPI_EPI_PACKET_CTR1_0_9_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_9_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_9_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_9_reg))
#define  EPI_EPI_PACKET_CTR1_0_9_phase2_preamble_num_9_shift                     (16)
#define  EPI_EPI_PACKET_CTR1_0_9_phase1_preamble_num_9_shift                     (0)
#define  EPI_EPI_PACKET_CTR1_0_9_phase2_preamble_num_9_mask                      (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_9_phase1_preamble_num_9_mask                      (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_9_phase2_preamble_num_9(data)                     (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_9_phase1_preamble_num_9(data)                     (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_9_get_phase2_preamble_num_9(data)                 ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_9_get_phase1_preamble_num_9(data)                 (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_10                                                0x18026028
#define  EPI_EPI_PACKET_CTR1_0_10_reg_addr                                       "0xB8026028"
#define  EPI_EPI_PACKET_CTR1_0_10_reg                                            0xB8026028
#define  EPI_EPI_PACKET_CTR1_0_10_inst_addr                                      "0x000A"
#define  set_EPI_EPI_PACKET_CTR1_0_10_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_10_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_10_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_10_reg))
#define  EPI_EPI_PACKET_CTR1_0_10_phase2_preamble_num_10_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_10_phase1_preamble_num_10_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_10_phase2_preamble_num_10_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_10_phase1_preamble_num_10_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_10_phase2_preamble_num_10(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_10_phase1_preamble_num_10(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_10_get_phase2_preamble_num_10(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_10_get_phase1_preamble_num_10(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_11                                                0x1802602C
#define  EPI_EPI_PACKET_CTR1_0_11_reg_addr                                       "0xB802602C"
#define  EPI_EPI_PACKET_CTR1_0_11_reg                                            0xB802602C
#define  EPI_EPI_PACKET_CTR1_0_11_inst_addr                                      "0x000B"
#define  set_EPI_EPI_PACKET_CTR1_0_11_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_11_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_11_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_11_reg))
#define  EPI_EPI_PACKET_CTR1_0_11_phase2_preamble_num_11_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_11_phase1_preamble_num_11_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_11_phase2_preamble_num_11_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_11_phase1_preamble_num_11_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_11_phase2_preamble_num_11(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_11_phase1_preamble_num_11(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_11_get_phase2_preamble_num_11(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_11_get_phase1_preamble_num_11(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_12                                                0x18026030
#define  EPI_EPI_PACKET_CTR1_0_12_reg_addr                                       "0xB8026030"
#define  EPI_EPI_PACKET_CTR1_0_12_reg                                            0xB8026030
#define  EPI_EPI_PACKET_CTR1_0_12_inst_addr                                      "0x000C"
#define  set_EPI_EPI_PACKET_CTR1_0_12_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_12_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_12_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_12_reg))
#define  EPI_EPI_PACKET_CTR1_0_12_phase2_preamble_num_12_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_12_phase1_preamble_num_12_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_12_phase2_preamble_num_12_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_12_phase1_preamble_num_12_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_12_phase2_preamble_num_12(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_12_phase1_preamble_num_12(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_12_get_phase2_preamble_num_12(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_12_get_phase1_preamble_num_12(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_13                                                0x18026034
#define  EPI_EPI_PACKET_CTR1_0_13_reg_addr                                       "0xB8026034"
#define  EPI_EPI_PACKET_CTR1_0_13_reg                                            0xB8026034
#define  EPI_EPI_PACKET_CTR1_0_13_inst_addr                                      "0x000D"
#define  set_EPI_EPI_PACKET_CTR1_0_13_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_13_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_13_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_13_reg))
#define  EPI_EPI_PACKET_CTR1_0_13_phase2_preamble_num_13_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_13_phase1_preamble_num_13_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_13_phase2_preamble_num_13_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_13_phase1_preamble_num_13_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_13_phase2_preamble_num_13(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_13_phase1_preamble_num_13(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_13_get_phase2_preamble_num_13(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_13_get_phase1_preamble_num_13(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_14                                                0x18026038
#define  EPI_EPI_PACKET_CTR1_0_14_reg_addr                                       "0xB8026038"
#define  EPI_EPI_PACKET_CTR1_0_14_reg                                            0xB8026038
#define  EPI_EPI_PACKET_CTR1_0_14_inst_addr                                      "0x000E"
#define  set_EPI_EPI_PACKET_CTR1_0_14_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_14_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_14_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_14_reg))
#define  EPI_EPI_PACKET_CTR1_0_14_phase2_preamble_num_14_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_14_phase1_preamble_num_14_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_14_phase2_preamble_num_14_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_14_phase1_preamble_num_14_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_14_phase2_preamble_num_14(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_14_phase1_preamble_num_14(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_14_get_phase2_preamble_num_14(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_14_get_phase1_preamble_num_14(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_15                                                0x1802603C
#define  EPI_EPI_PACKET_CTR1_0_15_reg_addr                                       "0xB802603C"
#define  EPI_EPI_PACKET_CTR1_0_15_reg                                            0xB802603C
#define  EPI_EPI_PACKET_CTR1_0_15_inst_addr                                      "0x000F"
#define  set_EPI_EPI_PACKET_CTR1_0_15_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_15_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_15_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_15_reg))
#define  EPI_EPI_PACKET_CTR1_0_15_phase2_preamble_num_15_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_15_phase1_preamble_num_15_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_15_phase2_preamble_num_15_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_15_phase1_preamble_num_15_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_15_phase2_preamble_num_15(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_15_phase1_preamble_num_15(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_15_get_phase2_preamble_num_15(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_15_get_phase1_preamble_num_15(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_16                                                0x18026040
#define  EPI_EPI_PACKET_CTR1_0_16_reg_addr                                       "0xB8026040"
#define  EPI_EPI_PACKET_CTR1_0_16_reg                                            0xB8026040
#define  EPI_EPI_PACKET_CTR1_0_16_inst_addr                                      "0x0010"
#define  set_EPI_EPI_PACKET_CTR1_0_16_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_16_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_16_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_16_reg))
#define  EPI_EPI_PACKET_CTR1_0_16_phase2_preamble_num_16_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_16_phase1_preamble_num_16_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_16_phase2_preamble_num_16_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_16_phase1_preamble_num_16_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_16_phase2_preamble_num_16(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_16_phase1_preamble_num_16(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_16_get_phase2_preamble_num_16(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_16_get_phase1_preamble_num_16(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_17                                                0x18026044
#define  EPI_EPI_PACKET_CTR1_0_17_reg_addr                                       "0xB8026044"
#define  EPI_EPI_PACKET_CTR1_0_17_reg                                            0xB8026044
#define  EPI_EPI_PACKET_CTR1_0_17_inst_addr                                      "0x0011"
#define  set_EPI_EPI_PACKET_CTR1_0_17_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_17_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_17_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_17_reg))
#define  EPI_EPI_PACKET_CTR1_0_17_phase2_preamble_num_17_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_17_phase1_preamble_num_17_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_17_phase2_preamble_num_17_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_17_phase1_preamble_num_17_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_17_phase2_preamble_num_17(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_17_phase1_preamble_num_17(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_17_get_phase2_preamble_num_17(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_17_get_phase1_preamble_num_17(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_18                                                0x18026048
#define  EPI_EPI_PACKET_CTR1_0_18_reg_addr                                       "0xB8026048"
#define  EPI_EPI_PACKET_CTR1_0_18_reg                                            0xB8026048
#define  EPI_EPI_PACKET_CTR1_0_18_inst_addr                                      "0x0012"
#define  set_EPI_EPI_PACKET_CTR1_0_18_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_18_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_18_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_18_reg))
#define  EPI_EPI_PACKET_CTR1_0_18_phase2_preamble_num_18_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_18_phase1_preamble_num_18_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_18_phase2_preamble_num_18_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_18_phase1_preamble_num_18_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_18_phase2_preamble_num_18(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_18_phase1_preamble_num_18(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_18_get_phase2_preamble_num_18(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_18_get_phase1_preamble_num_18(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_19                                                0x1802604C
#define  EPI_EPI_PACKET_CTR1_0_19_reg_addr                                       "0xB802604C"
#define  EPI_EPI_PACKET_CTR1_0_19_reg                                            0xB802604C
#define  EPI_EPI_PACKET_CTR1_0_19_inst_addr                                      "0x0013"
#define  set_EPI_EPI_PACKET_CTR1_0_19_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_19_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_19_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_19_reg))
#define  EPI_EPI_PACKET_CTR1_0_19_phase2_preamble_num_19_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_19_phase1_preamble_num_19_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_19_phase2_preamble_num_19_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_19_phase1_preamble_num_19_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_19_phase2_preamble_num_19(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_19_phase1_preamble_num_19(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_19_get_phase2_preamble_num_19(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_19_get_phase1_preamble_num_19(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_20                                                0x18026050
#define  EPI_EPI_PACKET_CTR1_0_20_reg_addr                                       "0xB8026050"
#define  EPI_EPI_PACKET_CTR1_0_20_reg                                            0xB8026050
#define  EPI_EPI_PACKET_CTR1_0_20_inst_addr                                      "0x0014"
#define  set_EPI_EPI_PACKET_CTR1_0_20_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_20_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_20_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_20_reg))
#define  EPI_EPI_PACKET_CTR1_0_20_phase2_preamble_num_20_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_20_phase1_preamble_num_20_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_20_phase2_preamble_num_20_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_20_phase1_preamble_num_20_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_20_phase2_preamble_num_20(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_20_phase1_preamble_num_20(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_20_get_phase2_preamble_num_20(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_20_get_phase1_preamble_num_20(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_21                                                0x18026054
#define  EPI_EPI_PACKET_CTR1_0_21_reg_addr                                       "0xB8026054"
#define  EPI_EPI_PACKET_CTR1_0_21_reg                                            0xB8026054
#define  EPI_EPI_PACKET_CTR1_0_21_inst_addr                                      "0x0015"
#define  set_EPI_EPI_PACKET_CTR1_0_21_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_21_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_21_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_21_reg))
#define  EPI_EPI_PACKET_CTR1_0_21_phase2_preamble_num_21_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_21_phase1_preamble_num_21_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_21_phase2_preamble_num_21_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_21_phase1_preamble_num_21_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_21_phase2_preamble_num_21(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_21_phase1_preamble_num_21(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_21_get_phase2_preamble_num_21(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_21_get_phase1_preamble_num_21(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_22                                                0x18026058
#define  EPI_EPI_PACKET_CTR1_0_22_reg_addr                                       "0xB8026058"
#define  EPI_EPI_PACKET_CTR1_0_22_reg                                            0xB8026058
#define  EPI_EPI_PACKET_CTR1_0_22_inst_addr                                      "0x0016"
#define  set_EPI_EPI_PACKET_CTR1_0_22_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_22_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_22_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_22_reg))
#define  EPI_EPI_PACKET_CTR1_0_22_phase2_preamble_num_22_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_22_phase1_preamble_num_22_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_22_phase2_preamble_num_22_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_22_phase1_preamble_num_22_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_22_phase2_preamble_num_22(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_22_phase1_preamble_num_22(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_22_get_phase2_preamble_num_22(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_22_get_phase1_preamble_num_22(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_0_23                                                0x1802605C
#define  EPI_EPI_PACKET_CTR1_0_23_reg_addr                                       "0xB802605C"
#define  EPI_EPI_PACKET_CTR1_0_23_reg                                            0xB802605C
#define  EPI_EPI_PACKET_CTR1_0_23_inst_addr                                      "0x0017"
#define  set_EPI_EPI_PACKET_CTR1_0_23_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_23_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_0_23_reg                                        (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_0_23_reg))
#define  EPI_EPI_PACKET_CTR1_0_23_phase2_preamble_num_23_shift                   (16)
#define  EPI_EPI_PACKET_CTR1_0_23_phase1_preamble_num_23_shift                   (0)
#define  EPI_EPI_PACKET_CTR1_0_23_phase2_preamble_num_23_mask                    (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_0_23_phase1_preamble_num_23_mask                    (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_0_23_phase2_preamble_num_23(data)                   (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_0_23_phase1_preamble_num_23(data)                   (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_0_23_get_phase2_preamble_num_23(data)               ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_0_23_get_phase1_preamble_num_23(data)               (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTRL                                                     0x18026060
#define  EPI_EPI_PACKET_CTRL_reg_addr                                            "0xB8026060"
#define  EPI_EPI_PACKET_CTRL_reg                                                 0xB8026060
#define  EPI_EPI_PACKET_CTRL_inst_addr                                           "0x0018"
#define  set_EPI_EPI_PACKET_CTRL_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_PACKET_CTRL_reg)=data)
#define  get_EPI_EPI_PACKET_CTRL_reg                                             (*((volatile unsigned int*)EPI_EPI_PACKET_CTRL_reg))
#define  EPI_EPI_PACKET_CTRL_epi_data_unfl_shift                                 (31)
#define  EPI_EPI_PACKET_CTRL_epi_data_unfl_clr_shift                             (30)
#define  EPI_EPI_PACKET_CTRL_prbs7_tx_en_shift                                   (29)
#define  EPI_EPI_PACKET_CTRL_epi_bit_mode_shift                                  (27)
#define  EPI_EPI_PACKET_CTRL_bist_mode_select_shift                              (24)
#define  EPI_EPI_PACKET_CTRL_data_mode_change_shift                              (23)
#define  EPI_EPI_PACKET_CTRL_pn_swap_shift                                       (22)
#define  EPI_EPI_PACKET_CTRL_bist_pattern_0_shift                                (4)
#define  EPI_EPI_PACKET_CTRL_epi_version_shift                                   (0)
#define  EPI_EPI_PACKET_CTRL_epi_data_unfl_mask                                  (0x80000000)
#define  EPI_EPI_PACKET_CTRL_epi_data_unfl_clr_mask                              (0x40000000)
#define  EPI_EPI_PACKET_CTRL_prbs7_tx_en_mask                                    (0x20000000)
#define  EPI_EPI_PACKET_CTRL_epi_bit_mode_mask                                   (0x18000000)
#define  EPI_EPI_PACKET_CTRL_bist_mode_select_mask                               (0x07000000)
#define  EPI_EPI_PACKET_CTRL_data_mode_change_mask                               (0x00800000)
#define  EPI_EPI_PACKET_CTRL_pn_swap_mask                                        (0x00400000)
#define  EPI_EPI_PACKET_CTRL_bist_pattern_0_mask                                 (0x003FFFF0)
#define  EPI_EPI_PACKET_CTRL_epi_version_mask                                    (0x00000007)
#define  EPI_EPI_PACKET_CTRL_epi_data_unfl(data)                                 (0x80000000&((data)<<31))
#define  EPI_EPI_PACKET_CTRL_epi_data_unfl_clr(data)                             (0x40000000&((data)<<30))
#define  EPI_EPI_PACKET_CTRL_prbs7_tx_en(data)                                   (0x20000000&((data)<<29))
#define  EPI_EPI_PACKET_CTRL_epi_bit_mode(data)                                  (0x18000000&((data)<<27))
#define  EPI_EPI_PACKET_CTRL_bist_mode_select(data)                              (0x07000000&((data)<<24))
#define  EPI_EPI_PACKET_CTRL_data_mode_change(data)                              (0x00800000&((data)<<23))
#define  EPI_EPI_PACKET_CTRL_pn_swap(data)                                       (0x00400000&((data)<<22))
#define  EPI_EPI_PACKET_CTRL_bist_pattern_0(data)                                (0x003FFFF0&((data)<<4))
#define  EPI_EPI_PACKET_CTRL_epi_version(data)                                   (0x00000007&(data))
#define  EPI_EPI_PACKET_CTRL_get_epi_data_unfl(data)                             ((0x80000000&(data))>>31)
#define  EPI_EPI_PACKET_CTRL_get_epi_data_unfl_clr(data)                         ((0x40000000&(data))>>30)
#define  EPI_EPI_PACKET_CTRL_get_prbs7_tx_en(data)                               ((0x20000000&(data))>>29)
#define  EPI_EPI_PACKET_CTRL_get_epi_bit_mode(data)                              ((0x18000000&(data))>>27)
#define  EPI_EPI_PACKET_CTRL_get_bist_mode_select(data)                          ((0x07000000&(data))>>24)
#define  EPI_EPI_PACKET_CTRL_get_data_mode_change(data)                          ((0x00800000&(data))>>23)
#define  EPI_EPI_PACKET_CTRL_get_pn_swap(data)                                   ((0x00400000&(data))>>22)
#define  EPI_EPI_PACKET_CTRL_get_bist_pattern_0(data)                            ((0x003FFFF0&(data))>>4)
#define  EPI_EPI_PACKET_CTRL_get_epi_version(data)                               (0x00000007&(data))

#define  EPI_EPI_CLOCK_CTRL0                                                     0x18026064
#define  EPI_EPI_CLOCK_CTRL0_reg_addr                                            "0xB8026064"
#define  EPI_EPI_CLOCK_CTRL0_reg                                                 0xB8026064
#define  EPI_EPI_CLOCK_CTRL0_inst_addr                                           "0x0019"
#define  set_EPI_EPI_CLOCK_CTRL0_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_CLOCK_CTRL0_reg)=data)
#define  get_EPI_EPI_CLOCK_CTRL0_reg                                             (*((volatile unsigned int*)EPI_EPI_CLOCK_CTRL0_reg))
#define  EPI_EPI_CLOCK_CTRL0_force_ctsfifo_rstn_epi_shift                        (31)
#define  EPI_EPI_CLOCK_CTRL0_dummy_30_29_shift                                   (29)
#define  EPI_EPI_CLOCK_CTRL0_epi_reset_shift                                     (28)
#define  EPI_EPI_CLOCK_CTRL0_ctrl_start_en_shift                                 (26)
#define  EPI_EPI_CLOCK_CTRL0_ctrl3_en_shift                                      (25)
#define  EPI_EPI_CLOCK_CTRL0_data_start_en_shift                                 (24)
#define  EPI_EPI_CLOCK_CTRL0_bist_pattern_1_shift                                (4)
#define  EPI_EPI_CLOCK_CTRL0_hw_lock_shift                                       (3)
#define  EPI_EPI_CLOCK_CTRL0_epi_lock_shift                                      (2)
#define  EPI_EPI_CLOCK_CTRL0_epi_lock_sel_shift                                  (1)
#define  EPI_EPI_CLOCK_CTRL0_force_ctsfifo_rstn_epi_mask                         (0x80000000)
#define  EPI_EPI_CLOCK_CTRL0_dummy_30_29_mask                                    (0x60000000)
#define  EPI_EPI_CLOCK_CTRL0_epi_reset_mask                                      (0x10000000)
#define  EPI_EPI_CLOCK_CTRL0_ctrl_start_en_mask                                  (0x04000000)
#define  EPI_EPI_CLOCK_CTRL0_ctrl3_en_mask                                       (0x02000000)
#define  EPI_EPI_CLOCK_CTRL0_data_start_en_mask                                  (0x01000000)
#define  EPI_EPI_CLOCK_CTRL0_bist_pattern_1_mask                                 (0x003FFFF0)
#define  EPI_EPI_CLOCK_CTRL0_hw_lock_mask                                        (0x00000008)
#define  EPI_EPI_CLOCK_CTRL0_epi_lock_mask                                       (0x00000004)
#define  EPI_EPI_CLOCK_CTRL0_epi_lock_sel_mask                                   (0x00000002)
#define  EPI_EPI_CLOCK_CTRL0_force_ctsfifo_rstn_epi(data)                        (0x80000000&((data)<<31))
#define  EPI_EPI_CLOCK_CTRL0_dummy_30_29(data)                                   (0x60000000&((data)<<29))
#define  EPI_EPI_CLOCK_CTRL0_epi_reset(data)                                     (0x10000000&((data)<<28))
#define  EPI_EPI_CLOCK_CTRL0_ctrl_start_en(data)                                 (0x04000000&((data)<<26))
#define  EPI_EPI_CLOCK_CTRL0_ctrl3_en(data)                                      (0x02000000&((data)<<25))
#define  EPI_EPI_CLOCK_CTRL0_data_start_en(data)                                 (0x01000000&((data)<<24))
#define  EPI_EPI_CLOCK_CTRL0_bist_pattern_1(data)                                (0x003FFFF0&((data)<<4))
#define  EPI_EPI_CLOCK_CTRL0_hw_lock(data)                                       (0x00000008&((data)<<3))
#define  EPI_EPI_CLOCK_CTRL0_epi_lock(data)                                      (0x00000004&((data)<<2))
#define  EPI_EPI_CLOCK_CTRL0_epi_lock_sel(data)                                  (0x00000002&((data)<<1))
#define  EPI_EPI_CLOCK_CTRL0_get_force_ctsfifo_rstn_epi(data)                    ((0x80000000&(data))>>31)
#define  EPI_EPI_CLOCK_CTRL0_get_dummy_30_29(data)                               ((0x60000000&(data))>>29)
#define  EPI_EPI_CLOCK_CTRL0_get_epi_reset(data)                                 ((0x10000000&(data))>>28)
#define  EPI_EPI_CLOCK_CTRL0_get_ctrl_start_en(data)                             ((0x04000000&(data))>>26)
#define  EPI_EPI_CLOCK_CTRL0_get_ctrl3_en(data)                                  ((0x02000000&(data))>>25)
#define  EPI_EPI_CLOCK_CTRL0_get_data_start_en(data)                             ((0x01000000&(data))>>24)
#define  EPI_EPI_CLOCK_CTRL0_get_bist_pattern_1(data)                            ((0x003FFFF0&(data))>>4)
#define  EPI_EPI_CLOCK_CTRL0_get_hw_lock(data)                                   ((0x00000008&(data))>>3)
#define  EPI_EPI_CLOCK_CTRL0_get_epi_lock(data)                                  ((0x00000004&(data))>>2)
#define  EPI_EPI_CLOCK_CTRL0_get_epi_lock_sel(data)                              ((0x00000002&(data))>>1)

#define  EPI_EPI_CLOCK_CTRL1                                                     0x18026068
#define  EPI_EPI_CLOCK_CTRL1_reg_addr                                            "0xB8026068"
#define  EPI_EPI_CLOCK_CTRL1_reg                                                 0xB8026068
#define  EPI_EPI_CLOCK_CTRL1_inst_addr                                           "0x001A"
#define  set_EPI_EPI_CLOCK_CTRL1_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_CLOCK_CTRL1_reg)=data)
#define  get_EPI_EPI_CLOCK_CTRL1_reg                                             (*((volatile unsigned int*)EPI_EPI_CLOCK_CTRL1_reg))
#define  EPI_EPI_CLOCK_CTRL1_avcom_pol_sel_shift                                 (8)
#define  EPI_EPI_CLOCK_CTRL1_avcom_h2dot_sel_shift                               (0)
#define  EPI_EPI_CLOCK_CTRL1_avcom_pol_sel_mask                                  (0x00003F00)
#define  EPI_EPI_CLOCK_CTRL1_avcom_h2dot_sel_mask                                (0x0000003F)
#define  EPI_EPI_CLOCK_CTRL1_avcom_pol_sel(data)                                 (0x00003F00&((data)<<8))
#define  EPI_EPI_CLOCK_CTRL1_avcom_h2dot_sel(data)                               (0x0000003F&(data))
#define  EPI_EPI_CLOCK_CTRL1_get_avcom_pol_sel(data)                             ((0x00003F00&(data))>>8)
#define  EPI_EPI_CLOCK_CTRL1_get_avcom_h2dot_sel(data)                           (0x0000003F&(data))

#define  EPI_EPI_PORT_OPTION_CTRL                                                0x1802606C
#define  EPI_EPI_PORT_OPTION_CTRL_reg_addr                                       "0xB802606C"
#define  EPI_EPI_PORT_OPTION_CTRL_reg                                            0xB802606C
#define  EPI_EPI_PORT_OPTION_CTRL_inst_addr                                      "0x001B"
#define  set_EPI_EPI_PORT_OPTION_CTRL_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_PORT_OPTION_CTRL_reg)=data)
#define  get_EPI_EPI_PORT_OPTION_CTRL_reg                                        (*((volatile unsigned int*)EPI_EPI_PORT_OPTION_CTRL_reg))
#define  EPI_EPI_PORT_OPTION_CTRL_two_pixel_mode_shift                           (31)
#define  EPI_EPI_PORT_OPTION_CTRL_ext_subpixel_mode_shift                        (30)
#define  EPI_EPI_PORT_OPTION_CTRL_port_num_shift                                 (20)
#define  EPI_EPI_PORT_OPTION_CTRL_epi_enable_shift                               (16)
#define  EPI_EPI_PORT_OPTION_CTRL_back_value_shift                               (14)
#define  EPI_EPI_PORT_OPTION_CTRL_front_value_shift                              (12)
#define  EPI_EPI_PORT_OPTION_CTRL_dummy_9_shift                                  (9)
#define  EPI_EPI_PORT_OPTION_CTRL_two_pixel_mode_mask                            (0x80000000)
#define  EPI_EPI_PORT_OPTION_CTRL_ext_subpixel_mode_mask                         (0x40000000)
#define  EPI_EPI_PORT_OPTION_CTRL_port_num_mask                                  (0x01F00000)
#define  EPI_EPI_PORT_OPTION_CTRL_epi_enable_mask                                (0x00010000)
#define  EPI_EPI_PORT_OPTION_CTRL_back_value_mask                                (0x0000C000)
#define  EPI_EPI_PORT_OPTION_CTRL_front_value_mask                               (0x00003000)
#define  EPI_EPI_PORT_OPTION_CTRL_dummy_9_mask                                   (0x00000200)
#define  EPI_EPI_PORT_OPTION_CTRL_two_pixel_mode(data)                           (0x80000000&((data)<<31))
#define  EPI_EPI_PORT_OPTION_CTRL_ext_subpixel_mode(data)                        (0x40000000&((data)<<30))
#define  EPI_EPI_PORT_OPTION_CTRL_port_num(data)                                 (0x01F00000&((data)<<20))
#define  EPI_EPI_PORT_OPTION_CTRL_epi_enable(data)                               (0x00010000&((data)<<16))
#define  EPI_EPI_PORT_OPTION_CTRL_back_value(data)                               (0x0000C000&((data)<<14))
#define  EPI_EPI_PORT_OPTION_CTRL_front_value(data)                              (0x00003000&((data)<<12))
#define  EPI_EPI_PORT_OPTION_CTRL_dummy_9(data)                                  (0x00000200&((data)<<9))
#define  EPI_EPI_PORT_OPTION_CTRL_get_two_pixel_mode(data)                       ((0x80000000&(data))>>31)
#define  EPI_EPI_PORT_OPTION_CTRL_get_ext_subpixel_mode(data)                    ((0x40000000&(data))>>30)
#define  EPI_EPI_PORT_OPTION_CTRL_get_port_num(data)                             ((0x01F00000&(data))>>20)
#define  EPI_EPI_PORT_OPTION_CTRL_get_epi_enable(data)                           ((0x00010000&(data))>>16)
#define  EPI_EPI_PORT_OPTION_CTRL_get_back_value(data)                           ((0x0000C000&(data))>>14)
#define  EPI_EPI_PORT_OPTION_CTRL_get_front_value(data)                          ((0x00003000&(data))>>12)
#define  EPI_EPI_PORT_OPTION_CTRL_get_dummy_9(data)                              ((0x00000200&(data))>>9)

#define  EPI_EPI_CMPI_FRONT                                                      0x18026070
#define  EPI_EPI_CMPI_FRONT_reg_addr                                             "0xB8026070"
#define  EPI_EPI_CMPI_FRONT_reg                                                  0xB8026070
#define  EPI_EPI_CMPI_FRONT_inst_addr                                            "0x001C"
#define  set_EPI_EPI_CMPI_FRONT_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_CMPI_FRONT_reg)=data)
#define  get_EPI_EPI_CMPI_FRONT_reg                                              (*((volatile unsigned int*)EPI_EPI_CMPI_FRONT_reg))
#define  EPI_EPI_CMPI_FRONT_epi_dbg_en_shift                                     (31)
#define  EPI_EPI_CMPI_FRONT_epi_otpin_ver_sel_shift                              (28)
#define  EPI_EPI_CMPI_FRONT_dummy_24_20_shift                                    (20)
#define  EPI_EPI_CMPI_FRONT_epi_otpin_port_sel_shift                             (12)
#define  EPI_EPI_CMPI_FRONT_front_cmd_shift                                      (8)
#define  EPI_EPI_CMPI_FRONT_front_data_shift                                     (4)
#define  EPI_EPI_CMPI_FRONT_front_rlc_shift                                      (0)
#define  EPI_EPI_CMPI_FRONT_epi_dbg_en_mask                                      (0x80000000)
#define  EPI_EPI_CMPI_FRONT_epi_otpin_ver_sel_mask                               (0x10000000)
#define  EPI_EPI_CMPI_FRONT_dummy_24_20_mask                                     (0x01F00000)
#define  EPI_EPI_CMPI_FRONT_epi_otpin_port_sel_mask                              (0x0001F000)
#define  EPI_EPI_CMPI_FRONT_front_cmd_mask                                       (0x00000700)
#define  EPI_EPI_CMPI_FRONT_front_data_mask                                      (0x00000070)
#define  EPI_EPI_CMPI_FRONT_front_rlc_mask                                       (0x00000007)
#define  EPI_EPI_CMPI_FRONT_epi_dbg_en(data)                                     (0x80000000&((data)<<31))
#define  EPI_EPI_CMPI_FRONT_epi_otpin_ver_sel(data)                              (0x10000000&((data)<<28))
#define  EPI_EPI_CMPI_FRONT_dummy_24_20(data)                                    (0x01F00000&((data)<<20))
#define  EPI_EPI_CMPI_FRONT_epi_otpin_port_sel(data)                             (0x0001F000&((data)<<12))
#define  EPI_EPI_CMPI_FRONT_front_cmd(data)                                      (0x00000700&((data)<<8))
#define  EPI_EPI_CMPI_FRONT_front_data(data)                                     (0x00000070&((data)<<4))
#define  EPI_EPI_CMPI_FRONT_front_rlc(data)                                      (0x00000007&(data))
#define  EPI_EPI_CMPI_FRONT_get_epi_dbg_en(data)                                 ((0x80000000&(data))>>31)
#define  EPI_EPI_CMPI_FRONT_get_epi_otpin_ver_sel(data)                          ((0x10000000&(data))>>28)
#define  EPI_EPI_CMPI_FRONT_get_dummy_24_20(data)                                ((0x01F00000&(data))>>20)
#define  EPI_EPI_CMPI_FRONT_get_epi_otpin_port_sel(data)                         ((0x0001F000&(data))>>12)
#define  EPI_EPI_CMPI_FRONT_get_front_cmd(data)                                  ((0x00000700&(data))>>8)
#define  EPI_EPI_CMPI_FRONT_get_front_data(data)                                 ((0x00000070&(data))>>4)
#define  EPI_EPI_CMPI_FRONT_get_front_rlc(data)                                  (0x00000007&(data))

#define  EPI_EPI_DUMMY_EN_0                                                      0x18026074
#define  EPI_EPI_DUMMY_EN_0_reg_addr                                             "0xB8026074"
#define  EPI_EPI_DUMMY_EN_0_reg                                                  0xB8026074
#define  EPI_EPI_DUMMY_EN_0_inst_addr                                            "0x001D"
#define  set_EPI_EPI_DUMMY_EN_0_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_DUMMY_EN_0_reg)=data)
#define  get_EPI_EPI_DUMMY_EN_0_reg                                              (*((volatile unsigned int*)EPI_EPI_DUMMY_EN_0_reg))
#define  EPI_EPI_DUMMY_EN_0_front_dummy_num_shift                                (16)
#define  EPI_EPI_DUMMY_EN_0_back_dummy_num_shift                                 (0)
#define  EPI_EPI_DUMMY_EN_0_front_dummy_num_mask                                 (0x001F0000)
#define  EPI_EPI_DUMMY_EN_0_back_dummy_num_mask                                  (0x0000001F)
#define  EPI_EPI_DUMMY_EN_0_front_dummy_num(data)                                (0x001F0000&((data)<<16))
#define  EPI_EPI_DUMMY_EN_0_back_dummy_num(data)                                 (0x0000001F&(data))
#define  EPI_EPI_DUMMY_EN_0_get_front_dummy_num(data)                            ((0x001F0000&(data))>>16)
#define  EPI_EPI_DUMMY_EN_0_get_back_dummy_num(data)                             (0x0000001F&(data))

#define  EPI_EPI_DUMMY_SEL_0                                                     0x18026078
#define  EPI_EPI_DUMMY_SEL_0_reg_addr                                            "0xB8026078"
#define  EPI_EPI_DUMMY_SEL_0_reg                                                 0xB8026078
#define  EPI_EPI_DUMMY_SEL_0_inst_addr                                           "0x001E"
#define  set_EPI_EPI_DUMMY_SEL_0_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_DUMMY_SEL_0_reg)=data)
#define  get_EPI_EPI_DUMMY_SEL_0_reg                                             (*((volatile unsigned int*)EPI_EPI_DUMMY_SEL_0_reg))
#define  EPI_EPI_DUMMY_SEL_0_f15_dummy_color_sel_shift                           (30)
#define  EPI_EPI_DUMMY_SEL_0_f14_dummy_color_sel_shift                           (28)
#define  EPI_EPI_DUMMY_SEL_0_f13_dummy_color_sel_shift                           (26)
#define  EPI_EPI_DUMMY_SEL_0_f12_dummy_color_sel_shift                           (24)
#define  EPI_EPI_DUMMY_SEL_0_f11_dummy_color_sel_shift                           (22)
#define  EPI_EPI_DUMMY_SEL_0_f10_dummy_color_sel_shift                           (20)
#define  EPI_EPI_DUMMY_SEL_0_f9_dummy_color_sel_shift                            (18)
#define  EPI_EPI_DUMMY_SEL_0_f8_dummy_color_sel_shift                            (16)
#define  EPI_EPI_DUMMY_SEL_0_f7_dummy_color_sel_shift                            (14)
#define  EPI_EPI_DUMMY_SEL_0_f6_dummy_color_sel_shift                            (12)
#define  EPI_EPI_DUMMY_SEL_0_f5_dummy_color_sel_shift                            (10)
#define  EPI_EPI_DUMMY_SEL_0_f4_dummy_color_sel_shift                            (8)
#define  EPI_EPI_DUMMY_SEL_0_f3_dummy_color_sel_shift                            (6)
#define  EPI_EPI_DUMMY_SEL_0_f2_dummy_color_sel_shift                            (4)
#define  EPI_EPI_DUMMY_SEL_0_f1_dummy_color_sel_shift                            (2)
#define  EPI_EPI_DUMMY_SEL_0_f0_dummy_color_sel_shift                            (0)
#define  EPI_EPI_DUMMY_SEL_0_f15_dummy_color_sel_mask                            (0xC0000000)
#define  EPI_EPI_DUMMY_SEL_0_f14_dummy_color_sel_mask                            (0x30000000)
#define  EPI_EPI_DUMMY_SEL_0_f13_dummy_color_sel_mask                            (0x0C000000)
#define  EPI_EPI_DUMMY_SEL_0_f12_dummy_color_sel_mask                            (0x03000000)
#define  EPI_EPI_DUMMY_SEL_0_f11_dummy_color_sel_mask                            (0x00C00000)
#define  EPI_EPI_DUMMY_SEL_0_f10_dummy_color_sel_mask                            (0x00300000)
#define  EPI_EPI_DUMMY_SEL_0_f9_dummy_color_sel_mask                             (0x000C0000)
#define  EPI_EPI_DUMMY_SEL_0_f8_dummy_color_sel_mask                             (0x00030000)
#define  EPI_EPI_DUMMY_SEL_0_f7_dummy_color_sel_mask                             (0x0000C000)
#define  EPI_EPI_DUMMY_SEL_0_f6_dummy_color_sel_mask                             (0x00003000)
#define  EPI_EPI_DUMMY_SEL_0_f5_dummy_color_sel_mask                             (0x00000C00)
#define  EPI_EPI_DUMMY_SEL_0_f4_dummy_color_sel_mask                             (0x00000300)
#define  EPI_EPI_DUMMY_SEL_0_f3_dummy_color_sel_mask                             (0x000000C0)
#define  EPI_EPI_DUMMY_SEL_0_f2_dummy_color_sel_mask                             (0x00000030)
#define  EPI_EPI_DUMMY_SEL_0_f1_dummy_color_sel_mask                             (0x0000000C)
#define  EPI_EPI_DUMMY_SEL_0_f0_dummy_color_sel_mask                             (0x00000003)
#define  EPI_EPI_DUMMY_SEL_0_f15_dummy_color_sel(data)                           (0xC0000000&((data)<<30))
#define  EPI_EPI_DUMMY_SEL_0_f14_dummy_color_sel(data)                           (0x30000000&((data)<<28))
#define  EPI_EPI_DUMMY_SEL_0_f13_dummy_color_sel(data)                           (0x0C000000&((data)<<26))
#define  EPI_EPI_DUMMY_SEL_0_f12_dummy_color_sel(data)                           (0x03000000&((data)<<24))
#define  EPI_EPI_DUMMY_SEL_0_f11_dummy_color_sel(data)                           (0x00C00000&((data)<<22))
#define  EPI_EPI_DUMMY_SEL_0_f10_dummy_color_sel(data)                           (0x00300000&((data)<<20))
#define  EPI_EPI_DUMMY_SEL_0_f9_dummy_color_sel(data)                            (0x000C0000&((data)<<18))
#define  EPI_EPI_DUMMY_SEL_0_f8_dummy_color_sel(data)                            (0x00030000&((data)<<16))
#define  EPI_EPI_DUMMY_SEL_0_f7_dummy_color_sel(data)                            (0x0000C000&((data)<<14))
#define  EPI_EPI_DUMMY_SEL_0_f6_dummy_color_sel(data)                            (0x00003000&((data)<<12))
#define  EPI_EPI_DUMMY_SEL_0_f5_dummy_color_sel(data)                            (0x00000C00&((data)<<10))
#define  EPI_EPI_DUMMY_SEL_0_f4_dummy_color_sel(data)                            (0x00000300&((data)<<8))
#define  EPI_EPI_DUMMY_SEL_0_f3_dummy_color_sel(data)                            (0x000000C0&((data)<<6))
#define  EPI_EPI_DUMMY_SEL_0_f2_dummy_color_sel(data)                            (0x00000030&((data)<<4))
#define  EPI_EPI_DUMMY_SEL_0_f1_dummy_color_sel(data)                            (0x0000000C&((data)<<2))
#define  EPI_EPI_DUMMY_SEL_0_f0_dummy_color_sel(data)                            (0x00000003&(data))
#define  EPI_EPI_DUMMY_SEL_0_get_f15_dummy_color_sel(data)                       ((0xC0000000&(data))>>30)
#define  EPI_EPI_DUMMY_SEL_0_get_f14_dummy_color_sel(data)                       ((0x30000000&(data))>>28)
#define  EPI_EPI_DUMMY_SEL_0_get_f13_dummy_color_sel(data)                       ((0x0C000000&(data))>>26)
#define  EPI_EPI_DUMMY_SEL_0_get_f12_dummy_color_sel(data)                       ((0x03000000&(data))>>24)
#define  EPI_EPI_DUMMY_SEL_0_get_f11_dummy_color_sel(data)                       ((0x00C00000&(data))>>22)
#define  EPI_EPI_DUMMY_SEL_0_get_f10_dummy_color_sel(data)                       ((0x00300000&(data))>>20)
#define  EPI_EPI_DUMMY_SEL_0_get_f9_dummy_color_sel(data)                        ((0x000C0000&(data))>>18)
#define  EPI_EPI_DUMMY_SEL_0_get_f8_dummy_color_sel(data)                        ((0x00030000&(data))>>16)
#define  EPI_EPI_DUMMY_SEL_0_get_f7_dummy_color_sel(data)                        ((0x0000C000&(data))>>14)
#define  EPI_EPI_DUMMY_SEL_0_get_f6_dummy_color_sel(data)                        ((0x00003000&(data))>>12)
#define  EPI_EPI_DUMMY_SEL_0_get_f5_dummy_color_sel(data)                        ((0x00000C00&(data))>>10)
#define  EPI_EPI_DUMMY_SEL_0_get_f4_dummy_color_sel(data)                        ((0x00000300&(data))>>8)
#define  EPI_EPI_DUMMY_SEL_0_get_f3_dummy_color_sel(data)                        ((0x000000C0&(data))>>6)
#define  EPI_EPI_DUMMY_SEL_0_get_f2_dummy_color_sel(data)                        ((0x00000030&(data))>>4)
#define  EPI_EPI_DUMMY_SEL_0_get_f1_dummy_color_sel(data)                        ((0x0000000C&(data))>>2)
#define  EPI_EPI_DUMMY_SEL_0_get_f0_dummy_color_sel(data)                        (0x00000003&(data))

#define  EPI_EPI_DUMMY_SEL_1                                                     0x1802607C
#define  EPI_EPI_DUMMY_SEL_1_reg_addr                                            "0xB802607C"
#define  EPI_EPI_DUMMY_SEL_1_reg                                                 0xB802607C
#define  EPI_EPI_DUMMY_SEL_1_inst_addr                                           "0x001F"
#define  set_EPI_EPI_DUMMY_SEL_1_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_DUMMY_SEL_1_reg)=data)
#define  get_EPI_EPI_DUMMY_SEL_1_reg                                             (*((volatile unsigned int*)EPI_EPI_DUMMY_SEL_1_reg))
#define  EPI_EPI_DUMMY_SEL_1_b0_dummy_color_sel_shift                            (30)
#define  EPI_EPI_DUMMY_SEL_1_b1_dummy_color_sel_shift                            (28)
#define  EPI_EPI_DUMMY_SEL_1_b2_dummy_color_sel_shift                            (26)
#define  EPI_EPI_DUMMY_SEL_1_b3_dummy_color_sel_shift                            (24)
#define  EPI_EPI_DUMMY_SEL_1_b4_dummy_color_sel_shift                            (22)
#define  EPI_EPI_DUMMY_SEL_1_b5_dummy_color_sel_shift                            (20)
#define  EPI_EPI_DUMMY_SEL_1_b6_dummy_color_sel_shift                            (18)
#define  EPI_EPI_DUMMY_SEL_1_b7_dummy_color_sel_shift                            (16)
#define  EPI_EPI_DUMMY_SEL_1_b8_dummy_color_sel_shift                            (14)
#define  EPI_EPI_DUMMY_SEL_1_b9_dummy_color_sel_shift                            (12)
#define  EPI_EPI_DUMMY_SEL_1_b10_dummy_color_sel_shift                           (10)
#define  EPI_EPI_DUMMY_SEL_1_b11_dummy_color_sel_shift                           (8)
#define  EPI_EPI_DUMMY_SEL_1_b12_dummy_color_sel_shift                           (6)
#define  EPI_EPI_DUMMY_SEL_1_b13_dummy_color_sel_shift                           (4)
#define  EPI_EPI_DUMMY_SEL_1_b14_dummy_color_sel_shift                           (2)
#define  EPI_EPI_DUMMY_SEL_1_b15_dummy_color_sel_shift                           (0)
#define  EPI_EPI_DUMMY_SEL_1_b0_dummy_color_sel_mask                             (0xC0000000)
#define  EPI_EPI_DUMMY_SEL_1_b1_dummy_color_sel_mask                             (0x30000000)
#define  EPI_EPI_DUMMY_SEL_1_b2_dummy_color_sel_mask                             (0x0C000000)
#define  EPI_EPI_DUMMY_SEL_1_b3_dummy_color_sel_mask                             (0x03000000)
#define  EPI_EPI_DUMMY_SEL_1_b4_dummy_color_sel_mask                             (0x00C00000)
#define  EPI_EPI_DUMMY_SEL_1_b5_dummy_color_sel_mask                             (0x00300000)
#define  EPI_EPI_DUMMY_SEL_1_b6_dummy_color_sel_mask                             (0x000C0000)
#define  EPI_EPI_DUMMY_SEL_1_b7_dummy_color_sel_mask                             (0x00030000)
#define  EPI_EPI_DUMMY_SEL_1_b8_dummy_color_sel_mask                             (0x0000C000)
#define  EPI_EPI_DUMMY_SEL_1_b9_dummy_color_sel_mask                             (0x00003000)
#define  EPI_EPI_DUMMY_SEL_1_b10_dummy_color_sel_mask                            (0x00000C00)
#define  EPI_EPI_DUMMY_SEL_1_b11_dummy_color_sel_mask                            (0x00000300)
#define  EPI_EPI_DUMMY_SEL_1_b12_dummy_color_sel_mask                            (0x000000C0)
#define  EPI_EPI_DUMMY_SEL_1_b13_dummy_color_sel_mask                            (0x00000030)
#define  EPI_EPI_DUMMY_SEL_1_b14_dummy_color_sel_mask                            (0x0000000C)
#define  EPI_EPI_DUMMY_SEL_1_b15_dummy_color_sel_mask                            (0x00000003)
#define  EPI_EPI_DUMMY_SEL_1_b0_dummy_color_sel(data)                            (0xC0000000&((data)<<30))
#define  EPI_EPI_DUMMY_SEL_1_b1_dummy_color_sel(data)                            (0x30000000&((data)<<28))
#define  EPI_EPI_DUMMY_SEL_1_b2_dummy_color_sel(data)                            (0x0C000000&((data)<<26))
#define  EPI_EPI_DUMMY_SEL_1_b3_dummy_color_sel(data)                            (0x03000000&((data)<<24))
#define  EPI_EPI_DUMMY_SEL_1_b4_dummy_color_sel(data)                            (0x00C00000&((data)<<22))
#define  EPI_EPI_DUMMY_SEL_1_b5_dummy_color_sel(data)                            (0x00300000&((data)<<20))
#define  EPI_EPI_DUMMY_SEL_1_b6_dummy_color_sel(data)                            (0x000C0000&((data)<<18))
#define  EPI_EPI_DUMMY_SEL_1_b7_dummy_color_sel(data)                            (0x00030000&((data)<<16))
#define  EPI_EPI_DUMMY_SEL_1_b8_dummy_color_sel(data)                            (0x0000C000&((data)<<14))
#define  EPI_EPI_DUMMY_SEL_1_b9_dummy_color_sel(data)                            (0x00003000&((data)<<12))
#define  EPI_EPI_DUMMY_SEL_1_b10_dummy_color_sel(data)                           (0x00000C00&((data)<<10))
#define  EPI_EPI_DUMMY_SEL_1_b11_dummy_color_sel(data)                           (0x00000300&((data)<<8))
#define  EPI_EPI_DUMMY_SEL_1_b12_dummy_color_sel(data)                           (0x000000C0&((data)<<6))
#define  EPI_EPI_DUMMY_SEL_1_b13_dummy_color_sel(data)                           (0x00000030&((data)<<4))
#define  EPI_EPI_DUMMY_SEL_1_b14_dummy_color_sel(data)                           (0x0000000C&((data)<<2))
#define  EPI_EPI_DUMMY_SEL_1_b15_dummy_color_sel(data)                           (0x00000003&(data))
#define  EPI_EPI_DUMMY_SEL_1_get_b0_dummy_color_sel(data)                        ((0xC0000000&(data))>>30)
#define  EPI_EPI_DUMMY_SEL_1_get_b1_dummy_color_sel(data)                        ((0x30000000&(data))>>28)
#define  EPI_EPI_DUMMY_SEL_1_get_b2_dummy_color_sel(data)                        ((0x0C000000&(data))>>26)
#define  EPI_EPI_DUMMY_SEL_1_get_b3_dummy_color_sel(data)                        ((0x03000000&(data))>>24)
#define  EPI_EPI_DUMMY_SEL_1_get_b4_dummy_color_sel(data)                        ((0x00C00000&(data))>>22)
#define  EPI_EPI_DUMMY_SEL_1_get_b5_dummy_color_sel(data)                        ((0x00300000&(data))>>20)
#define  EPI_EPI_DUMMY_SEL_1_get_b6_dummy_color_sel(data)                        ((0x000C0000&(data))>>18)
#define  EPI_EPI_DUMMY_SEL_1_get_b7_dummy_color_sel(data)                        ((0x00030000&(data))>>16)
#define  EPI_EPI_DUMMY_SEL_1_get_b8_dummy_color_sel(data)                        ((0x0000C000&(data))>>14)
#define  EPI_EPI_DUMMY_SEL_1_get_b9_dummy_color_sel(data)                        ((0x00003000&(data))>>12)
#define  EPI_EPI_DUMMY_SEL_1_get_b10_dummy_color_sel(data)                       ((0x00000C00&(data))>>10)
#define  EPI_EPI_DUMMY_SEL_1_get_b11_dummy_color_sel(data)                       ((0x00000300&(data))>>8)
#define  EPI_EPI_DUMMY_SEL_1_get_b12_dummy_color_sel(data)                       ((0x000000C0&(data))>>6)
#define  EPI_EPI_DUMMY_SEL_1_get_b13_dummy_color_sel(data)                       ((0x00000030&(data))>>4)
#define  EPI_EPI_DUMMY_SEL_1_get_b14_dummy_color_sel(data)                       ((0x0000000C&(data))>>2)
#define  EPI_EPI_DUMMY_SEL_1_get_b15_dummy_color_sel(data)                       (0x00000003&(data))

#define  EPI_EPI_DUMMY_COLOR_0                                                   0x18026080
#define  EPI_EPI_DUMMY_COLOR_0_reg_addr                                          "0xB8026080"
#define  EPI_EPI_DUMMY_COLOR_0_reg                                               0xB8026080
#define  EPI_EPI_DUMMY_COLOR_0_inst_addr                                         "0x0020"
#define  set_EPI_EPI_DUMMY_COLOR_0_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_DUMMY_COLOR_0_reg)=data)
#define  get_EPI_EPI_DUMMY_COLOR_0_reg                                           (*((volatile unsigned int*)EPI_EPI_DUMMY_COLOR_0_reg))
#define  EPI_EPI_DUMMY_COLOR_0_dummy_color_0_shift                               (0)
#define  EPI_EPI_DUMMY_COLOR_0_dummy_color_0_mask                                (0x3FFFFFFF)
#define  EPI_EPI_DUMMY_COLOR_0_dummy_color_0(data)                               (0x3FFFFFFF&(data))
#define  EPI_EPI_DUMMY_COLOR_0_get_dummy_color_0(data)                           (0x3FFFFFFF&(data))

#define  EPI_EPI_DUMMY_COLOR_1                                                   0x18026084
#define  EPI_EPI_DUMMY_COLOR_1_reg_addr                                          "0xB8026084"
#define  EPI_EPI_DUMMY_COLOR_1_reg                                               0xB8026084
#define  EPI_EPI_DUMMY_COLOR_1_inst_addr                                         "0x0021"
#define  set_EPI_EPI_DUMMY_COLOR_1_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_DUMMY_COLOR_1_reg)=data)
#define  get_EPI_EPI_DUMMY_COLOR_1_reg                                           (*((volatile unsigned int*)EPI_EPI_DUMMY_COLOR_1_reg))
#define  EPI_EPI_DUMMY_COLOR_1_dummy_color_1_shift                               (0)
#define  EPI_EPI_DUMMY_COLOR_1_dummy_color_1_mask                                (0x3FFFFFFF)
#define  EPI_EPI_DUMMY_COLOR_1_dummy_color_1(data)                               (0x3FFFFFFF&(data))
#define  EPI_EPI_DUMMY_COLOR_1_get_dummy_color_1(data)                           (0x3FFFFFFF&(data))

#define  EPI_EPI_DUMMY_COLOR_2                                                   0x18026088
#define  EPI_EPI_DUMMY_COLOR_2_reg_addr                                          "0xB8026088"
#define  EPI_EPI_DUMMY_COLOR_2_reg                                               0xB8026088
#define  EPI_EPI_DUMMY_COLOR_2_inst_addr                                         "0x0022"
#define  set_EPI_EPI_DUMMY_COLOR_2_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_DUMMY_COLOR_2_reg)=data)
#define  get_EPI_EPI_DUMMY_COLOR_2_reg                                           (*((volatile unsigned int*)EPI_EPI_DUMMY_COLOR_2_reg))
#define  EPI_EPI_DUMMY_COLOR_2_dummy_color_2_shift                               (0)
#define  EPI_EPI_DUMMY_COLOR_2_dummy_color_2_mask                                (0x3FFFFFFF)
#define  EPI_EPI_DUMMY_COLOR_2_dummy_color_2(data)                               (0x3FFFFFFF&(data))
#define  EPI_EPI_DUMMY_COLOR_2_get_dummy_color_2(data)                           (0x3FFFFFFF&(data))

#define  EPI_EPI_DUMMY_COLOR_3                                                   0x1802608C
#define  EPI_EPI_DUMMY_COLOR_3_reg_addr                                          "0xB802608C"
#define  EPI_EPI_DUMMY_COLOR_3_reg                                               0xB802608C
#define  EPI_EPI_DUMMY_COLOR_3_inst_addr                                         "0x0023"
#define  set_EPI_EPI_DUMMY_COLOR_3_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_DUMMY_COLOR_3_reg)=data)
#define  get_EPI_EPI_DUMMY_COLOR_3_reg                                           (*((volatile unsigned int*)EPI_EPI_DUMMY_COLOR_3_reg))
#define  EPI_EPI_DUMMY_COLOR_3_dummy_color_3_shift                               (0)
#define  EPI_EPI_DUMMY_COLOR_3_dummy_color_3_mask                                (0x3FFFFFFF)
#define  EPI_EPI_DUMMY_COLOR_3_dummy_color_3(data)                               (0x3FFFFFFF&(data))
#define  EPI_EPI_DUMMY_COLOR_3_get_dummy_color_3(data)                           (0x3FFFFFFF&(data))

#define  EPI_EPI_CRC_CTRL_0                                                      0x18026090
#define  EPI_EPI_CRC_CTRL_0_reg_addr                                             "0xB8026090"
#define  EPI_EPI_CRC_CTRL_0_reg                                                  0xB8026090
#define  EPI_EPI_CRC_CTRL_0_inst_addr                                            "0x0024"
#define  set_EPI_EPI_CRC_CTRL_0_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_CRC_CTRL_0_reg)=data)
#define  get_EPI_EPI_CRC_CTRL_0_reg                                              (*((volatile unsigned int*)EPI_EPI_CRC_CTRL_0_reg))
#define  EPI_EPI_CRC_CTRL_0_crc_mismatch_count_shift                             (16)
#define  EPI_EPI_CRC_CTRL_0_dummy_15_9_shift                                     (9)
#define  EPI_EPI_CRC_CTRL_0_crc_port_sel_shift                                   (4)
#define  EPI_EPI_CRC_CTRL_0_dummy_3_shift                                        (3)
#define  EPI_EPI_CRC_CTRL_0_crc_mismatch_clear_shift                             (2)
#define  EPI_EPI_CRC_CTRL_0_crc_conti_shift                                      (1)
#define  EPI_EPI_CRC_CTRL_0_crc_start_shift                                      (0)
#define  EPI_EPI_CRC_CTRL_0_crc_mismatch_count_mask                              (0xFFFF0000)
#define  EPI_EPI_CRC_CTRL_0_dummy_15_9_mask                                      (0x0000FE00)
#define  EPI_EPI_CRC_CTRL_0_crc_port_sel_mask                                    (0x000001F0)
#define  EPI_EPI_CRC_CTRL_0_dummy_3_mask                                         (0x00000008)
#define  EPI_EPI_CRC_CTRL_0_crc_mismatch_clear_mask                              (0x00000004)
#define  EPI_EPI_CRC_CTRL_0_crc_conti_mask                                       (0x00000002)
#define  EPI_EPI_CRC_CTRL_0_crc_start_mask                                       (0x00000001)
#define  EPI_EPI_CRC_CTRL_0_crc_mismatch_count(data)                             (0xFFFF0000&((data)<<16))
#define  EPI_EPI_CRC_CTRL_0_dummy_15_9(data)                                     (0x0000FE00&((data)<<9))
#define  EPI_EPI_CRC_CTRL_0_crc_port_sel(data)                                   (0x000001F0&((data)<<4))
#define  EPI_EPI_CRC_CTRL_0_dummy_3(data)                                        (0x00000008&((data)<<3))
#define  EPI_EPI_CRC_CTRL_0_crc_mismatch_clear(data)                             (0x00000004&((data)<<2))
#define  EPI_EPI_CRC_CTRL_0_crc_conti(data)                                      (0x00000002&((data)<<1))
#define  EPI_EPI_CRC_CTRL_0_crc_start(data)                                      (0x00000001&(data))
#define  EPI_EPI_CRC_CTRL_0_get_crc_mismatch_count(data)                         ((0xFFFF0000&(data))>>16)
#define  EPI_EPI_CRC_CTRL_0_get_dummy_15_9(data)                                 ((0x0000FE00&(data))>>9)
#define  EPI_EPI_CRC_CTRL_0_get_crc_port_sel(data)                               ((0x000001F0&(data))>>4)
#define  EPI_EPI_CRC_CTRL_0_get_dummy_3(data)                                    ((0x00000008&(data))>>3)
#define  EPI_EPI_CRC_CTRL_0_get_crc_mismatch_clear(data)                         ((0x00000004&(data))>>2)
#define  EPI_EPI_CRC_CTRL_0_get_crc_conti(data)                                  ((0x00000002&(data))>>1)
#define  EPI_EPI_CRC_CTRL_0_get_crc_start(data)                                  (0x00000001&(data))

#define  EPI_EPI_CRC_CTRL_1                                                      0x18026094
#define  EPI_EPI_CRC_CTRL_1_reg_addr                                             "0xB8026094"
#define  EPI_EPI_CRC_CTRL_1_reg                                                  0xB8026094
#define  EPI_EPI_CRC_CTRL_1_inst_addr                                            "0x0025"
#define  set_EPI_EPI_CRC_CTRL_1_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_CRC_CTRL_1_reg)=data)
#define  get_EPI_EPI_CRC_CTRL_1_reg                                              (*((volatile unsigned int*)EPI_EPI_CRC_CTRL_1_reg))
#define  EPI_EPI_CRC_CTRL_1_crc_result_shift                                     (0)
#define  EPI_EPI_CRC_CTRL_1_crc_result_mask                                      (0xFFFFFFFF)
#define  EPI_EPI_CRC_CTRL_1_crc_result(data)                                     (0xFFFFFFFF&(data))
#define  EPI_EPI_CRC_CTRL_1_get_crc_result(data)                                 (0xFFFFFFFF&(data))

#define  EPI_EPI_CRC_CTRL_2                                                      0x18026098
#define  EPI_EPI_CRC_CTRL_2_reg_addr                                             "0xB8026098"
#define  EPI_EPI_CRC_CTRL_2_reg                                                  0xB8026098
#define  EPI_EPI_CRC_CTRL_2_inst_addr                                            "0x0026"
#define  set_EPI_EPI_CRC_CTRL_2_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_CRC_CTRL_2_reg)=data)
#define  get_EPI_EPI_CRC_CTRL_2_reg                                              (*((volatile unsigned int*)EPI_EPI_CRC_CTRL_2_reg))
#define  EPI_EPI_CRC_CTRL_2_crc_golden_shift                                     (0)
#define  EPI_EPI_CRC_CTRL_2_crc_golden_mask                                      (0xFFFFFFFF)
#define  EPI_EPI_CRC_CTRL_2_crc_golden(data)                                     (0xFFFFFFFF&(data))
#define  EPI_EPI_CRC_CTRL_2_get_crc_golden(data)                                 (0xFFFFFFFF&(data))

#define  EPI_EPI_DATA_SRC                                                        0x1802609C
#define  EPI_EPI_DATA_SRC_reg_addr                                               "0xB802609C"
#define  EPI_EPI_DATA_SRC_reg                                                    0xB802609C
#define  EPI_EPI_DATA_SRC_inst_addr                                              "0x0027"
#define  set_EPI_EPI_DATA_SRC_reg(data)                                          (*((volatile unsigned int*)EPI_EPI_DATA_SRC_reg)=data)
#define  get_EPI_EPI_DATA_SRC_reg                                                (*((volatile unsigned int*)EPI_EPI_DATA_SRC_reg))
#define  EPI_EPI_DATA_SRC_epi_src_sel_shift                                      (30)
#define  EPI_EPI_DATA_SRC_epi_src_data_shift                                     (0)
#define  EPI_EPI_DATA_SRC_epi_src_sel_mask                                       (0x40000000)
#define  EPI_EPI_DATA_SRC_epi_src_data_mask                                      (0x3FFFFFFF)
#define  EPI_EPI_DATA_SRC_epi_src_sel(data)                                      (0x40000000&((data)<<30))
#define  EPI_EPI_DATA_SRC_epi_src_data(data)                                     (0x3FFFFFFF&(data))
#define  EPI_EPI_DATA_SRC_get_epi_src_sel(data)                                  ((0x40000000&(data))>>30)
#define  EPI_EPI_DATA_SRC_get_epi_src_data(data)                                 (0x3FFFFFFF&(data))

#define  EPI_EPI_PACKET_CTR1_INV_DBUF                                            0x180260A0
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_reg_addr                                   "0xB80260A0"
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_reg                                        0xB80260A0
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inst_addr                                  "0x0028"
#define  set_EPI_EPI_PACKET_CTR1_INV_DBUF_reg(data)                              (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_DBUF_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_INV_DBUF_reg                                    (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_DBUF_reg))
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inv_dbuf_en_shift                          (2)
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inv_dbuf_apply_shift                       (1)
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inv_dbuf_read_sel_shift                    (0)
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inv_dbuf_en_mask                           (0x00000004)
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inv_dbuf_apply_mask                        (0x00000002)
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inv_dbuf_read_sel_mask                     (0x00000001)
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inv_dbuf_en(data)                          (0x00000004&((data)<<2))
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inv_dbuf_apply(data)                       (0x00000002&((data)<<1))
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_inv_dbuf_read_sel(data)                    (0x00000001&(data))
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_get_inv_dbuf_en(data)                      ((0x00000004&(data))>>2)
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_get_inv_dbuf_apply(data)                   ((0x00000002&(data))>>1)
#define  EPI_EPI_PACKET_CTR1_INV_DBUF_get_inv_dbuf_read_sel(data)                (0x00000001&(data))

#define  EPI_EPI_PACKET_CTR1_INV                                                 0x180260A4
#define  EPI_EPI_PACKET_CTR1_INV_reg_addr                                        "0xB80260A4"
#define  EPI_EPI_PACKET_CTR1_INV_reg                                             0xB80260A4
#define  EPI_EPI_PACKET_CTR1_INV_inst_addr                                       "0x0029"
#define  set_EPI_EPI_PACKET_CTR1_INV_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_INV_reg                                         (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_reg))
#define  EPI_EPI_PACKET_CTR1_INV_inv_table_line_cycle_shift                      (4)
#define  EPI_EPI_PACKET_CTR1_INV_inv_table_line_cycle_mask                       (0x000001F0)
#define  EPI_EPI_PACKET_CTR1_INV_inv_table_line_cycle(data)                      (0x000001F0&((data)<<4))
#define  EPI_EPI_PACKET_CTR1_INV_get_inv_table_line_cycle(data)                  ((0x000001F0&(data))>>4)

#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1                                         0x180260A8
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_reg_addr                                "0xB80260A8"
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_reg                                     0xB80260A8
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inst_addr                               "0x002A"
#define  set_EPI_EPI_PACKET_CTR1_INV_TABLE_1_reg(data)                           (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_TABLE_1_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_INV_TABLE_1_reg                                 (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_TABLE_1_reg))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_1_shift                        (28)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_2_shift                        (24)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_3_shift                        (20)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_4_shift                        (16)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_5_shift                        (12)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_6_shift                        (8)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_7_shift                        (4)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_8_shift                        (0)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_1_mask                         (0xF0000000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_2_mask                         (0x0F000000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_3_mask                         (0x00F00000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_4_mask                         (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_5_mask                         (0x0000F000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_6_mask                         (0x00000F00)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_7_mask                         (0x000000F0)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_8_mask                         (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_1(data)                        (0xF0000000&((data)<<28))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_2(data)                        (0x0F000000&((data)<<24))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_3(data)                        (0x00F00000&((data)<<20))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_4(data)                        (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_5(data)                        (0x0000F000&((data)<<12))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_6(data)                        (0x00000F00&((data)<<8))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_7(data)                        (0x000000F0&((data)<<4))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_inv_line_8(data)                        (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_get_inv_line_1(data)                    ((0xF0000000&(data))>>28)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_get_inv_line_2(data)                    ((0x0F000000&(data))>>24)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_get_inv_line_3(data)                    ((0x00F00000&(data))>>20)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_get_inv_line_4(data)                    ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_get_inv_line_5(data)                    ((0x0000F000&(data))>>12)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_get_inv_line_6(data)                    ((0x00000F00&(data))>>8)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_get_inv_line_7(data)                    ((0x000000F0&(data))>>4)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_1_get_inv_line_8(data)                    (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2                                         0x180260AC
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_reg_addr                                "0xB80260AC"
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_reg                                     0xB80260AC
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inst_addr                               "0x002B"
#define  set_EPI_EPI_PACKET_CTR1_INV_TABLE_2_reg(data)                           (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_TABLE_2_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_INV_TABLE_2_reg                                 (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_TABLE_2_reg))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_9_shift                        (28)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_10_shift                       (24)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_11_shift                       (20)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_12_shift                       (16)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_13_shift                       (12)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_14_shift                       (8)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_15_shift                       (4)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_16_shift                       (0)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_9_mask                         (0xF0000000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_10_mask                        (0x0F000000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_11_mask                        (0x00F00000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_12_mask                        (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_13_mask                        (0x0000F000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_14_mask                        (0x00000F00)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_15_mask                        (0x000000F0)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_16_mask                        (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_9(data)                        (0xF0000000&((data)<<28))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_10(data)                       (0x0F000000&((data)<<24))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_11(data)                       (0x00F00000&((data)<<20))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_12(data)                       (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_13(data)                       (0x0000F000&((data)<<12))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_14(data)                       (0x00000F00&((data)<<8))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_15(data)                       (0x000000F0&((data)<<4))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_inv_line_16(data)                       (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_get_inv_line_9(data)                    ((0xF0000000&(data))>>28)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_get_inv_line_10(data)                   ((0x0F000000&(data))>>24)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_get_inv_line_11(data)                   ((0x00F00000&(data))>>20)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_get_inv_line_12(data)                   ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_get_inv_line_13(data)                   ((0x0000F000&(data))>>12)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_get_inv_line_14(data)                   ((0x00000F00&(data))>>8)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_get_inv_line_15(data)                   ((0x000000F0&(data))>>4)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_2_get_inv_line_16(data)                   (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3                                         0x180260B0
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_reg_addr                                "0xB80260B0"
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_reg                                     0xB80260B0
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inst_addr                               "0x002C"
#define  set_EPI_EPI_PACKET_CTR1_INV_TABLE_3_reg(data)                           (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_TABLE_3_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_INV_TABLE_3_reg                                 (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_TABLE_3_reg))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_17_shift                       (28)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_18_shift                       (24)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_19_shift                       (20)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_20_shift                       (16)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_21_shift                       (12)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_22_shift                       (8)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_23_shift                       (4)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_24_shift                       (0)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_17_mask                        (0xF0000000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_18_mask                        (0x0F000000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_19_mask                        (0x00F00000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_20_mask                        (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_21_mask                        (0x0000F000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_22_mask                        (0x00000F00)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_23_mask                        (0x000000F0)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_24_mask                        (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_17(data)                       (0xF0000000&((data)<<28))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_18(data)                       (0x0F000000&((data)<<24))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_19(data)                       (0x00F00000&((data)<<20))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_20(data)                       (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_21(data)                       (0x0000F000&((data)<<12))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_22(data)                       (0x00000F00&((data)<<8))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_23(data)                       (0x000000F0&((data)<<4))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_inv_line_24(data)                       (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_get_inv_line_17(data)                   ((0xF0000000&(data))>>28)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_get_inv_line_18(data)                   ((0x0F000000&(data))>>24)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_get_inv_line_19(data)                   ((0x00F00000&(data))>>20)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_get_inv_line_20(data)                   ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_get_inv_line_21(data)                   ((0x0000F000&(data))>>12)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_get_inv_line_22(data)                   ((0x00000F00&(data))>>8)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_get_inv_line_23(data)                   ((0x000000F0&(data))>>4)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_3_get_inv_line_24(data)                   (0x0000000F&(data))

#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4                                         0x180260B4
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_reg_addr                                "0xB80260B4"
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_reg                                     0xB80260B4
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inst_addr                               "0x002D"
#define  set_EPI_EPI_PACKET_CTR1_INV_TABLE_4_reg(data)                           (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_TABLE_4_reg)=data)
#define  get_EPI_EPI_PACKET_CTR1_INV_TABLE_4_reg                                 (*((volatile unsigned int*)EPI_EPI_PACKET_CTR1_INV_TABLE_4_reg))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_25_shift                       (28)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_26_shift                       (24)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_27_shift                       (20)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_28_shift                       (16)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_29_shift                       (12)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_30_shift                       (8)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_31_shift                       (4)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_32_shift                       (0)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_25_mask                        (0xF0000000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_26_mask                        (0x0F000000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_27_mask                        (0x00F00000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_28_mask                        (0x000F0000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_29_mask                        (0x0000F000)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_30_mask                        (0x00000F00)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_31_mask                        (0x000000F0)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_32_mask                        (0x0000000F)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_25(data)                       (0xF0000000&((data)<<28))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_26(data)                       (0x0F000000&((data)<<24))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_27(data)                       (0x00F00000&((data)<<20))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_28(data)                       (0x000F0000&((data)<<16))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_29(data)                       (0x0000F000&((data)<<12))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_30(data)                       (0x00000F00&((data)<<8))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_31(data)                       (0x000000F0&((data)<<4))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_inv_line_32(data)                       (0x0000000F&(data))
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_get_inv_line_25(data)                   ((0xF0000000&(data))>>28)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_get_inv_line_26(data)                   ((0x0F000000&(data))>>24)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_get_inv_line_27(data)                   ((0x00F00000&(data))>>20)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_get_inv_line_28(data)                   ((0x000F0000&(data))>>16)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_get_inv_line_29(data)                   ((0x0000F000&(data))>>12)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_get_inv_line_30(data)                   ((0x00000F00&(data))>>8)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_get_inv_line_31(data)                   ((0x000000F0&(data))>>4)
#define  EPI_EPI_PACKET_CTR1_INV_TABLE_4_get_inv_line_32(data)                   (0x0000000F&(data))

#define  EPI_EPI_CMPI_RLC                                                        0x18026110
#define  EPI_EPI_CMPI_RLC_reg_addr                                               "0xB8026110"
#define  EPI_EPI_CMPI_RLC_reg                                                    0xB8026110
#define  EPI_EPI_CMPI_RLC_inst_addr                                              "0x002E"
#define  set_EPI_EPI_CMPI_RLC_reg(data)                                          (*((volatile unsigned int*)EPI_EPI_CMPI_RLC_reg)=data)
#define  get_EPI_EPI_CMPI_RLC_reg                                                (*((volatile unsigned int*)EPI_EPI_CMPI_RLC_reg))
#define  EPI_EPI_CMPI_RLC_rlc_en_shift                                           (0)
#define  EPI_EPI_CMPI_RLC_rlc_en_mask                                            (0x00000001)
#define  EPI_EPI_CMPI_RLC_rlc_en(data)                                           (0x00000001&(data))
#define  EPI_EPI_CMPI_RLC_get_rlc_en(data)                                       (0x00000001&(data))

#define  EPI_EPI_SCR_TCON_RST                                                    0x1802617C
#define  EPI_EPI_SCR_TCON_RST_reg_addr                                           "0xB802617C"
#define  EPI_EPI_SCR_TCON_RST_reg                                                0xB802617C
#define  EPI_EPI_SCR_TCON_RST_inst_addr                                          "0x002F"
#define  set_EPI_EPI_SCR_TCON_RST_reg(data)                                      (*((volatile unsigned int*)EPI_EPI_SCR_TCON_RST_reg)=data)
#define  get_EPI_EPI_SCR_TCON_RST_reg                                            (*((volatile unsigned int*)EPI_EPI_SCR_TCON_RST_reg))
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_source2_shift                             (11)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_enb_en_shift                              (10)
#define  EPI_EPI_SCR_TCON_RST_scr_out_swap_shift                                 (9)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_rst_sel_shift                             (8)
#define  EPI_EPI_SCR_TCON_RST_scr_every_line_rst_shift                           (7)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_rst_en_shift                              (6)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_source_shift                              (0)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_source2_mask                              (0x0000F800)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_enb_en_mask                               (0x00000400)
#define  EPI_EPI_SCR_TCON_RST_scr_out_swap_mask                                  (0x00000200)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_rst_sel_mask                              (0x00000100)
#define  EPI_EPI_SCR_TCON_RST_scr_every_line_rst_mask                            (0x00000080)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_rst_en_mask                               (0x00000040)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_source_mask                               (0x0000003F)
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_source2(data)                             (0x0000F800&((data)<<11))
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_enb_en(data)                              (0x00000400&((data)<<10))
#define  EPI_EPI_SCR_TCON_RST_scr_out_swap(data)                                 (0x00000200&((data)<<9))
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_rst_sel(data)                             (0x00000100&((data)<<8))
#define  EPI_EPI_SCR_TCON_RST_scr_every_line_rst(data)                           (0x00000080&((data)<<7))
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_rst_en(data)                              (0x00000040&((data)<<6))
#define  EPI_EPI_SCR_TCON_RST_scr_tcon_source(data)                              (0x0000003F&(data))
#define  EPI_EPI_SCR_TCON_RST_get_scr_tcon_source2(data)                         ((0x0000F800&(data))>>11)
#define  EPI_EPI_SCR_TCON_RST_get_scr_tcon_enb_en(data)                          ((0x00000400&(data))>>10)
#define  EPI_EPI_SCR_TCON_RST_get_scr_out_swap(data)                             ((0x00000200&(data))>>9)
#define  EPI_EPI_SCR_TCON_RST_get_scr_tcon_rst_sel(data)                         ((0x00000100&(data))>>8)
#define  EPI_EPI_SCR_TCON_RST_get_scr_every_line_rst(data)                       ((0x00000080&(data))>>7)
#define  EPI_EPI_SCR_TCON_RST_get_scr_tcon_rst_en(data)                          ((0x00000040&(data))>>6)
#define  EPI_EPI_SCR_TCON_RST_get_scr_tcon_source(data)                          (0x0000003F&(data))

#define  EPI_EPI_SCR8_CTRL                                                       0x18026180
#define  EPI_EPI_SCR8_CTRL_reg_addr                                              "0xB8026180"
#define  EPI_EPI_SCR8_CTRL_reg                                                   0xB8026180
#define  EPI_EPI_SCR8_CTRL_inst_addr                                             "0x0030"
#define  set_EPI_EPI_SCR8_CTRL_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_SCR8_CTRL_reg)=data)
#define  get_EPI_EPI_SCR8_CTRL_reg                                               (*((volatile unsigned int*)EPI_EPI_SCR8_CTRL_reg))
#define  EPI_EPI_SCR8_CTRL_scr8_type_shift                                       (4)
#define  EPI_EPI_SCR8_CTRL_scr8_sw_rst_shift                                     (3)
#define  EPI_EPI_SCR8_CTRL_ini_scr8_en_shift                                     (2)
#define  EPI_EPI_SCR8_CTRL_scr8_rst_mode_shift                                   (1)
#define  EPI_EPI_SCR8_CTRL_scr8_enable_shift                                     (0)
#define  EPI_EPI_SCR8_CTRL_scr8_type_mask                                        (0x00000030)
#define  EPI_EPI_SCR8_CTRL_scr8_sw_rst_mask                                      (0x00000008)
#define  EPI_EPI_SCR8_CTRL_ini_scr8_en_mask                                      (0x00000004)
#define  EPI_EPI_SCR8_CTRL_scr8_rst_mode_mask                                    (0x00000002)
#define  EPI_EPI_SCR8_CTRL_scr8_enable_mask                                      (0x00000001)
#define  EPI_EPI_SCR8_CTRL_scr8_type(data)                                       (0x00000030&((data)<<4))
#define  EPI_EPI_SCR8_CTRL_scr8_sw_rst(data)                                     (0x00000008&((data)<<3))
#define  EPI_EPI_SCR8_CTRL_ini_scr8_en(data)                                     (0x00000004&((data)<<2))
#define  EPI_EPI_SCR8_CTRL_scr8_rst_mode(data)                                   (0x00000002&((data)<<1))
#define  EPI_EPI_SCR8_CTRL_scr8_enable(data)                                     (0x00000001&(data))
#define  EPI_EPI_SCR8_CTRL_get_scr8_type(data)                                   ((0x00000030&(data))>>4)
#define  EPI_EPI_SCR8_CTRL_get_scr8_sw_rst(data)                                 ((0x00000008&(data))>>3)
#define  EPI_EPI_SCR8_CTRL_get_ini_scr8_en(data)                                 ((0x00000004&(data))>>2)
#define  EPI_EPI_SCR8_CTRL_get_scr8_rst_mode(data)                               ((0x00000002&(data))>>1)
#define  EPI_EPI_SCR8_CTRL_get_scr8_enable(data)                                 (0x00000001&(data))

#define  EPI_EPI_SCR8_INI_VAL                                                    0x18026184
#define  EPI_EPI_SCR8_INI_VAL_reg_addr                                           "0xB8026184"
#define  EPI_EPI_SCR8_INI_VAL_reg                                                0xB8026184
#define  EPI_EPI_SCR8_INI_VAL_inst_addr                                          "0x0031"
#define  set_EPI_EPI_SCR8_INI_VAL_reg(data)                                      (*((volatile unsigned int*)EPI_EPI_SCR8_INI_VAL_reg)=data)
#define  get_EPI_EPI_SCR8_INI_VAL_reg                                            (*((volatile unsigned int*)EPI_EPI_SCR8_INI_VAL_reg))
#define  EPI_EPI_SCR8_INI_VAL_scr8_ini_val_shift                                 (0)
#define  EPI_EPI_SCR8_INI_VAL_scr8_ini_val_mask                                  (0x00FFFFFF)
#define  EPI_EPI_SCR8_INI_VAL_scr8_ini_val(data)                                 (0x00FFFFFF&(data))
#define  EPI_EPI_SCR8_INI_VAL_get_scr8_ini_val(data)                             (0x00FFFFFF&(data))

#define  EPI_EPI_SCR10_CTRL                                                      0x18026188
#define  EPI_EPI_SCR10_CTRL_reg_addr                                             "0xB8026188"
#define  EPI_EPI_SCR10_CTRL_reg                                                  0xB8026188
#define  EPI_EPI_SCR10_CTRL_inst_addr                                            "0x0032"
#define  set_EPI_EPI_SCR10_CTRL_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_SCR10_CTRL_reg)=data)
#define  get_EPI_EPI_SCR10_CTRL_reg                                              (*((volatile unsigned int*)EPI_EPI_SCR10_CTRL_reg))
#define  EPI_EPI_SCR10_CTRL_scr10_type_shift                                     (4)
#define  EPI_EPI_SCR10_CTRL_scr10_sw_rst_shift                                   (3)
#define  EPI_EPI_SCR10_CTRL_ini_scr10_en_shift                                   (2)
#define  EPI_EPI_SCR10_CTRL_scr10_rst_mode_shift                                 (1)
#define  EPI_EPI_SCR10_CTRL_scr10_enable_shift                                   (0)
#define  EPI_EPI_SCR10_CTRL_scr10_type_mask                                      (0x00000030)
#define  EPI_EPI_SCR10_CTRL_scr10_sw_rst_mask                                    (0x00000008)
#define  EPI_EPI_SCR10_CTRL_ini_scr10_en_mask                                    (0x00000004)
#define  EPI_EPI_SCR10_CTRL_scr10_rst_mode_mask                                  (0x00000002)
#define  EPI_EPI_SCR10_CTRL_scr10_enable_mask                                    (0x00000001)
#define  EPI_EPI_SCR10_CTRL_scr10_type(data)                                     (0x00000030&((data)<<4))
#define  EPI_EPI_SCR10_CTRL_scr10_sw_rst(data)                                   (0x00000008&((data)<<3))
#define  EPI_EPI_SCR10_CTRL_ini_scr10_en(data)                                   (0x00000004&((data)<<2))
#define  EPI_EPI_SCR10_CTRL_scr10_rst_mode(data)                                 (0x00000002&((data)<<1))
#define  EPI_EPI_SCR10_CTRL_scr10_enable(data)                                   (0x00000001&(data))
#define  EPI_EPI_SCR10_CTRL_get_scr10_type(data)                                 ((0x00000030&(data))>>4)
#define  EPI_EPI_SCR10_CTRL_get_scr10_sw_rst(data)                               ((0x00000008&(data))>>3)
#define  EPI_EPI_SCR10_CTRL_get_ini_scr10_en(data)                               ((0x00000004&(data))>>2)
#define  EPI_EPI_SCR10_CTRL_get_scr10_rst_mode(data)                             ((0x00000002&(data))>>1)
#define  EPI_EPI_SCR10_CTRL_get_scr10_enable(data)                               (0x00000001&(data))

#define  EPI_EPI_SCR10_INI_VAL                                                   0x1802618C
#define  EPI_EPI_SCR10_INI_VAL_reg_addr                                          "0xB802618C"
#define  EPI_EPI_SCR10_INI_VAL_reg                                               0xB802618C
#define  EPI_EPI_SCR10_INI_VAL_inst_addr                                         "0x0033"
#define  set_EPI_EPI_SCR10_INI_VAL_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_SCR10_INI_VAL_reg)=data)
#define  get_EPI_EPI_SCR10_INI_VAL_reg                                           (*((volatile unsigned int*)EPI_EPI_SCR10_INI_VAL_reg))
#define  EPI_EPI_SCR10_INI_VAL_scr10_ini_val_shift                               (0)
#define  EPI_EPI_SCR10_INI_VAL_scr10_ini_val_mask                                (0x000FFFFF)
#define  EPI_EPI_SCR10_INI_VAL_scr10_ini_val(data)                               (0x000FFFFF&(data))
#define  EPI_EPI_SCR10_INI_VAL_get_scr10_ini_val(data)                           (0x000FFFFF&(data))

#define  EPI_EPI_SCR8CM_CTRL                                                     0x18026190
#define  EPI_EPI_SCR8CM_CTRL_reg_addr                                            "0xB8026190"
#define  EPI_EPI_SCR8CM_CTRL_reg                                                 0xB8026190
#define  EPI_EPI_SCR8CM_CTRL_inst_addr                                           "0x0034"
#define  set_EPI_EPI_SCR8CM_CTRL_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_SCR8CM_CTRL_reg)=data)
#define  get_EPI_EPI_SCR8CM_CTRL_reg                                             (*((volatile unsigned int*)EPI_EPI_SCR8CM_CTRL_reg))
#define  EPI_EPI_SCR8CM_CTRL_scr8cm_sw_rst_shift                                 (3)
#define  EPI_EPI_SCR8CM_CTRL_scr8_cm_rst_mode_shift                              (1)
#define  EPI_EPI_SCR8CM_CTRL_scr8_cm_enable_shift                                (0)
#define  EPI_EPI_SCR8CM_CTRL_scr8cm_sw_rst_mask                                  (0x00000008)
#define  EPI_EPI_SCR8CM_CTRL_scr8_cm_rst_mode_mask                               (0x00000002)
#define  EPI_EPI_SCR8CM_CTRL_scr8_cm_enable_mask                                 (0x00000001)
#define  EPI_EPI_SCR8CM_CTRL_scr8cm_sw_rst(data)                                 (0x00000008&((data)<<3))
#define  EPI_EPI_SCR8CM_CTRL_scr8_cm_rst_mode(data)                              (0x00000002&((data)<<1))
#define  EPI_EPI_SCR8CM_CTRL_scr8_cm_enable(data)                                (0x00000001&(data))
#define  EPI_EPI_SCR8CM_CTRL_get_scr8cm_sw_rst(data)                             ((0x00000008&(data))>>3)
#define  EPI_EPI_SCR8CM_CTRL_get_scr8_cm_rst_mode(data)                          ((0x00000002&(data))>>1)
#define  EPI_EPI_SCR8CM_CTRL_get_scr8_cm_enable(data)                            (0x00000001&(data))

#define  EPI_EPI_SCR8CM_INI_VAL                                                  0x18026194
#define  EPI_EPI_SCR8CM_INI_VAL_reg_addr                                         "0xB8026194"
#define  EPI_EPI_SCR8CM_INI_VAL_reg                                              0xB8026194
#define  EPI_EPI_SCR8CM_INI_VAL_inst_addr                                        "0x0035"
#define  set_EPI_EPI_SCR8CM_INI_VAL_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_SCR8CM_INI_VAL_reg)=data)
#define  get_EPI_EPI_SCR8CM_INI_VAL_reg                                          (*((volatile unsigned int*)EPI_EPI_SCR8CM_INI_VAL_reg))
#define  EPI_EPI_SCR8CM_INI_VAL_scr8_cm_ini_val_shift                            (0)
#define  EPI_EPI_SCR8CM_INI_VAL_scr8_cm_ini_val_mask                             (0x00000FFF)
#define  EPI_EPI_SCR8CM_INI_VAL_scr8_cm_ini_val(data)                            (0x00000FFF&(data))
#define  EPI_EPI_SCR8CM_INI_VAL_get_scr8_cm_ini_val(data)                        (0x00000FFF&(data))

#define  EPI_EPI_SCR10CM_CTRL                                                    0x18026198
#define  EPI_EPI_SCR10CM_CTRL_reg_addr                                           "0xB8026198"
#define  EPI_EPI_SCR10CM_CTRL_reg                                                0xB8026198
#define  EPI_EPI_SCR10CM_CTRL_inst_addr                                          "0x0036"
#define  set_EPI_EPI_SCR10CM_CTRL_reg(data)                                      (*((volatile unsigned int*)EPI_EPI_SCR10CM_CTRL_reg)=data)
#define  get_EPI_EPI_SCR10CM_CTRL_reg                                            (*((volatile unsigned int*)EPI_EPI_SCR10CM_CTRL_reg))
#define  EPI_EPI_SCR10CM_CTRL_scr10cm_sw_rst_shift                               (3)
#define  EPI_EPI_SCR10CM_CTRL_scr10_cm_rst_mode_shift                            (1)
#define  EPI_EPI_SCR10CM_CTRL_scr10_cm_enable_shift                              (0)
#define  EPI_EPI_SCR10CM_CTRL_scr10cm_sw_rst_mask                                (0x00000008)
#define  EPI_EPI_SCR10CM_CTRL_scr10_cm_rst_mode_mask                             (0x00000002)
#define  EPI_EPI_SCR10CM_CTRL_scr10_cm_enable_mask                               (0x00000001)
#define  EPI_EPI_SCR10CM_CTRL_scr10cm_sw_rst(data)                               (0x00000008&((data)<<3))
#define  EPI_EPI_SCR10CM_CTRL_scr10_cm_rst_mode(data)                            (0x00000002&((data)<<1))
#define  EPI_EPI_SCR10CM_CTRL_scr10_cm_enable(data)                              (0x00000001&(data))
#define  EPI_EPI_SCR10CM_CTRL_get_scr10cm_sw_rst(data)                           ((0x00000008&(data))>>3)
#define  EPI_EPI_SCR10CM_CTRL_get_scr10_cm_rst_mode(data)                        ((0x00000002&(data))>>1)
#define  EPI_EPI_SCR10CM_CTRL_get_scr10_cm_enable(data)                          (0x00000001&(data))

#define  EPI_EPI_SCR10CM_INI_VAL                                                 0x1802619C
#define  EPI_EPI_SCR10CM_INI_VAL_reg_addr                                        "0xB802619C"
#define  EPI_EPI_SCR10CM_INI_VAL_reg                                             0xB802619C
#define  EPI_EPI_SCR10CM_INI_VAL_inst_addr                                       "0x0037"
#define  set_EPI_EPI_SCR10CM_INI_VAL_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SCR10CM_INI_VAL_reg)=data)
#define  get_EPI_EPI_SCR10CM_INI_VAL_reg                                         (*((volatile unsigned int*)EPI_EPI_SCR10CM_INI_VAL_reg))
#define  EPI_EPI_SCR10CM_INI_VAL_scr10_cm_ini_val_shift                          (0)
#define  EPI_EPI_SCR10CM_INI_VAL_scr10_cm_ini_val_mask                           (0x000003FF)
#define  EPI_EPI_SCR10CM_INI_VAL_scr10_cm_ini_val(data)                          (0x000003FF&(data))
#define  EPI_EPI_SCR10CM_INI_VAL_get_scr10_cm_ini_val(data)                      (0x000003FF&(data))

#define  EPI_EPI_CMPI_PG_CTRL                                                    0x180261A0
#define  EPI_EPI_CMPI_PG_CTRL_reg_addr                                           "0xB80261A0"
#define  EPI_EPI_CMPI_PG_CTRL_reg                                                0xB80261A0
#define  EPI_EPI_CMPI_PG_CTRL_inst_addr                                          "0x0038"
#define  set_EPI_EPI_CMPI_PG_CTRL_reg(data)                                      (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CTRL_reg)=data)
#define  get_EPI_EPI_CMPI_PG_CTRL_reg                                            (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CTRL_reg))
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_pgamma_en_shift                               (16)
#define  EPI_EPI_CMPI_PG_CTRL_dummy_15_12_shift                                  (12)
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_back_color_sel_shift                          (8)
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_middle_color_sel_shift                        (4)
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_front_color_sel_shift                         (0)
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_pgamma_en_mask                                (0x00010000)
#define  EPI_EPI_CMPI_PG_CTRL_dummy_15_12_mask                                   (0x0000F000)
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_back_color_sel_mask                           (0x00000300)
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_middle_color_sel_mask                         (0x00000030)
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_front_color_sel_mask                          (0x00000003)
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_pgamma_en(data)                               (0x00010000&((data)<<16))
#define  EPI_EPI_CMPI_PG_CTRL_dummy_15_12(data)                                  (0x0000F000&((data)<<12))
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_back_color_sel(data)                          (0x00000300&((data)<<8))
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_middle_color_sel(data)                        (0x00000030&((data)<<4))
#define  EPI_EPI_CMPI_PG_CTRL_cmpi_front_color_sel(data)                         (0x00000003&(data))
#define  EPI_EPI_CMPI_PG_CTRL_get_cmpi_pgamma_en(data)                           ((0x00010000&(data))>>16)
#define  EPI_EPI_CMPI_PG_CTRL_get_dummy_15_12(data)                              ((0x0000F000&(data))>>12)
#define  EPI_EPI_CMPI_PG_CTRL_get_cmpi_back_color_sel(data)                      ((0x00000300&(data))>>8)
#define  EPI_EPI_CMPI_PG_CTRL_get_cmpi_middle_color_sel(data)                    ((0x00000030&(data))>>4)
#define  EPI_EPI_CMPI_PG_CTRL_get_cmpi_front_color_sel(data)                     (0x00000003&(data))

#define  EPI_EPI_CMPI_PG_CMD_ST                                                  0x180261A4
#define  EPI_EPI_CMPI_PG_CMD_ST_reg_addr                                         "0xB80261A4"
#define  EPI_EPI_CMPI_PG_CMD_ST_reg                                              0xB80261A4
#define  EPI_EPI_CMPI_PG_CMD_ST_inst_addr                                        "0x0039"
#define  set_EPI_EPI_CMPI_PG_CMD_ST_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CMD_ST_reg)=data)
#define  get_EPI_EPI_CMPI_PG_CMD_ST_reg                                          (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CMD_ST_reg))
#define  EPI_EPI_CMPI_PG_CMD_ST_cmpi_pg_cmd_st_shift                             (0)
#define  EPI_EPI_CMPI_PG_CMD_ST_cmpi_pg_cmd_st_mask                              (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_CMD_ST_cmpi_pg_cmd_st(data)                             (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_CMD_ST_get_cmpi_pg_cmd_st(data)                         (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_CMD_CMD1                                                0x180261A8
#define  EPI_EPI_CMPI_PG_CMD_CMD1_reg_addr                                       "0xB80261A8"
#define  EPI_EPI_CMPI_PG_CMD_CMD1_reg                                            0xB80261A8
#define  EPI_EPI_CMPI_PG_CMD_CMD1_inst_addr                                      "0x003A"
#define  set_EPI_EPI_CMPI_PG_CMD_CMD1_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CMD_CMD1_reg)=data)
#define  get_EPI_EPI_CMPI_PG_CMD_CMD1_reg                                        (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CMD_CMD1_reg))
#define  EPI_EPI_CMPI_PG_CMD_CMD1_cmpi_pg_cmd_cmd1_shift                         (0)
#define  EPI_EPI_CMPI_PG_CMD_CMD1_cmpi_pg_cmd_cmd1_mask                          (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_CMD_CMD1_cmpi_pg_cmd_cmd1(data)                         (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_CMD_CMD1_get_cmpi_pg_cmd_cmd1(data)                     (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_CMD_CMD2                                                0x180261AC
#define  EPI_EPI_CMPI_PG_CMD_CMD2_reg_addr                                       "0xB80261AC"
#define  EPI_EPI_CMPI_PG_CMD_CMD2_reg                                            0xB80261AC
#define  EPI_EPI_CMPI_PG_CMD_CMD2_inst_addr                                      "0x003B"
#define  set_EPI_EPI_CMPI_PG_CMD_CMD2_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CMD_CMD2_reg)=data)
#define  get_EPI_EPI_CMPI_PG_CMD_CMD2_reg                                        (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CMD_CMD2_reg))
#define  EPI_EPI_CMPI_PG_CMD_CMD2_cmpi_pg_cmd_cmd2_shift                         (0)
#define  EPI_EPI_CMPI_PG_CMD_CMD2_cmpi_pg_cmd_cmd2_mask                          (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_CMD_CMD2_cmpi_pg_cmd_cmd2(data)                         (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_CMD_CMD2_get_cmpi_pg_cmd_cmd2(data)                     (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_CMD_CMD3                                                0x180261B0
#define  EPI_EPI_CMPI_PG_CMD_CMD3_reg_addr                                       "0xB80261B0"
#define  EPI_EPI_CMPI_PG_CMD_CMD3_reg                                            0xB80261B0
#define  EPI_EPI_CMPI_PG_CMD_CMD3_inst_addr                                      "0x003C"
#define  set_EPI_EPI_CMPI_PG_CMD_CMD3_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CMD_CMD3_reg)=data)
#define  get_EPI_EPI_CMPI_PG_CMD_CMD3_reg                                        (*((volatile unsigned int*)EPI_EPI_CMPI_PG_CMD_CMD3_reg))
#define  EPI_EPI_CMPI_PG_CMD_CMD3_cmpi_pg_cmd_cmd3_shift                         (0)
#define  EPI_EPI_CMPI_PG_CMD_CMD3_cmpi_pg_cmd_cmd3_mask                          (0x001FFFFF)
#define  EPI_EPI_CMPI_PG_CMD_CMD3_cmpi_pg_cmd_cmd3(data)                         (0x001FFFFF&(data))
#define  EPI_EPI_CMPI_PG_CMD_CMD3_get_cmpi_pg_cmd_cmd3(data)                     (0x001FFFFF&(data))

#define  EPI_EPI_CMPI_PG_START                                                   0x180261B4
#define  EPI_EPI_CMPI_PG_START_reg_addr                                          "0xB80261B4"
#define  EPI_EPI_CMPI_PG_START_reg                                               0xB80261B4
#define  EPI_EPI_CMPI_PG_START_inst_addr                                         "0x003D"
#define  set_EPI_EPI_CMPI_PG_START_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_START_reg)=data)
#define  get_EPI_EPI_CMPI_PG_START_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_START_reg))
#define  EPI_EPI_CMPI_PG_START_cmpi_pg_start_shift                               (0)
#define  EPI_EPI_CMPI_PG_START_cmpi_pg_start_mask                                (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_START_cmpi_pg_start(data)                               (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_START_get_cmpi_pg_start(data)                           (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA0                                                   0x180261B8
#define  EPI_EPI_CMPI_PG_DATA0_reg_addr                                          "0xB80261B8"
#define  EPI_EPI_CMPI_PG_DATA0_reg                                               0xB80261B8
#define  EPI_EPI_CMPI_PG_DATA0_inst_addr                                         "0x003E"
#define  set_EPI_EPI_CMPI_PG_DATA0_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA0_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA0_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA0_reg))
#define  EPI_EPI_CMPI_PG_DATA0_cmpi_pg_data0_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA0_cmpi_pg_data0_mask                                (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_DATA0_cmpi_pg_data0(data)                               (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA0_get_cmpi_pg_data0(data)                           (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA1                                                   0x180261BC
#define  EPI_EPI_CMPI_PG_DATA1_reg_addr                                          "0xB80261BC"
#define  EPI_EPI_CMPI_PG_DATA1_reg                                               0xB80261BC
#define  EPI_EPI_CMPI_PG_DATA1_inst_addr                                         "0x003F"
#define  set_EPI_EPI_CMPI_PG_DATA1_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA1_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA1_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA1_reg))
#define  EPI_EPI_CMPI_PG_DATA1_cmpi_pg_data1_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA1_cmpi_pg_data1_mask                                (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_DATA1_cmpi_pg_data1(data)                               (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA1_get_cmpi_pg_data1(data)                           (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA2                                                   0x180261C0
#define  EPI_EPI_CMPI_PG_DATA2_reg_addr                                          "0xB80261C0"
#define  EPI_EPI_CMPI_PG_DATA2_reg                                               0xB80261C0
#define  EPI_EPI_CMPI_PG_DATA2_inst_addr                                         "0x0040"
#define  set_EPI_EPI_CMPI_PG_DATA2_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA2_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA2_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA2_reg))
#define  EPI_EPI_CMPI_PG_DATA2_cmpi_pg_data2_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA2_cmpi_pg_data2_mask                                (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_DATA2_cmpi_pg_data2(data)                               (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA2_get_cmpi_pg_data2(data)                           (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA3                                                   0x180261C4
#define  EPI_EPI_CMPI_PG_DATA3_reg_addr                                          "0xB80261C4"
#define  EPI_EPI_CMPI_PG_DATA3_reg                                               0xB80261C4
#define  EPI_EPI_CMPI_PG_DATA3_inst_addr                                         "0x0041"
#define  set_EPI_EPI_CMPI_PG_DATA3_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA3_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA3_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA3_reg))
#define  EPI_EPI_CMPI_PG_DATA3_cmpi_pg_data3_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA3_cmpi_pg_data3_mask                                (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_DATA3_cmpi_pg_data3(data)                               (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA3_get_cmpi_pg_data3(data)                           (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA4                                                   0x180261C8
#define  EPI_EPI_CMPI_PG_DATA4_reg_addr                                          "0xB80261C8"
#define  EPI_EPI_CMPI_PG_DATA4_reg                                               0xB80261C8
#define  EPI_EPI_CMPI_PG_DATA4_inst_addr                                         "0x0042"
#define  set_EPI_EPI_CMPI_PG_DATA4_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA4_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA4_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA4_reg))
#define  EPI_EPI_CMPI_PG_DATA4_cmpi_pg_data4_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA4_cmpi_pg_data4_mask                                (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_DATA4_cmpi_pg_data4(data)                               (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA4_get_cmpi_pg_data4(data)                           (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA5                                                   0x180261CC
#define  EPI_EPI_CMPI_PG_DATA5_reg_addr                                          "0xB80261CC"
#define  EPI_EPI_CMPI_PG_DATA5_reg                                               0xB80261CC
#define  EPI_EPI_CMPI_PG_DATA5_inst_addr                                         "0x0043"
#define  set_EPI_EPI_CMPI_PG_DATA5_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA5_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA5_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA5_reg))
#define  EPI_EPI_CMPI_PG_DATA5_cmpi_pg_data5_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA5_cmpi_pg_data5_mask                                (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_DATA5_cmpi_pg_data5(data)                               (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA5_get_cmpi_pg_data5(data)                           (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA6                                                   0x180261D0
#define  EPI_EPI_CMPI_PG_DATA6_reg_addr                                          "0xB80261D0"
#define  EPI_EPI_CMPI_PG_DATA6_reg                                               0xB80261D0
#define  EPI_EPI_CMPI_PG_DATA6_inst_addr                                         "0x0044"
#define  set_EPI_EPI_CMPI_PG_DATA6_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA6_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA6_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA6_reg))
#define  EPI_EPI_CMPI_PG_DATA6_cmpi_pg_data6_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA6_cmpi_pg_data6_mask                                (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_DATA6_cmpi_pg_data6(data)                               (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA6_get_cmpi_pg_data6(data)                           (0x00FFFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA7                                                   0x180261D4
#define  EPI_EPI_CMPI_PG_DATA7_reg_addr                                          "0xB80261D4"
#define  EPI_EPI_CMPI_PG_DATA7_reg                                               0xB80261D4
#define  EPI_EPI_CMPI_PG_DATA7_inst_addr                                         "0x0045"
#define  set_EPI_EPI_CMPI_PG_DATA7_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA7_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA7_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA7_reg))
#define  EPI_EPI_CMPI_PG_DATA7_cmpi_pg_data7_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA7_cmpi_pg_data7_mask                                (0x001FFFFF)
#define  EPI_EPI_CMPI_PG_DATA7_cmpi_pg_data7(data)                               (0x001FFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA7_get_cmpi_pg_data7(data)                           (0x001FFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA8                                                   0x180261D8
#define  EPI_EPI_CMPI_PG_DATA8_reg_addr                                          "0xB80261D8"
#define  EPI_EPI_CMPI_PG_DATA8_reg                                               0xB80261D8
#define  EPI_EPI_CMPI_PG_DATA8_inst_addr                                         "0x0046"
#define  set_EPI_EPI_CMPI_PG_DATA8_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA8_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA8_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA8_reg))
#define  EPI_EPI_CMPI_PG_DATA8_cmpi_pg_data8_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA8_cmpi_pg_data8_mask                                (0x001FFFFF)
#define  EPI_EPI_CMPI_PG_DATA8_cmpi_pg_data8(data)                               (0x001FFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA8_get_cmpi_pg_data8(data)                           (0x001FFFFF&(data))

#define  EPI_EPI_CMPI_PG_DATA9                                                   0x180261DC
#define  EPI_EPI_CMPI_PG_DATA9_reg_addr                                          "0xB80261DC"
#define  EPI_EPI_CMPI_PG_DATA9_reg                                               0xB80261DC
#define  EPI_EPI_CMPI_PG_DATA9_inst_addr                                         "0x0047"
#define  set_EPI_EPI_CMPI_PG_DATA9_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA9_reg)=data)
#define  get_EPI_EPI_CMPI_PG_DATA9_reg                                           (*((volatile unsigned int*)EPI_EPI_CMPI_PG_DATA9_reg))
#define  EPI_EPI_CMPI_PG_DATA9_cmpi_pg_data9_shift                               (0)
#define  EPI_EPI_CMPI_PG_DATA9_cmpi_pg_data9_mask                                (0x001FFFFF)
#define  EPI_EPI_CMPI_PG_DATA9_cmpi_pg_data9(data)                               (0x001FFFFF&(data))
#define  EPI_EPI_CMPI_PG_DATA9_get_cmpi_pg_data9(data)                           (0x001FFFFF&(data))

#define  EPI_EPI_CMPI_PG_END                                                     0x180261E0
#define  EPI_EPI_CMPI_PG_END_reg_addr                                            "0xB80261E0"
#define  EPI_EPI_CMPI_PG_END_reg                                                 0xB80261E0
#define  EPI_EPI_CMPI_PG_END_inst_addr                                           "0x0048"
#define  set_EPI_EPI_CMPI_PG_END_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_CMPI_PG_END_reg)=data)
#define  get_EPI_EPI_CMPI_PG_END_reg                                             (*((volatile unsigned int*)EPI_EPI_CMPI_PG_END_reg))
#define  EPI_EPI_CMPI_PG_END_cmpi_pg_end_shift                                   (0)
#define  EPI_EPI_CMPI_PG_END_cmpi_pg_end_mask                                    (0x00FFFFFF)
#define  EPI_EPI_CMPI_PG_END_cmpi_pg_end(data)                                   (0x00FFFFFF&(data))
#define  EPI_EPI_CMPI_PG_END_get_cmpi_pg_end(data)                               (0x00FFFFFF&(data))

#define  EPI_EPI_LS_PORT_EN                                                      0x180261E4
#define  EPI_EPI_LS_PORT_EN_reg_addr                                             "0xB80261E4"
#define  EPI_EPI_LS_PORT_EN_reg                                                  0xB80261E4
#define  EPI_EPI_LS_PORT_EN_inst_addr                                            "0x0049"
#define  set_EPI_EPI_LS_PORT_EN_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_LS_PORT_EN_reg)=data)
#define  get_EPI_EPI_LS_PORT_EN_reg                                              (*((volatile unsigned int*)EPI_EPI_LS_PORT_EN_reg))
#define  EPI_EPI_LS_PORT_EN_ls_port_en_shift                                     (0)
#define  EPI_EPI_LS_PORT_EN_ls_port_en_mask                                      (0x00FFFFFF)
#define  EPI_EPI_LS_PORT_EN_ls_port_en(data)                                     (0x00FFFFFF&(data))
#define  EPI_EPI_LS_PORT_EN_get_ls_port_en(data)                                 (0x00FFFFFF&(data))

#define  EPI_EPI_HS_PORT_EN                                                      0x180261E8
#define  EPI_EPI_HS_PORT_EN_reg_addr                                             "0xB80261E8"
#define  EPI_EPI_HS_PORT_EN_reg                                                  0xB80261E8
#define  EPI_EPI_HS_PORT_EN_inst_addr                                            "0x004A"
#define  set_EPI_EPI_HS_PORT_EN_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_HS_PORT_EN_reg)=data)
#define  get_EPI_EPI_HS_PORT_EN_reg                                              (*((volatile unsigned int*)EPI_EPI_HS_PORT_EN_reg))
#define  EPI_EPI_HS_PORT_EN_hs_port_en_shift                                     (0)
#define  EPI_EPI_HS_PORT_EN_hs_port_en_mask                                      (0x00FFFFFF)
#define  EPI_EPI_HS_PORT_EN_hs_port_en(data)                                     (0x00FFFFFF&(data))
#define  EPI_EPI_HS_PORT_EN_get_hs_port_en(data)                                 (0x00FFFFFF&(data))

#define  EPI_EPI_DATA_PORT_EN                                                    0x180261EC
#define  EPI_EPI_DATA_PORT_EN_reg_addr                                           "0xB80261EC"
#define  EPI_EPI_DATA_PORT_EN_reg                                                0xB80261EC
#define  EPI_EPI_DATA_PORT_EN_inst_addr                                          "0x004B"
#define  set_EPI_EPI_DATA_PORT_EN_reg(data)                                      (*((volatile unsigned int*)EPI_EPI_DATA_PORT_EN_reg)=data)
#define  get_EPI_EPI_DATA_PORT_EN_reg                                            (*((volatile unsigned int*)EPI_EPI_DATA_PORT_EN_reg))
#define  EPI_EPI_DATA_PORT_EN_constant_update_mode_shift                         (31)
#define  EPI_EPI_DATA_PORT_EN_data_port_en_shift                                 (0)
#define  EPI_EPI_DATA_PORT_EN_constant_update_mode_mask                          (0x80000000)
#define  EPI_EPI_DATA_PORT_EN_data_port_en_mask                                  (0x00FFFFFF)
#define  EPI_EPI_DATA_PORT_EN_constant_update_mode(data)                         (0x80000000&((data)<<31))
#define  EPI_EPI_DATA_PORT_EN_data_port_en(data)                                 (0x00FFFFFF&(data))
#define  EPI_EPI_DATA_PORT_EN_get_constant_update_mode(data)                     ((0x80000000&(data))>>31)
#define  EPI_EPI_DATA_PORT_EN_get_data_port_en(data)                             (0x00FFFFFF&(data))

#define  EPI_EPI_DEN_FALL_LOCA                                                   0x180263F8
#define  EPI_EPI_DEN_FALL_LOCA_reg_addr                                          "0xB80263F8"
#define  EPI_EPI_DEN_FALL_LOCA_reg                                               0xB80263F8
#define  EPI_EPI_DEN_FALL_LOCA_inst_addr                                         "0x004C"
#define  set_EPI_EPI_DEN_FALL_LOCA_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_DEN_FALL_LOCA_reg)=data)
#define  get_EPI_EPI_DEN_FALL_LOCA_reg                                           (*((volatile unsigned int*)EPI_EPI_DEN_FALL_LOCA_reg))
#define  EPI_EPI_DEN_FALL_LOCA_sw_cal_shift                                      (31)
#define  EPI_EPI_DEN_FALL_LOCA_sw_cal_value_shift                                (0)
#define  EPI_EPI_DEN_FALL_LOCA_sw_cal_mask                                       (0x80000000)
#define  EPI_EPI_DEN_FALL_LOCA_sw_cal_value_mask                                 (0x00003FFF)
#define  EPI_EPI_DEN_FALL_LOCA_sw_cal(data)                                      (0x80000000&((data)<<31))
#define  EPI_EPI_DEN_FALL_LOCA_sw_cal_value(data)                                (0x00003FFF&(data))
#define  EPI_EPI_DEN_FALL_LOCA_get_sw_cal(data)                                  ((0x80000000&(data))>>31)
#define  EPI_EPI_DEN_FALL_LOCA_get_sw_cal_value(data)                            (0x00003FFF&(data))

#define  EPI_EPI_SOE_CONTROL                                                     0x180261F0
#define  EPI_EPI_SOE_CONTROL_reg_addr                                            "0xB80261F0"
#define  EPI_EPI_SOE_CONTROL_reg                                                 0xB80261F0
#define  EPI_EPI_SOE_CONTROL_inst_addr                                           "0x004D"
#define  set_EPI_EPI_SOE_CONTROL_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_SOE_CONTROL_reg)=data)
#define  get_EPI_EPI_SOE_CONTROL_reg                                             (*((volatile unsigned int*)EPI_EPI_SOE_CONTROL_reg))
#define  EPI_EPI_SOE_CONTROL_soe_table_line_cycle_shift                          (2)
#define  EPI_EPI_SOE_CONTROL_ctr12_ref_soe_shift                                 (0)
#define  EPI_EPI_SOE_CONTROL_soe_table_line_cycle_mask                           (0x0000000C)
#define  EPI_EPI_SOE_CONTROL_ctr12_ref_soe_mask                                  (0x00000003)
#define  EPI_EPI_SOE_CONTROL_soe_table_line_cycle(data)                          (0x0000000C&((data)<<2))
#define  EPI_EPI_SOE_CONTROL_ctr12_ref_soe(data)                                 (0x00000003&(data))
#define  EPI_EPI_SOE_CONTROL_get_soe_table_line_cycle(data)                      ((0x0000000C&(data))>>2)
#define  EPI_EPI_SOE_CONTROL_get_ctr12_ref_soe(data)                             (0x00000003&(data))

#define  EPI_EPI_SOE_LINE0_LANE0                                                 0x18026200
#define  EPI_EPI_SOE_LINE0_LANE0_reg_addr                                        "0xB8026200"
#define  EPI_EPI_SOE_LINE0_LANE0_reg                                             0xB8026200
#define  EPI_EPI_SOE_LINE0_LANE0_inst_addr                                       "0x004E"
#define  set_EPI_EPI_SOE_LINE0_LANE0_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE0_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE0_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE0_reg))
#define  EPI_EPI_SOE_LINE0_LANE0_lane0_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE0_lane0_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE0_lane0_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE0_get_lane0_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE0                                                 0x18026204
#define  EPI_EPI_SOE_LINE1_LANE0_reg_addr                                        "0xB8026204"
#define  EPI_EPI_SOE_LINE1_LANE0_reg                                             0xB8026204
#define  EPI_EPI_SOE_LINE1_LANE0_inst_addr                                       "0x004F"
#define  set_EPI_EPI_SOE_LINE1_LANE0_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE0_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE0_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE0_reg))
#define  EPI_EPI_SOE_LINE1_LANE0_lane0_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE0_lane0_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE0_lane0_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE0_get_lane0_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE0                                                 0x18026208
#define  EPI_EPI_SOE_LINE2_LANE0_reg_addr                                        "0xB8026208"
#define  EPI_EPI_SOE_LINE2_LANE0_reg                                             0xB8026208
#define  EPI_EPI_SOE_LINE2_LANE0_inst_addr                                       "0x0050"
#define  set_EPI_EPI_SOE_LINE2_LANE0_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE0_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE0_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE0_reg))
#define  EPI_EPI_SOE_LINE2_LANE0_lane0_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE0_lane0_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE0_lane0_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE0_get_lane0_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE0                                                 0x1802620C
#define  EPI_EPI_SOE_LINE3_LANE0_reg_addr                                        "0xB802620C"
#define  EPI_EPI_SOE_LINE3_LANE0_reg                                             0xB802620C
#define  EPI_EPI_SOE_LINE3_LANE0_inst_addr                                       "0x0051"
#define  set_EPI_EPI_SOE_LINE3_LANE0_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE0_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE0_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE0_reg))
#define  EPI_EPI_SOE_LINE3_LANE0_lane0_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE0_lane0_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE0_lane0_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE0_get_lane0_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE1                                                 0x18026210
#define  EPI_EPI_SOE_LINE0_LANE1_reg_addr                                        "0xB8026210"
#define  EPI_EPI_SOE_LINE0_LANE1_reg                                             0xB8026210
#define  EPI_EPI_SOE_LINE0_LANE1_inst_addr                                       "0x0052"
#define  set_EPI_EPI_SOE_LINE0_LANE1_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE1_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE1_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE1_reg))
#define  EPI_EPI_SOE_LINE0_LANE1_lane1_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE1_lane1_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE1_lane1_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE1_get_lane1_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE1                                                 0x18026214
#define  EPI_EPI_SOE_LINE1_LANE1_reg_addr                                        "0xB8026214"
#define  EPI_EPI_SOE_LINE1_LANE1_reg                                             0xB8026214
#define  EPI_EPI_SOE_LINE1_LANE1_inst_addr                                       "0x0053"
#define  set_EPI_EPI_SOE_LINE1_LANE1_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE1_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE1_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE1_reg))
#define  EPI_EPI_SOE_LINE1_LANE1_lane1_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE1_lane1_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE1_lane1_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE1_get_lane1_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE1                                                 0x18026218
#define  EPI_EPI_SOE_LINE2_LANE1_reg_addr                                        "0xB8026218"
#define  EPI_EPI_SOE_LINE2_LANE1_reg                                             0xB8026218
#define  EPI_EPI_SOE_LINE2_LANE1_inst_addr                                       "0x0054"
#define  set_EPI_EPI_SOE_LINE2_LANE1_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE1_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE1_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE1_reg))
#define  EPI_EPI_SOE_LINE2_LANE1_lane1_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE1_lane1_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE1_lane1_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE1_get_lane1_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE1                                                 0x1802621C
#define  EPI_EPI_SOE_LINE3_LANE1_reg_addr                                        "0xB802621C"
#define  EPI_EPI_SOE_LINE3_LANE1_reg                                             0xB802621C
#define  EPI_EPI_SOE_LINE3_LANE1_inst_addr                                       "0x0055"
#define  set_EPI_EPI_SOE_LINE3_LANE1_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE1_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE1_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE1_reg))
#define  EPI_EPI_SOE_LINE3_LANE1_lane1_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE1_lane1_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE1_lane1_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE1_get_lane1_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE2                                                 0x18026220
#define  EPI_EPI_SOE_LINE0_LANE2_reg_addr                                        "0xB8026220"
#define  EPI_EPI_SOE_LINE0_LANE2_reg                                             0xB8026220
#define  EPI_EPI_SOE_LINE0_LANE2_inst_addr                                       "0x0056"
#define  set_EPI_EPI_SOE_LINE0_LANE2_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE2_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE2_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE2_reg))
#define  EPI_EPI_SOE_LINE0_LANE2_lane2_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE2_lane2_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE2_lane2_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE2_get_lane2_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE2                                                 0x18026224
#define  EPI_EPI_SOE_LINE1_LANE2_reg_addr                                        "0xB8026224"
#define  EPI_EPI_SOE_LINE1_LANE2_reg                                             0xB8026224
#define  EPI_EPI_SOE_LINE1_LANE2_inst_addr                                       "0x0057"
#define  set_EPI_EPI_SOE_LINE1_LANE2_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE2_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE2_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE2_reg))
#define  EPI_EPI_SOE_LINE1_LANE2_lane2_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE2_lane2_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE2_lane2_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE2_get_lane2_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE2                                                 0x18026228
#define  EPI_EPI_SOE_LINE2_LANE2_reg_addr                                        "0xB8026228"
#define  EPI_EPI_SOE_LINE2_LANE2_reg                                             0xB8026228
#define  EPI_EPI_SOE_LINE2_LANE2_inst_addr                                       "0x0058"
#define  set_EPI_EPI_SOE_LINE2_LANE2_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE2_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE2_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE2_reg))
#define  EPI_EPI_SOE_LINE2_LANE2_lane2_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE2_lane2_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE2_lane2_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE2_get_lane2_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE2                                                 0x1802622C
#define  EPI_EPI_SOE_LINE3_LANE2_reg_addr                                        "0xB802622C"
#define  EPI_EPI_SOE_LINE3_LANE2_reg                                             0xB802622C
#define  EPI_EPI_SOE_LINE3_LANE2_inst_addr                                       "0x0059"
#define  set_EPI_EPI_SOE_LINE3_LANE2_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE2_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE2_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE2_reg))
#define  EPI_EPI_SOE_LINE3_LANE2_lane2_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE2_lane2_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE2_lane2_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE2_get_lane2_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE3                                                 0x18026230
#define  EPI_EPI_SOE_LINE0_LANE3_reg_addr                                        "0xB8026230"
#define  EPI_EPI_SOE_LINE0_LANE3_reg                                             0xB8026230
#define  EPI_EPI_SOE_LINE0_LANE3_inst_addr                                       "0x005A"
#define  set_EPI_EPI_SOE_LINE0_LANE3_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE3_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE3_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE3_reg))
#define  EPI_EPI_SOE_LINE0_LANE3_lane3_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE3_lane3_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE3_lane3_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE3_get_lane3_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE3                                                 0x18026234
#define  EPI_EPI_SOE_LINE1_LANE3_reg_addr                                        "0xB8026234"
#define  EPI_EPI_SOE_LINE1_LANE3_reg                                             0xB8026234
#define  EPI_EPI_SOE_LINE1_LANE3_inst_addr                                       "0x005B"
#define  set_EPI_EPI_SOE_LINE1_LANE3_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE3_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE3_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE3_reg))
#define  EPI_EPI_SOE_LINE1_LANE3_lane3_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE3_lane3_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE3_lane3_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE3_get_lane3_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE3                                                 0x18026238
#define  EPI_EPI_SOE_LINE2_LANE3_reg_addr                                        "0xB8026238"
#define  EPI_EPI_SOE_LINE2_LANE3_reg                                             0xB8026238
#define  EPI_EPI_SOE_LINE2_LANE3_inst_addr                                       "0x005C"
#define  set_EPI_EPI_SOE_LINE2_LANE3_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE3_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE3_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE3_reg))
#define  EPI_EPI_SOE_LINE2_LANE3_lane3_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE3_lane3_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE3_lane3_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE3_get_lane3_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE3                                                 0x1802623C
#define  EPI_EPI_SOE_LINE3_LANE3_reg_addr                                        "0xB802623C"
#define  EPI_EPI_SOE_LINE3_LANE3_reg                                             0xB802623C
#define  EPI_EPI_SOE_LINE3_LANE3_inst_addr                                       "0x005D"
#define  set_EPI_EPI_SOE_LINE3_LANE3_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE3_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE3_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE3_reg))
#define  EPI_EPI_SOE_LINE3_LANE3_lane3_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE3_lane3_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE3_lane3_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE3_get_lane3_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE4                                                 0x18026240
#define  EPI_EPI_SOE_LINE0_LANE4_reg_addr                                        "0xB8026240"
#define  EPI_EPI_SOE_LINE0_LANE4_reg                                             0xB8026240
#define  EPI_EPI_SOE_LINE0_LANE4_inst_addr                                       "0x005E"
#define  set_EPI_EPI_SOE_LINE0_LANE4_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE4_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE4_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE4_reg))
#define  EPI_EPI_SOE_LINE0_LANE4_lane4_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE4_lane4_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE4_lane4_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE4_get_lane4_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE4                                                 0x18026244
#define  EPI_EPI_SOE_LINE1_LANE4_reg_addr                                        "0xB8026244"
#define  EPI_EPI_SOE_LINE1_LANE4_reg                                             0xB8026244
#define  EPI_EPI_SOE_LINE1_LANE4_inst_addr                                       "0x005F"
#define  set_EPI_EPI_SOE_LINE1_LANE4_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE4_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE4_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE4_reg))
#define  EPI_EPI_SOE_LINE1_LANE4_lane4_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE4_lane4_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE4_lane4_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE4_get_lane4_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE4                                                 0x18026248
#define  EPI_EPI_SOE_LINE2_LANE4_reg_addr                                        "0xB8026248"
#define  EPI_EPI_SOE_LINE2_LANE4_reg                                             0xB8026248
#define  EPI_EPI_SOE_LINE2_LANE4_inst_addr                                       "0x0060"
#define  set_EPI_EPI_SOE_LINE2_LANE4_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE4_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE4_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE4_reg))
#define  EPI_EPI_SOE_LINE2_LANE4_lane4_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE4_lane4_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE4_lane4_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE4_get_lane4_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE4                                                 0x1802624C
#define  EPI_EPI_SOE_LINE3_LANE4_reg_addr                                        "0xB802624C"
#define  EPI_EPI_SOE_LINE3_LANE4_reg                                             0xB802624C
#define  EPI_EPI_SOE_LINE3_LANE4_inst_addr                                       "0x0061"
#define  set_EPI_EPI_SOE_LINE3_LANE4_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE4_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE4_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE4_reg))
#define  EPI_EPI_SOE_LINE3_LANE4_lane4_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE4_lane4_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE4_lane4_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE4_get_lane4_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE5                                                 0x18026250
#define  EPI_EPI_SOE_LINE0_LANE5_reg_addr                                        "0xB8026250"
#define  EPI_EPI_SOE_LINE0_LANE5_reg                                             0xB8026250
#define  EPI_EPI_SOE_LINE0_LANE5_inst_addr                                       "0x0062"
#define  set_EPI_EPI_SOE_LINE0_LANE5_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE5_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE5_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE5_reg))
#define  EPI_EPI_SOE_LINE0_LANE5_lane5_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE5_lane5_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE5_lane5_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE5_get_lane5_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE5                                                 0x18026254
#define  EPI_EPI_SOE_LINE1_LANE5_reg_addr                                        "0xB8026254"
#define  EPI_EPI_SOE_LINE1_LANE5_reg                                             0xB8026254
#define  EPI_EPI_SOE_LINE1_LANE5_inst_addr                                       "0x0063"
#define  set_EPI_EPI_SOE_LINE1_LANE5_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE5_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE5_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE5_reg))
#define  EPI_EPI_SOE_LINE1_LANE5_lane5_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE5_lane5_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE5_lane5_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE5_get_lane5_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE5                                                 0x18026258
#define  EPI_EPI_SOE_LINE2_LANE5_reg_addr                                        "0xB8026258"
#define  EPI_EPI_SOE_LINE2_LANE5_reg                                             0xB8026258
#define  EPI_EPI_SOE_LINE2_LANE5_inst_addr                                       "0x0064"
#define  set_EPI_EPI_SOE_LINE2_LANE5_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE5_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE5_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE5_reg))
#define  EPI_EPI_SOE_LINE2_LANE5_lane5_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE5_lane5_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE5_lane5_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE5_get_lane5_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE5                                                 0x1802625C
#define  EPI_EPI_SOE_LINE3_LANE5_reg_addr                                        "0xB802625C"
#define  EPI_EPI_SOE_LINE3_LANE5_reg                                             0xB802625C
#define  EPI_EPI_SOE_LINE3_LANE5_inst_addr                                       "0x0065"
#define  set_EPI_EPI_SOE_LINE3_LANE5_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE5_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE5_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE5_reg))
#define  EPI_EPI_SOE_LINE3_LANE5_lane5_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE5_lane5_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE5_lane5_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE5_get_lane5_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE6                                                 0x18026260
#define  EPI_EPI_SOE_LINE0_LANE6_reg_addr                                        "0xB8026260"
#define  EPI_EPI_SOE_LINE0_LANE6_reg                                             0xB8026260
#define  EPI_EPI_SOE_LINE0_LANE6_inst_addr                                       "0x0066"
#define  set_EPI_EPI_SOE_LINE0_LANE6_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE6_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE6_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE6_reg))
#define  EPI_EPI_SOE_LINE0_LANE6_lane6_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE6_lane6_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE6_lane6_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE6_get_lane6_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE6                                                 0x18026264
#define  EPI_EPI_SOE_LINE1_LANE6_reg_addr                                        "0xB8026264"
#define  EPI_EPI_SOE_LINE1_LANE6_reg                                             0xB8026264
#define  EPI_EPI_SOE_LINE1_LANE6_inst_addr                                       "0x0067"
#define  set_EPI_EPI_SOE_LINE1_LANE6_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE6_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE6_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE6_reg))
#define  EPI_EPI_SOE_LINE1_LANE6_lane6_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE6_lane6_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE6_lane6_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE6_get_lane6_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE6                                                 0x18026268
#define  EPI_EPI_SOE_LINE2_LANE6_reg_addr                                        "0xB8026268"
#define  EPI_EPI_SOE_LINE2_LANE6_reg                                             0xB8026268
#define  EPI_EPI_SOE_LINE2_LANE6_inst_addr                                       "0x0068"
#define  set_EPI_EPI_SOE_LINE2_LANE6_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE6_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE6_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE6_reg))
#define  EPI_EPI_SOE_LINE2_LANE6_lane6_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE6_lane6_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE6_lane6_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE6_get_lane6_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE6                                                 0x1802626C
#define  EPI_EPI_SOE_LINE3_LANE6_reg_addr                                        "0xB802626C"
#define  EPI_EPI_SOE_LINE3_LANE6_reg                                             0xB802626C
#define  EPI_EPI_SOE_LINE3_LANE6_inst_addr                                       "0x0069"
#define  set_EPI_EPI_SOE_LINE3_LANE6_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE6_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE6_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE6_reg))
#define  EPI_EPI_SOE_LINE3_LANE6_lane6_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE6_lane6_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE6_lane6_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE6_get_lane6_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE7                                                 0x18026270
#define  EPI_EPI_SOE_LINE0_LANE7_reg_addr                                        "0xB8026270"
#define  EPI_EPI_SOE_LINE0_LANE7_reg                                             0xB8026270
#define  EPI_EPI_SOE_LINE0_LANE7_inst_addr                                       "0x006A"
#define  set_EPI_EPI_SOE_LINE0_LANE7_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE7_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE7_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE7_reg))
#define  EPI_EPI_SOE_LINE0_LANE7_lane7_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE7_lane7_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE7_lane7_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE7_get_lane7_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE7                                                 0x18026274
#define  EPI_EPI_SOE_LINE1_LANE7_reg_addr                                        "0xB8026274"
#define  EPI_EPI_SOE_LINE1_LANE7_reg                                             0xB8026274
#define  EPI_EPI_SOE_LINE1_LANE7_inst_addr                                       "0x006B"
#define  set_EPI_EPI_SOE_LINE1_LANE7_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE7_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE7_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE7_reg))
#define  EPI_EPI_SOE_LINE1_LANE7_lane7_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE7_lane7_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE7_lane7_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE7_get_lane7_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE7                                                 0x18026278
#define  EPI_EPI_SOE_LINE2_LANE7_reg_addr                                        "0xB8026278"
#define  EPI_EPI_SOE_LINE2_LANE7_reg                                             0xB8026278
#define  EPI_EPI_SOE_LINE2_LANE7_inst_addr                                       "0x006C"
#define  set_EPI_EPI_SOE_LINE2_LANE7_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE7_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE7_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE7_reg))
#define  EPI_EPI_SOE_LINE2_LANE7_lane7_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE7_lane7_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE7_lane7_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE7_get_lane7_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE7                                                 0x1802627C
#define  EPI_EPI_SOE_LINE3_LANE7_reg_addr                                        "0xB802627C"
#define  EPI_EPI_SOE_LINE3_LANE7_reg                                             0xB802627C
#define  EPI_EPI_SOE_LINE3_LANE7_inst_addr                                       "0x006D"
#define  set_EPI_EPI_SOE_LINE3_LANE7_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE7_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE7_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE7_reg))
#define  EPI_EPI_SOE_LINE3_LANE7_lane7_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE7_lane7_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE7_lane7_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE7_get_lane7_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE8                                                 0x18026280
#define  EPI_EPI_SOE_LINE0_LANE8_reg_addr                                        "0xB8026280"
#define  EPI_EPI_SOE_LINE0_LANE8_reg                                             0xB8026280
#define  EPI_EPI_SOE_LINE0_LANE8_inst_addr                                       "0x006E"
#define  set_EPI_EPI_SOE_LINE0_LANE8_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE8_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE8_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE8_reg))
#define  EPI_EPI_SOE_LINE0_LANE8_lane8_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE8_lane8_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE8_lane8_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE8_get_lane8_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE8                                                 0x18026284
#define  EPI_EPI_SOE_LINE1_LANE8_reg_addr                                        "0xB8026284"
#define  EPI_EPI_SOE_LINE1_LANE8_reg                                             0xB8026284
#define  EPI_EPI_SOE_LINE1_LANE8_inst_addr                                       "0x006F"
#define  set_EPI_EPI_SOE_LINE1_LANE8_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE8_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE8_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE8_reg))
#define  EPI_EPI_SOE_LINE1_LANE8_lane8_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE8_lane8_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE8_lane8_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE8_get_lane8_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE8                                                 0x18026288
#define  EPI_EPI_SOE_LINE2_LANE8_reg_addr                                        "0xB8026288"
#define  EPI_EPI_SOE_LINE2_LANE8_reg                                             0xB8026288
#define  EPI_EPI_SOE_LINE2_LANE8_inst_addr                                       "0x0070"
#define  set_EPI_EPI_SOE_LINE2_LANE8_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE8_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE8_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE8_reg))
#define  EPI_EPI_SOE_LINE2_LANE8_lane8_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE8_lane8_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE8_lane8_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE8_get_lane8_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE8                                                 0x1802628C
#define  EPI_EPI_SOE_LINE3_LANE8_reg_addr                                        "0xB802628C"
#define  EPI_EPI_SOE_LINE3_LANE8_reg                                             0xB802628C
#define  EPI_EPI_SOE_LINE3_LANE8_inst_addr                                       "0x0071"
#define  set_EPI_EPI_SOE_LINE3_LANE8_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE8_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE8_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE8_reg))
#define  EPI_EPI_SOE_LINE3_LANE8_lane8_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE8_lane8_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE8_lane8_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE8_get_lane8_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE9                                                 0x18026290
#define  EPI_EPI_SOE_LINE0_LANE9_reg_addr                                        "0xB8026290"
#define  EPI_EPI_SOE_LINE0_LANE9_reg                                             0xB8026290
#define  EPI_EPI_SOE_LINE0_LANE9_inst_addr                                       "0x0072"
#define  set_EPI_EPI_SOE_LINE0_LANE9_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE9_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE9_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE9_reg))
#define  EPI_EPI_SOE_LINE0_LANE9_lane9_soe0_shift                                (0)
#define  EPI_EPI_SOE_LINE0_LANE9_lane9_soe0_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE9_lane9_soe0(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE9_get_lane9_soe0(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE9                                                 0x18026294
#define  EPI_EPI_SOE_LINE1_LANE9_reg_addr                                        "0xB8026294"
#define  EPI_EPI_SOE_LINE1_LANE9_reg                                             0xB8026294
#define  EPI_EPI_SOE_LINE1_LANE9_inst_addr                                       "0x0073"
#define  set_EPI_EPI_SOE_LINE1_LANE9_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE9_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE9_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE9_reg))
#define  EPI_EPI_SOE_LINE1_LANE9_lane9_soe1_shift                                (0)
#define  EPI_EPI_SOE_LINE1_LANE9_lane9_soe1_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE9_lane9_soe1(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE9_get_lane9_soe1(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE9                                                 0x18026298
#define  EPI_EPI_SOE_LINE2_LANE9_reg_addr                                        "0xB8026298"
#define  EPI_EPI_SOE_LINE2_LANE9_reg                                             0xB8026298
#define  EPI_EPI_SOE_LINE2_LANE9_inst_addr                                       "0x0074"
#define  set_EPI_EPI_SOE_LINE2_LANE9_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE9_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE9_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE9_reg))
#define  EPI_EPI_SOE_LINE2_LANE9_lane9_soe2_shift                                (0)
#define  EPI_EPI_SOE_LINE2_LANE9_lane9_soe2_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE9_lane9_soe2(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE9_get_lane9_soe2(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE9                                                 0x1802629C
#define  EPI_EPI_SOE_LINE3_LANE9_reg_addr                                        "0xB802629C"
#define  EPI_EPI_SOE_LINE3_LANE9_reg                                             0xB802629C
#define  EPI_EPI_SOE_LINE3_LANE9_inst_addr                                       "0x0075"
#define  set_EPI_EPI_SOE_LINE3_LANE9_reg(data)                                   (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE9_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE9_reg                                         (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE9_reg))
#define  EPI_EPI_SOE_LINE3_LANE9_lane9_soe3_shift                                (0)
#define  EPI_EPI_SOE_LINE3_LANE9_lane9_soe3_mask                                 (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE9_lane9_soe3(data)                                (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE9_get_lane9_soe3(data)                            (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE10                                                0x180262A0
#define  EPI_EPI_SOE_LINE0_LANE10_reg_addr                                       "0xB80262A0"
#define  EPI_EPI_SOE_LINE0_LANE10_reg                                            0xB80262A0
#define  EPI_EPI_SOE_LINE0_LANE10_inst_addr                                      "0x0076"
#define  set_EPI_EPI_SOE_LINE0_LANE10_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE10_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE10_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE10_reg))
#define  EPI_EPI_SOE_LINE0_LANE10_lane10_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE10_lane10_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE10_lane10_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE10_get_lane10_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE10                                                0x180262A4
#define  EPI_EPI_SOE_LINE1_LANE10_reg_addr                                       "0xB80262A4"
#define  EPI_EPI_SOE_LINE1_LANE10_reg                                            0xB80262A4
#define  EPI_EPI_SOE_LINE1_LANE10_inst_addr                                      "0x0077"
#define  set_EPI_EPI_SOE_LINE1_LANE10_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE10_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE10_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE10_reg))
#define  EPI_EPI_SOE_LINE1_LANE10_lane10_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE10_lane10_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE10_lane10_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE10_get_lane10_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE10                                                0x180262A8
#define  EPI_EPI_SOE_LINE2_LANE10_reg_addr                                       "0xB80262A8"
#define  EPI_EPI_SOE_LINE2_LANE10_reg                                            0xB80262A8
#define  EPI_EPI_SOE_LINE2_LANE10_inst_addr                                      "0x0078"
#define  set_EPI_EPI_SOE_LINE2_LANE10_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE10_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE10_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE10_reg))
#define  EPI_EPI_SOE_LINE2_LANE10_lane10_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE10_lane10_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE10_lane10_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE10_get_lane10_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE10                                                0x180262AC
#define  EPI_EPI_SOE_LINE3_LANE10_reg_addr                                       "0xB80262AC"
#define  EPI_EPI_SOE_LINE3_LANE10_reg                                            0xB80262AC
#define  EPI_EPI_SOE_LINE3_LANE10_inst_addr                                      "0x0079"
#define  set_EPI_EPI_SOE_LINE3_LANE10_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE10_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE10_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE10_reg))
#define  EPI_EPI_SOE_LINE3_LANE10_lane10_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE10_lane10_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE10_lane10_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE10_get_lane10_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE11                                                0x180262B0
#define  EPI_EPI_SOE_LINE0_LANE11_reg_addr                                       "0xB80262B0"
#define  EPI_EPI_SOE_LINE0_LANE11_reg                                            0xB80262B0
#define  EPI_EPI_SOE_LINE0_LANE11_inst_addr                                      "0x007A"
#define  set_EPI_EPI_SOE_LINE0_LANE11_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE11_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE11_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE11_reg))
#define  EPI_EPI_SOE_LINE0_LANE11_lane11_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE11_lane11_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE11_lane11_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE11_get_lane11_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE11                                                0x180262B4
#define  EPI_EPI_SOE_LINE1_LANE11_reg_addr                                       "0xB80262B4"
#define  EPI_EPI_SOE_LINE1_LANE11_reg                                            0xB80262B4
#define  EPI_EPI_SOE_LINE1_LANE11_inst_addr                                      "0x007B"
#define  set_EPI_EPI_SOE_LINE1_LANE11_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE11_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE11_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE11_reg))
#define  EPI_EPI_SOE_LINE1_LANE11_lane11_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE11_lane11_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE11_lane11_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE11_get_lane11_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE11                                                0x180262B8
#define  EPI_EPI_SOE_LINE2_LANE11_reg_addr                                       "0xB80262B8"
#define  EPI_EPI_SOE_LINE2_LANE11_reg                                            0xB80262B8
#define  EPI_EPI_SOE_LINE2_LANE11_inst_addr                                      "0x007C"
#define  set_EPI_EPI_SOE_LINE2_LANE11_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE11_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE11_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE11_reg))
#define  EPI_EPI_SOE_LINE2_LANE11_lane11_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE11_lane11_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE11_lane11_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE11_get_lane11_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE11                                                0x180262BC
#define  EPI_EPI_SOE_LINE3_LANE11_reg_addr                                       "0xB80262BC"
#define  EPI_EPI_SOE_LINE3_LANE11_reg                                            0xB80262BC
#define  EPI_EPI_SOE_LINE3_LANE11_inst_addr                                      "0x007D"
#define  set_EPI_EPI_SOE_LINE3_LANE11_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE11_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE11_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE11_reg))
#define  EPI_EPI_SOE_LINE3_LANE11_lane11_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE11_lane11_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE11_lane11_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE11_get_lane11_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE12                                                0x180262C0
#define  EPI_EPI_SOE_LINE0_LANE12_reg_addr                                       "0xB80262C0"
#define  EPI_EPI_SOE_LINE0_LANE12_reg                                            0xB80262C0
#define  EPI_EPI_SOE_LINE0_LANE12_inst_addr                                      "0x007E"
#define  set_EPI_EPI_SOE_LINE0_LANE12_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE12_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE12_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE12_reg))
#define  EPI_EPI_SOE_LINE0_LANE12_lane12_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE12_lane12_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE12_lane12_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE12_get_lane12_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE12                                                0x180262C4
#define  EPI_EPI_SOE_LINE1_LANE12_reg_addr                                       "0xB80262C4"
#define  EPI_EPI_SOE_LINE1_LANE12_reg                                            0xB80262C4
#define  EPI_EPI_SOE_LINE1_LANE12_inst_addr                                      "0x007F"
#define  set_EPI_EPI_SOE_LINE1_LANE12_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE12_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE12_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE12_reg))
#define  EPI_EPI_SOE_LINE1_LANE12_lane12_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE12_lane12_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE12_lane12_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE12_get_lane12_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE12                                                0x180262C8
#define  EPI_EPI_SOE_LINE2_LANE12_reg_addr                                       "0xB80262C8"
#define  EPI_EPI_SOE_LINE2_LANE12_reg                                            0xB80262C8
#define  EPI_EPI_SOE_LINE2_LANE12_inst_addr                                      "0x0080"
#define  set_EPI_EPI_SOE_LINE2_LANE12_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE12_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE12_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE12_reg))
#define  EPI_EPI_SOE_LINE2_LANE12_lane12_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE12_lane12_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE12_lane12_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE12_get_lane12_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE12                                                0x180262CC
#define  EPI_EPI_SOE_LINE3_LANE12_reg_addr                                       "0xB80262CC"
#define  EPI_EPI_SOE_LINE3_LANE12_reg                                            0xB80262CC
#define  EPI_EPI_SOE_LINE3_LANE12_inst_addr                                      "0x0081"
#define  set_EPI_EPI_SOE_LINE3_LANE12_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE12_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE12_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE12_reg))
#define  EPI_EPI_SOE_LINE3_LANE12_lane12_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE12_lane12_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE12_lane12_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE12_get_lane12_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE13                                                0x180262D0
#define  EPI_EPI_SOE_LINE0_LANE13_reg_addr                                       "0xB80262D0"
#define  EPI_EPI_SOE_LINE0_LANE13_reg                                            0xB80262D0
#define  EPI_EPI_SOE_LINE0_LANE13_inst_addr                                      "0x0082"
#define  set_EPI_EPI_SOE_LINE0_LANE13_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE13_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE13_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE13_reg))
#define  EPI_EPI_SOE_LINE0_LANE13_lane13_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE13_lane13_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE13_lane13_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE13_get_lane13_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE13                                                0x180262D4
#define  EPI_EPI_SOE_LINE1_LANE13_reg_addr                                       "0xB80262D4"
#define  EPI_EPI_SOE_LINE1_LANE13_reg                                            0xB80262D4
#define  EPI_EPI_SOE_LINE1_LANE13_inst_addr                                      "0x0083"
#define  set_EPI_EPI_SOE_LINE1_LANE13_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE13_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE13_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE13_reg))
#define  EPI_EPI_SOE_LINE1_LANE13_lane13_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE13_lane13_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE13_lane13_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE13_get_lane13_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE13                                                0x180262D8
#define  EPI_EPI_SOE_LINE2_LANE13_reg_addr                                       "0xB80262D8"
#define  EPI_EPI_SOE_LINE2_LANE13_reg                                            0xB80262D8
#define  EPI_EPI_SOE_LINE2_LANE13_inst_addr                                      "0x0084"
#define  set_EPI_EPI_SOE_LINE2_LANE13_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE13_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE13_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE13_reg))
#define  EPI_EPI_SOE_LINE2_LANE13_lane13_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE13_lane13_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE13_lane13_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE13_get_lane13_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE13                                                0x180262DC
#define  EPI_EPI_SOE_LINE3_LANE13_reg_addr                                       "0xB80262DC"
#define  EPI_EPI_SOE_LINE3_LANE13_reg                                            0xB80262DC
#define  EPI_EPI_SOE_LINE3_LANE13_inst_addr                                      "0x0085"
#define  set_EPI_EPI_SOE_LINE3_LANE13_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE13_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE13_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE13_reg))
#define  EPI_EPI_SOE_LINE3_LANE13_lane13_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE13_lane13_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE13_lane13_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE13_get_lane13_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE14                                                0x180262E0
#define  EPI_EPI_SOE_LINE0_LANE14_reg_addr                                       "0xB80262E0"
#define  EPI_EPI_SOE_LINE0_LANE14_reg                                            0xB80262E0
#define  EPI_EPI_SOE_LINE0_LANE14_inst_addr                                      "0x0086"
#define  set_EPI_EPI_SOE_LINE0_LANE14_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE14_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE14_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE14_reg))
#define  EPI_EPI_SOE_LINE0_LANE14_lane14_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE14_lane14_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE14_lane14_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE14_get_lane14_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE14                                                0x180262E4
#define  EPI_EPI_SOE_LINE1_LANE14_reg_addr                                       "0xB80262E4"
#define  EPI_EPI_SOE_LINE1_LANE14_reg                                            0xB80262E4
#define  EPI_EPI_SOE_LINE1_LANE14_inst_addr                                      "0x0087"
#define  set_EPI_EPI_SOE_LINE1_LANE14_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE14_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE14_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE14_reg))
#define  EPI_EPI_SOE_LINE1_LANE14_lane14_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE14_lane14_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE14_lane14_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE14_get_lane14_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE14                                                0x180262E8
#define  EPI_EPI_SOE_LINE2_LANE14_reg_addr                                       "0xB80262E8"
#define  EPI_EPI_SOE_LINE2_LANE14_reg                                            0xB80262E8
#define  EPI_EPI_SOE_LINE2_LANE14_inst_addr                                      "0x0088"
#define  set_EPI_EPI_SOE_LINE2_LANE14_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE14_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE14_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE14_reg))
#define  EPI_EPI_SOE_LINE2_LANE14_lane14_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE14_lane14_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE14_lane14_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE14_get_lane14_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE14                                                0x180262EC
#define  EPI_EPI_SOE_LINE3_LANE14_reg_addr                                       "0xB80262EC"
#define  EPI_EPI_SOE_LINE3_LANE14_reg                                            0xB80262EC
#define  EPI_EPI_SOE_LINE3_LANE14_inst_addr                                      "0x0089"
#define  set_EPI_EPI_SOE_LINE3_LANE14_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE14_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE14_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE14_reg))
#define  EPI_EPI_SOE_LINE3_LANE14_lane14_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE14_lane14_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE14_lane14_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE14_get_lane14_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE15                                                0x180262F0
#define  EPI_EPI_SOE_LINE0_LANE15_reg_addr                                       "0xB80262F0"
#define  EPI_EPI_SOE_LINE0_LANE15_reg                                            0xB80262F0
#define  EPI_EPI_SOE_LINE0_LANE15_inst_addr                                      "0x008A"
#define  set_EPI_EPI_SOE_LINE0_LANE15_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE15_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE15_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE15_reg))
#define  EPI_EPI_SOE_LINE0_LANE15_lane15_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE15_lane15_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE15_lane15_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE15_get_lane15_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE15                                                0x180262F4
#define  EPI_EPI_SOE_LINE1_LANE15_reg_addr                                       "0xB80262F4"
#define  EPI_EPI_SOE_LINE1_LANE15_reg                                            0xB80262F4
#define  EPI_EPI_SOE_LINE1_LANE15_inst_addr                                      "0x008B"
#define  set_EPI_EPI_SOE_LINE1_LANE15_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE15_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE15_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE15_reg))
#define  EPI_EPI_SOE_LINE1_LANE15_lane15_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE15_lane15_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE15_lane15_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE15_get_lane15_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE15                                                0x180262F8
#define  EPI_EPI_SOE_LINE2_LANE15_reg_addr                                       "0xB80262F8"
#define  EPI_EPI_SOE_LINE2_LANE15_reg                                            0xB80262F8
#define  EPI_EPI_SOE_LINE2_LANE15_inst_addr                                      "0x008C"
#define  set_EPI_EPI_SOE_LINE2_LANE15_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE15_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE15_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE15_reg))
#define  EPI_EPI_SOE_LINE2_LANE15_lane15_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE15_lane15_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE15_lane15_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE15_get_lane15_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE15                                                0x180262FC
#define  EPI_EPI_SOE_LINE3_LANE15_reg_addr                                       "0xB80262FC"
#define  EPI_EPI_SOE_LINE3_LANE15_reg                                            0xB80262FC
#define  EPI_EPI_SOE_LINE3_LANE15_inst_addr                                      "0x008D"
#define  set_EPI_EPI_SOE_LINE3_LANE15_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE15_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE15_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE15_reg))
#define  EPI_EPI_SOE_LINE3_LANE15_lane15_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE15_lane15_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE15_lane15_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE15_get_lane15_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE16                                                0x18026300
#define  EPI_EPI_SOE_LINE0_LANE16_reg_addr                                       "0xB8026300"
#define  EPI_EPI_SOE_LINE0_LANE16_reg                                            0xB8026300
#define  EPI_EPI_SOE_LINE0_LANE16_inst_addr                                      "0x008E"
#define  set_EPI_EPI_SOE_LINE0_LANE16_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE16_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE16_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE16_reg))
#define  EPI_EPI_SOE_LINE0_LANE16_lane16_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE16_lane16_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE16_lane16_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE16_get_lane16_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE16                                                0x18026304
#define  EPI_EPI_SOE_LINE1_LANE16_reg_addr                                       "0xB8026304"
#define  EPI_EPI_SOE_LINE1_LANE16_reg                                            0xB8026304
#define  EPI_EPI_SOE_LINE1_LANE16_inst_addr                                      "0x008F"
#define  set_EPI_EPI_SOE_LINE1_LANE16_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE16_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE16_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE16_reg))
#define  EPI_EPI_SOE_LINE1_LANE16_lane16_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE16_lane16_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE16_lane16_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE16_get_lane16_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE16                                                0x18026308
#define  EPI_EPI_SOE_LINE2_LANE16_reg_addr                                       "0xB8026308"
#define  EPI_EPI_SOE_LINE2_LANE16_reg                                            0xB8026308
#define  EPI_EPI_SOE_LINE2_LANE16_inst_addr                                      "0x0090"
#define  set_EPI_EPI_SOE_LINE2_LANE16_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE16_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE16_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE16_reg))
#define  EPI_EPI_SOE_LINE2_LANE16_lane16_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE16_lane16_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE16_lane16_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE16_get_lane16_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE16                                                0x1802630C
#define  EPI_EPI_SOE_LINE3_LANE16_reg_addr                                       "0xB802630C"
#define  EPI_EPI_SOE_LINE3_LANE16_reg                                            0xB802630C
#define  EPI_EPI_SOE_LINE3_LANE16_inst_addr                                      "0x0091"
#define  set_EPI_EPI_SOE_LINE3_LANE16_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE16_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE16_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE16_reg))
#define  EPI_EPI_SOE_LINE3_LANE16_lane16_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE16_lane16_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE16_lane16_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE16_get_lane16_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE17                                                0x18026310
#define  EPI_EPI_SOE_LINE0_LANE17_reg_addr                                       "0xB8026310"
#define  EPI_EPI_SOE_LINE0_LANE17_reg                                            0xB8026310
#define  EPI_EPI_SOE_LINE0_LANE17_inst_addr                                      "0x0092"
#define  set_EPI_EPI_SOE_LINE0_LANE17_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE17_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE17_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE17_reg))
#define  EPI_EPI_SOE_LINE0_LANE17_lane17_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE17_lane17_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE17_lane17_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE17_get_lane17_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE17                                                0x18026314
#define  EPI_EPI_SOE_LINE1_LANE17_reg_addr                                       "0xB8026314"
#define  EPI_EPI_SOE_LINE1_LANE17_reg                                            0xB8026314
#define  EPI_EPI_SOE_LINE1_LANE17_inst_addr                                      "0x0093"
#define  set_EPI_EPI_SOE_LINE1_LANE17_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE17_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE17_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE17_reg))
#define  EPI_EPI_SOE_LINE1_LANE17_lane17_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE17_lane17_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE17_lane17_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE17_get_lane17_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE17                                                0x18026318
#define  EPI_EPI_SOE_LINE2_LANE17_reg_addr                                       "0xB8026318"
#define  EPI_EPI_SOE_LINE2_LANE17_reg                                            0xB8026318
#define  EPI_EPI_SOE_LINE2_LANE17_inst_addr                                      "0x0094"
#define  set_EPI_EPI_SOE_LINE2_LANE17_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE17_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE17_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE17_reg))
#define  EPI_EPI_SOE_LINE2_LANE17_lane17_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE17_lane17_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE17_lane17_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE17_get_lane17_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE17                                                0x1802631C
#define  EPI_EPI_SOE_LINE3_LANE17_reg_addr                                       "0xB802631C"
#define  EPI_EPI_SOE_LINE3_LANE17_reg                                            0xB802631C
#define  EPI_EPI_SOE_LINE3_LANE17_inst_addr                                      "0x0095"
#define  set_EPI_EPI_SOE_LINE3_LANE17_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE17_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE17_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE17_reg))
#define  EPI_EPI_SOE_LINE3_LANE17_lane17_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE17_lane17_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE17_lane17_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE17_get_lane17_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE18                                                0x18026320
#define  EPI_EPI_SOE_LINE0_LANE18_reg_addr                                       "0xB8026320"
#define  EPI_EPI_SOE_LINE0_LANE18_reg                                            0xB8026320
#define  EPI_EPI_SOE_LINE0_LANE18_inst_addr                                      "0x0096"
#define  set_EPI_EPI_SOE_LINE0_LANE18_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE18_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE18_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE18_reg))
#define  EPI_EPI_SOE_LINE0_LANE18_lane18_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE18_lane18_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE18_lane18_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE18_get_lane18_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE18                                                0x18026324
#define  EPI_EPI_SOE_LINE1_LANE18_reg_addr                                       "0xB8026324"
#define  EPI_EPI_SOE_LINE1_LANE18_reg                                            0xB8026324
#define  EPI_EPI_SOE_LINE1_LANE18_inst_addr                                      "0x0097"
#define  set_EPI_EPI_SOE_LINE1_LANE18_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE18_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE18_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE18_reg))
#define  EPI_EPI_SOE_LINE1_LANE18_lane18_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE18_lane18_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE18_lane18_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE18_get_lane18_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE18                                                0x18026328
#define  EPI_EPI_SOE_LINE2_LANE18_reg_addr                                       "0xB8026328"
#define  EPI_EPI_SOE_LINE2_LANE18_reg                                            0xB8026328
#define  EPI_EPI_SOE_LINE2_LANE18_inst_addr                                      "0x0098"
#define  set_EPI_EPI_SOE_LINE2_LANE18_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE18_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE18_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE18_reg))
#define  EPI_EPI_SOE_LINE2_LANE18_lane18_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE18_lane18_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE18_lane18_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE18_get_lane18_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE18                                                0x1802632C
#define  EPI_EPI_SOE_LINE3_LANE18_reg_addr                                       "0xB802632C"
#define  EPI_EPI_SOE_LINE3_LANE18_reg                                            0xB802632C
#define  EPI_EPI_SOE_LINE3_LANE18_inst_addr                                      "0x0099"
#define  set_EPI_EPI_SOE_LINE3_LANE18_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE18_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE18_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE18_reg))
#define  EPI_EPI_SOE_LINE3_LANE18_lane18_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE18_lane18_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE18_lane18_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE18_get_lane18_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE19                                                0x18026330
#define  EPI_EPI_SOE_LINE0_LANE19_reg_addr                                       "0xB8026330"
#define  EPI_EPI_SOE_LINE0_LANE19_reg                                            0xB8026330
#define  EPI_EPI_SOE_LINE0_LANE19_inst_addr                                      "0x009A"
#define  set_EPI_EPI_SOE_LINE0_LANE19_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE19_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE19_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE19_reg))
#define  EPI_EPI_SOE_LINE0_LANE19_lane19_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE19_lane19_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE19_lane19_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE19_get_lane19_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE19                                                0x18026334
#define  EPI_EPI_SOE_LINE1_LANE19_reg_addr                                       "0xB8026334"
#define  EPI_EPI_SOE_LINE1_LANE19_reg                                            0xB8026334
#define  EPI_EPI_SOE_LINE1_LANE19_inst_addr                                      "0x009B"
#define  set_EPI_EPI_SOE_LINE1_LANE19_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE19_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE19_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE19_reg))
#define  EPI_EPI_SOE_LINE1_LANE19_lane19_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE19_lane19_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE19_lane19_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE19_get_lane19_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE19                                                0x18026338
#define  EPI_EPI_SOE_LINE2_LANE19_reg_addr                                       "0xB8026338"
#define  EPI_EPI_SOE_LINE2_LANE19_reg                                            0xB8026338
#define  EPI_EPI_SOE_LINE2_LANE19_inst_addr                                      "0x009C"
#define  set_EPI_EPI_SOE_LINE2_LANE19_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE19_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE19_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE19_reg))
#define  EPI_EPI_SOE_LINE2_LANE19_lane19_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE19_lane19_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE19_lane19_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE19_get_lane19_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE19                                                0x1802633C
#define  EPI_EPI_SOE_LINE3_LANE19_reg_addr                                       "0xB802633C"
#define  EPI_EPI_SOE_LINE3_LANE19_reg                                            0xB802633C
#define  EPI_EPI_SOE_LINE3_LANE19_inst_addr                                      "0x009D"
#define  set_EPI_EPI_SOE_LINE3_LANE19_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE19_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE19_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE19_reg))
#define  EPI_EPI_SOE_LINE3_LANE19_lane19_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE19_lane19_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE19_lane19_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE19_get_lane19_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE20                                                0x18026340
#define  EPI_EPI_SOE_LINE0_LANE20_reg_addr                                       "0xB8026340"
#define  EPI_EPI_SOE_LINE0_LANE20_reg                                            0xB8026340
#define  EPI_EPI_SOE_LINE0_LANE20_inst_addr                                      "0x009E"
#define  set_EPI_EPI_SOE_LINE0_LANE20_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE20_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE20_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE20_reg))
#define  EPI_EPI_SOE_LINE0_LANE20_lane20_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE20_lane20_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE20_lane20_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE20_get_lane20_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE20                                                0x18026344
#define  EPI_EPI_SOE_LINE1_LANE20_reg_addr                                       "0xB8026344"
#define  EPI_EPI_SOE_LINE1_LANE20_reg                                            0xB8026344
#define  EPI_EPI_SOE_LINE1_LANE20_inst_addr                                      "0x009F"
#define  set_EPI_EPI_SOE_LINE1_LANE20_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE20_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE20_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE20_reg))
#define  EPI_EPI_SOE_LINE1_LANE20_lane20_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE20_lane20_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE20_lane20_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE20_get_lane20_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE20                                                0x18026348
#define  EPI_EPI_SOE_LINE2_LANE20_reg_addr                                       "0xB8026348"
#define  EPI_EPI_SOE_LINE2_LANE20_reg                                            0xB8026348
#define  EPI_EPI_SOE_LINE2_LANE20_inst_addr                                      "0x00A0"
#define  set_EPI_EPI_SOE_LINE2_LANE20_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE20_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE20_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE20_reg))
#define  EPI_EPI_SOE_LINE2_LANE20_lane20_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE20_lane20_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE20_lane20_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE20_get_lane20_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE20                                                0x1802634C
#define  EPI_EPI_SOE_LINE3_LANE20_reg_addr                                       "0xB802634C"
#define  EPI_EPI_SOE_LINE3_LANE20_reg                                            0xB802634C
#define  EPI_EPI_SOE_LINE3_LANE20_inst_addr                                      "0x00A1"
#define  set_EPI_EPI_SOE_LINE3_LANE20_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE20_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE20_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE20_reg))
#define  EPI_EPI_SOE_LINE3_LANE20_lane20_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE20_lane20_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE20_lane20_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE20_get_lane20_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE21                                                0x18026350
#define  EPI_EPI_SOE_LINE0_LANE21_reg_addr                                       "0xB8026350"
#define  EPI_EPI_SOE_LINE0_LANE21_reg                                            0xB8026350
#define  EPI_EPI_SOE_LINE0_LANE21_inst_addr                                      "0x00A2"
#define  set_EPI_EPI_SOE_LINE0_LANE21_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE21_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE21_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE21_reg))
#define  EPI_EPI_SOE_LINE0_LANE21_lane21_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE21_lane21_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE21_lane21_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE21_get_lane21_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE21                                                0x18026354
#define  EPI_EPI_SOE_LINE1_LANE21_reg_addr                                       "0xB8026354"
#define  EPI_EPI_SOE_LINE1_LANE21_reg                                            0xB8026354
#define  EPI_EPI_SOE_LINE1_LANE21_inst_addr                                      "0x00A3"
#define  set_EPI_EPI_SOE_LINE1_LANE21_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE21_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE21_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE21_reg))
#define  EPI_EPI_SOE_LINE1_LANE21_lane21_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE21_lane21_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE21_lane21_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE21_get_lane21_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE21                                                0x18026358
#define  EPI_EPI_SOE_LINE2_LANE21_reg_addr                                       "0xB8026358"
#define  EPI_EPI_SOE_LINE2_LANE21_reg                                            0xB8026358
#define  EPI_EPI_SOE_LINE2_LANE21_inst_addr                                      "0x00A4"
#define  set_EPI_EPI_SOE_LINE2_LANE21_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE21_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE21_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE21_reg))
#define  EPI_EPI_SOE_LINE2_LANE21_lane21_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE21_lane21_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE21_lane21_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE21_get_lane21_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE21                                                0x1802635C
#define  EPI_EPI_SOE_LINE3_LANE21_reg_addr                                       "0xB802635C"
#define  EPI_EPI_SOE_LINE3_LANE21_reg                                            0xB802635C
#define  EPI_EPI_SOE_LINE3_LANE21_inst_addr                                      "0x00A5"
#define  set_EPI_EPI_SOE_LINE3_LANE21_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE21_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE21_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE21_reg))
#define  EPI_EPI_SOE_LINE3_LANE21_lane21_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE21_lane21_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE21_lane21_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE21_get_lane21_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE22                                                0x18026360
#define  EPI_EPI_SOE_LINE0_LANE22_reg_addr                                       "0xB8026360"
#define  EPI_EPI_SOE_LINE0_LANE22_reg                                            0xB8026360
#define  EPI_EPI_SOE_LINE0_LANE22_inst_addr                                      "0x00A6"
#define  set_EPI_EPI_SOE_LINE0_LANE22_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE22_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE22_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE22_reg))
#define  EPI_EPI_SOE_LINE0_LANE22_lane22_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE22_lane22_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE22_lane22_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE22_get_lane22_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE22                                                0x18026364
#define  EPI_EPI_SOE_LINE1_LANE22_reg_addr                                       "0xB8026364"
#define  EPI_EPI_SOE_LINE1_LANE22_reg                                            0xB8026364
#define  EPI_EPI_SOE_LINE1_LANE22_inst_addr                                      "0x00A7"
#define  set_EPI_EPI_SOE_LINE1_LANE22_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE22_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE22_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE22_reg))
#define  EPI_EPI_SOE_LINE1_LANE22_lane22_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE22_lane22_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE22_lane22_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE22_get_lane22_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE22                                                0x18026368
#define  EPI_EPI_SOE_LINE2_LANE22_reg_addr                                       "0xB8026368"
#define  EPI_EPI_SOE_LINE2_LANE22_reg                                            0xB8026368
#define  EPI_EPI_SOE_LINE2_LANE22_inst_addr                                      "0x00A8"
#define  set_EPI_EPI_SOE_LINE2_LANE22_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE22_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE22_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE22_reg))
#define  EPI_EPI_SOE_LINE2_LANE22_lane22_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE22_lane22_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE22_lane22_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE22_get_lane22_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE22                                                0x1802636C
#define  EPI_EPI_SOE_LINE3_LANE22_reg_addr                                       "0xB802636C"
#define  EPI_EPI_SOE_LINE3_LANE22_reg                                            0xB802636C
#define  EPI_EPI_SOE_LINE3_LANE22_inst_addr                                      "0x00A9"
#define  set_EPI_EPI_SOE_LINE3_LANE22_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE22_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE22_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE22_reg))
#define  EPI_EPI_SOE_LINE3_LANE22_lane22_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE22_lane22_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE22_lane22_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE22_get_lane22_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE0_LANE23                                                0x18026370
#define  EPI_EPI_SOE_LINE0_LANE23_reg_addr                                       "0xB8026370"
#define  EPI_EPI_SOE_LINE0_LANE23_reg                                            0xB8026370
#define  EPI_EPI_SOE_LINE0_LANE23_inst_addr                                      "0x00AA"
#define  set_EPI_EPI_SOE_LINE0_LANE23_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE23_reg)=data)
#define  get_EPI_EPI_SOE_LINE0_LANE23_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE0_LANE23_reg))
#define  EPI_EPI_SOE_LINE0_LANE23_lane23_soe0_shift                              (0)
#define  EPI_EPI_SOE_LINE0_LANE23_lane23_soe0_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE0_LANE23_lane23_soe0(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE0_LANE23_get_lane23_soe0(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE1_LANE23                                                0x18026374
#define  EPI_EPI_SOE_LINE1_LANE23_reg_addr                                       "0xB8026374"
#define  EPI_EPI_SOE_LINE1_LANE23_reg                                            0xB8026374
#define  EPI_EPI_SOE_LINE1_LANE23_inst_addr                                      "0x00AB"
#define  set_EPI_EPI_SOE_LINE1_LANE23_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE23_reg)=data)
#define  get_EPI_EPI_SOE_LINE1_LANE23_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE1_LANE23_reg))
#define  EPI_EPI_SOE_LINE1_LANE23_lane23_soe1_shift                              (0)
#define  EPI_EPI_SOE_LINE1_LANE23_lane23_soe1_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE1_LANE23_lane23_soe1(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE1_LANE23_get_lane23_soe1(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE2_LANE23                                                0x18026378
#define  EPI_EPI_SOE_LINE2_LANE23_reg_addr                                       "0xB8026378"
#define  EPI_EPI_SOE_LINE2_LANE23_reg                                            0xB8026378
#define  EPI_EPI_SOE_LINE2_LANE23_inst_addr                                      "0x00AC"
#define  set_EPI_EPI_SOE_LINE2_LANE23_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE23_reg)=data)
#define  get_EPI_EPI_SOE_LINE2_LANE23_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE2_LANE23_reg))
#define  EPI_EPI_SOE_LINE2_LANE23_lane23_soe2_shift                              (0)
#define  EPI_EPI_SOE_LINE2_LANE23_lane23_soe2_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE2_LANE23_lane23_soe2(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE2_LANE23_get_lane23_soe2(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_SOE_LINE3_LANE23                                                0x1802637C
#define  EPI_EPI_SOE_LINE3_LANE23_reg_addr                                       "0xB802637C"
#define  EPI_EPI_SOE_LINE3_LANE23_reg                                            0xB802637C
#define  EPI_EPI_SOE_LINE3_LANE23_inst_addr                                      "0x00AD"
#define  set_EPI_EPI_SOE_LINE3_LANE23_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE23_reg)=data)
#define  get_EPI_EPI_SOE_LINE3_LANE23_reg                                        (*((volatile unsigned int*)EPI_EPI_SOE_LINE3_LANE23_reg))
#define  EPI_EPI_SOE_LINE3_LANE23_lane23_soe3_shift                              (0)
#define  EPI_EPI_SOE_LINE3_LANE23_lane23_soe3_mask                               (0x0003FFFF)
#define  EPI_EPI_SOE_LINE3_LANE23_lane23_soe3(data)                              (0x0003FFFF&(data))
#define  EPI_EPI_SOE_LINE3_LANE23_get_lane23_soe3(data)                          (0x0003FFFF&(data))

#define  EPI_EPI_LANE_DST_MUX0                                                   0x18026380
#define  EPI_EPI_LANE_DST_MUX0_reg_addr                                          "0xB8026380"
#define  EPI_EPI_LANE_DST_MUX0_reg                                               0xB8026380
#define  EPI_EPI_LANE_DST_MUX0_inst_addr                                         "0x00AE"
#define  set_EPI_EPI_LANE_DST_MUX0_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX0_reg)=data)
#define  get_EPI_EPI_LANE_DST_MUX0_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX0_reg))
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c4_mux_sel_shift                         (24)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c3_mux_sel_shift                         (18)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c2_mux_sel_shift                         (12)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c1_mux_sel_shift                         (6)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c0_mux_sel_shift                         (0)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c4_mux_sel_mask                          (0x3F000000)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c3_mux_sel_mask                          (0x00FC0000)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c2_mux_sel_mask                          (0x0003F000)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c1_mux_sel_mask                          (0x00000FC0)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c0_mux_sel_mask                          (0x0000003F)
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c4_mux_sel(data)                         (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c3_mux_sel(data)                         (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c2_mux_sel(data)                         (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c1_mux_sel(data)                         (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_DST_MUX0_epi_d_st_c0_mux_sel(data)                         (0x0000003F&(data))
#define  EPI_EPI_LANE_DST_MUX0_get_epi_d_st_c4_mux_sel(data)                     ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_DST_MUX0_get_epi_d_st_c3_mux_sel(data)                     ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_DST_MUX0_get_epi_d_st_c2_mux_sel(data)                     ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_DST_MUX0_get_epi_d_st_c1_mux_sel(data)                     ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_DST_MUX0_get_epi_d_st_c0_mux_sel(data)                     (0x0000003F&(data))

#define  EPI_EPI_LANE_DST_MUX1                                                   0x18026384
#define  EPI_EPI_LANE_DST_MUX1_reg_addr                                          "0xB8026384"
#define  EPI_EPI_LANE_DST_MUX1_reg                                               0xB8026384
#define  EPI_EPI_LANE_DST_MUX1_inst_addr                                         "0x00AF"
#define  set_EPI_EPI_LANE_DST_MUX1_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX1_reg)=data)
#define  get_EPI_EPI_LANE_DST_MUX1_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX1_reg))
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c9_mux_sel_shift                         (24)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c8_mux_sel_shift                         (18)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c7_mux_sel_shift                         (12)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c6_mux_sel_shift                         (6)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c5_mux_sel_shift                         (0)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c9_mux_sel_mask                          (0x3F000000)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c8_mux_sel_mask                          (0x00FC0000)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c7_mux_sel_mask                          (0x0003F000)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c6_mux_sel_mask                          (0x00000FC0)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c5_mux_sel_mask                          (0x0000003F)
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c9_mux_sel(data)                         (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c8_mux_sel(data)                         (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c7_mux_sel(data)                         (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c6_mux_sel(data)                         (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_DST_MUX1_epi_d_st_c5_mux_sel(data)                         (0x0000003F&(data))
#define  EPI_EPI_LANE_DST_MUX1_get_epi_d_st_c9_mux_sel(data)                     ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_DST_MUX1_get_epi_d_st_c8_mux_sel(data)                     ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_DST_MUX1_get_epi_d_st_c7_mux_sel(data)                     ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_DST_MUX1_get_epi_d_st_c6_mux_sel(data)                     ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_DST_MUX1_get_epi_d_st_c5_mux_sel(data)                     (0x0000003F&(data))

#define  EPI_EPI_LANE_DST_MUX2                                                   0x18026388
#define  EPI_EPI_LANE_DST_MUX2_reg_addr                                          "0xB8026388"
#define  EPI_EPI_LANE_DST_MUX2_reg                                               0xB8026388
#define  EPI_EPI_LANE_DST_MUX2_inst_addr                                         "0x00B0"
#define  set_EPI_EPI_LANE_DST_MUX2_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX2_reg)=data)
#define  get_EPI_EPI_LANE_DST_MUX2_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX2_reg))
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c14_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c13_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c12_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c11_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c10_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c14_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c13_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c12_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c11_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c10_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c14_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c13_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c12_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c11_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_DST_MUX2_epi_d_st_c10_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_DST_MUX2_get_epi_d_st_c14_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_DST_MUX2_get_epi_d_st_c13_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_DST_MUX2_get_epi_d_st_c12_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_DST_MUX2_get_epi_d_st_c11_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_DST_MUX2_get_epi_d_st_c10_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_DST_MUX3                                                   0x1802638C
#define  EPI_EPI_LANE_DST_MUX3_reg_addr                                          "0xB802638C"
#define  EPI_EPI_LANE_DST_MUX3_reg                                               0xB802638C
#define  EPI_EPI_LANE_DST_MUX3_inst_addr                                         "0x00B1"
#define  set_EPI_EPI_LANE_DST_MUX3_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX3_reg)=data)
#define  get_EPI_EPI_LANE_DST_MUX3_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX3_reg))
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c19_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c18_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c17_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c16_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c15_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c19_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c18_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c17_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c16_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c15_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c19_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c18_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c17_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c16_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_DST_MUX3_epi_d_st_c15_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_DST_MUX3_get_epi_d_st_c19_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_DST_MUX3_get_epi_d_st_c18_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_DST_MUX3_get_epi_d_st_c17_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_DST_MUX3_get_epi_d_st_c16_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_DST_MUX3_get_epi_d_st_c15_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_DST_MUX4                                                   0x18026390
#define  EPI_EPI_LANE_DST_MUX4_reg_addr                                          "0xB8026390"
#define  EPI_EPI_LANE_DST_MUX4_reg                                               0xB8026390
#define  EPI_EPI_LANE_DST_MUX4_inst_addr                                         "0x00B2"
#define  set_EPI_EPI_LANE_DST_MUX4_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX4_reg)=data)
#define  get_EPI_EPI_LANE_DST_MUX4_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX4_reg))
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c24_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c23_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c22_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c21_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c20_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c24_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c23_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c22_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c21_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c20_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c24_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c23_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c22_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c21_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_DST_MUX4_epi_d_st_c20_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_DST_MUX4_get_epi_d_st_c24_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_DST_MUX4_get_epi_d_st_c23_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_DST_MUX4_get_epi_d_st_c22_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_DST_MUX4_get_epi_d_st_c21_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_DST_MUX4_get_epi_d_st_c20_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_DST_MUX5                                                   0x18026394
#define  EPI_EPI_LANE_DST_MUX5_reg_addr                                          "0xB8026394"
#define  EPI_EPI_LANE_DST_MUX5_reg                                               0xB8026394
#define  EPI_EPI_LANE_DST_MUX5_inst_addr                                         "0x00B3"
#define  set_EPI_EPI_LANE_DST_MUX5_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX5_reg)=data)
#define  get_EPI_EPI_LANE_DST_MUX5_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_DST_MUX5_reg))
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c29_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c28_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c27_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c26_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c25_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c29_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c28_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c27_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c26_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c25_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c29_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c28_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c27_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c26_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_DST_MUX5_epi_d_st_c25_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_DST_MUX5_get_epi_d_st_c29_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_DST_MUX5_get_epi_d_st_c28_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_DST_MUX5_get_epi_d_st_c27_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_DST_MUX5_get_epi_d_st_c26_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_DST_MUX5_get_epi_d_st_c25_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_CST_MUX0                                                   0x18026398
#define  EPI_EPI_LANE_CST_MUX0_reg_addr                                          "0xB8026398"
#define  EPI_EPI_LANE_CST_MUX0_reg                                               0xB8026398
#define  EPI_EPI_LANE_CST_MUX0_inst_addr                                         "0x00B4"
#define  set_EPI_EPI_LANE_CST_MUX0_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX0_reg)=data)
#define  get_EPI_EPI_LANE_CST_MUX0_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX0_reg))
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c4_mux_sel_shift                         (24)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c3_mux_sel_shift                         (18)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c2_mux_sel_shift                         (12)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c1_mux_sel_shift                         (6)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c0_mux_sel_shift                         (0)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c4_mux_sel_mask                          (0x3F000000)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c3_mux_sel_mask                          (0x00FC0000)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c2_mux_sel_mask                          (0x0003F000)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c1_mux_sel_mask                          (0x00000FC0)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c0_mux_sel_mask                          (0x0000003F)
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c4_mux_sel(data)                         (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c3_mux_sel(data)                         (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c2_mux_sel(data)                         (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c1_mux_sel(data)                         (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CST_MUX0_epi_c_st_c0_mux_sel(data)                         (0x0000003F&(data))
#define  EPI_EPI_LANE_CST_MUX0_get_epi_c_st_c4_mux_sel(data)                     ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CST_MUX0_get_epi_c_st_c3_mux_sel(data)                     ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CST_MUX0_get_epi_c_st_c2_mux_sel(data)                     ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CST_MUX0_get_epi_c_st_c1_mux_sel(data)                     ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CST_MUX0_get_epi_c_st_c0_mux_sel(data)                     (0x0000003F&(data))

#define  EPI_EPI_LANE_CST_MUX1                                                   0x1802639C
#define  EPI_EPI_LANE_CST_MUX1_reg_addr                                          "0xB802639C"
#define  EPI_EPI_LANE_CST_MUX1_reg                                               0xB802639C
#define  EPI_EPI_LANE_CST_MUX1_inst_addr                                         "0x00B5"
#define  set_EPI_EPI_LANE_CST_MUX1_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX1_reg)=data)
#define  get_EPI_EPI_LANE_CST_MUX1_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX1_reg))
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c9_mux_sel_shift                         (24)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c8_mux_sel_shift                         (18)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c7_mux_sel_shift                         (12)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c6_mux_sel_shift                         (6)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c5_mux_sel_shift                         (0)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c9_mux_sel_mask                          (0x3F000000)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c8_mux_sel_mask                          (0x00FC0000)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c7_mux_sel_mask                          (0x0003F000)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c6_mux_sel_mask                          (0x00000FC0)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c5_mux_sel_mask                          (0x0000003F)
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c9_mux_sel(data)                         (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c8_mux_sel(data)                         (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c7_mux_sel(data)                         (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c6_mux_sel(data)                         (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CST_MUX1_epi_c_st_c5_mux_sel(data)                         (0x0000003F&(data))
#define  EPI_EPI_LANE_CST_MUX1_get_epi_c_st_c9_mux_sel(data)                     ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CST_MUX1_get_epi_c_st_c8_mux_sel(data)                     ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CST_MUX1_get_epi_c_st_c7_mux_sel(data)                     ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CST_MUX1_get_epi_c_st_c6_mux_sel(data)                     ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CST_MUX1_get_epi_c_st_c5_mux_sel(data)                     (0x0000003F&(data))

#define  EPI_EPI_LANE_CST_MUX2                                                   0x180263A0
#define  EPI_EPI_LANE_CST_MUX2_reg_addr                                          "0xB80263A0"
#define  EPI_EPI_LANE_CST_MUX2_reg                                               0xB80263A0
#define  EPI_EPI_LANE_CST_MUX2_inst_addr                                         "0x00B6"
#define  set_EPI_EPI_LANE_CST_MUX2_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX2_reg)=data)
#define  get_EPI_EPI_LANE_CST_MUX2_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX2_reg))
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c14_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c13_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c12_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c11_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c10_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c14_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c13_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c12_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c11_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c10_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c14_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c13_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c12_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c11_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CST_MUX2_epi_c_st_c10_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_CST_MUX2_get_epi_c_st_c14_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CST_MUX2_get_epi_c_st_c13_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CST_MUX2_get_epi_c_st_c12_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CST_MUX2_get_epi_c_st_c11_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CST_MUX2_get_epi_c_st_c10_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_CST_MUX3                                                   0x180263A4
#define  EPI_EPI_LANE_CST_MUX3_reg_addr                                          "0xB80263A4"
#define  EPI_EPI_LANE_CST_MUX3_reg                                               0xB80263A4
#define  EPI_EPI_LANE_CST_MUX3_inst_addr                                         "0x00B7"
#define  set_EPI_EPI_LANE_CST_MUX3_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX3_reg)=data)
#define  get_EPI_EPI_LANE_CST_MUX3_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX3_reg))
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c19_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c18_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c17_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c16_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c15_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c19_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c18_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c17_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c16_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c15_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c19_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c18_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c17_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c16_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CST_MUX3_epi_c_st_c15_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_CST_MUX3_get_epi_c_st_c19_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CST_MUX3_get_epi_c_st_c18_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CST_MUX3_get_epi_c_st_c17_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CST_MUX3_get_epi_c_st_c16_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CST_MUX3_get_epi_c_st_c15_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_CST_MUX4                                                   0x180263A8
#define  EPI_EPI_LANE_CST_MUX4_reg_addr                                          "0xB80263A8"
#define  EPI_EPI_LANE_CST_MUX4_reg                                               0xB80263A8
#define  EPI_EPI_LANE_CST_MUX4_inst_addr                                         "0x00B8"
#define  set_EPI_EPI_LANE_CST_MUX4_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX4_reg)=data)
#define  get_EPI_EPI_LANE_CST_MUX4_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX4_reg))
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c24_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c23_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c22_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c21_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c20_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c24_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c23_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c22_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c21_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c20_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c24_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c23_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c22_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c21_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CST_MUX4_epi_c_st_c20_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_CST_MUX4_get_epi_c_st_c24_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CST_MUX4_get_epi_c_st_c23_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CST_MUX4_get_epi_c_st_c22_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CST_MUX4_get_epi_c_st_c21_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CST_MUX4_get_epi_c_st_c20_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_CST_MUX5                                                   0x180263AC
#define  EPI_EPI_LANE_CST_MUX5_reg_addr                                          "0xB80263AC"
#define  EPI_EPI_LANE_CST_MUX5_reg                                               0xB80263AC
#define  EPI_EPI_LANE_CST_MUX5_inst_addr                                         "0x00B9"
#define  set_EPI_EPI_LANE_CST_MUX5_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX5_reg)=data)
#define  get_EPI_EPI_LANE_CST_MUX5_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_CST_MUX5_reg))
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c29_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c28_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c27_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c26_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c25_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c29_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c28_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c27_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c26_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c25_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c29_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c28_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c27_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c26_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CST_MUX5_epi_c_st_c25_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_CST_MUX5_get_epi_c_st_c29_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CST_MUX5_get_epi_c_st_c28_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CST_MUX5_get_epi_c_st_c27_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CST_MUX5_get_epi_c_st_c26_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CST_MUX5_get_epi_c_st_c25_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR1_MUX0                                                  0x180263B0
#define  EPI_EPI_LANE_CTR1_MUX0_reg_addr                                         "0xB80263B0"
#define  EPI_EPI_LANE_CTR1_MUX0_reg                                              0xB80263B0
#define  EPI_EPI_LANE_CTR1_MUX0_inst_addr                                        "0x00BA"
#define  set_EPI_EPI_LANE_CTR1_MUX0_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX0_reg)=data)
#define  get_EPI_EPI_LANE_CTR1_MUX0_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX0_reg))
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c4_mux_sel_shift                       (24)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c3_mux_sel_shift                       (18)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c2_mux_sel_shift                       (12)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c1_mux_sel_shift                       (6)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c0_mux_sel_shift                       (0)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c4_mux_sel_mask                        (0x3F000000)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c3_mux_sel_mask                        (0x00FC0000)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c2_mux_sel_mask                        (0x0003F000)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c1_mux_sel_mask                        (0x00000FC0)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c0_mux_sel_mask                        (0x0000003F)
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c4_mux_sel(data)                       (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c3_mux_sel(data)                       (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c2_mux_sel(data)                       (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c1_mux_sel(data)                       (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR1_MUX0_lane_ctr1_c0_mux_sel(data)                       (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR1_MUX0_get_lane_ctr1_c4_mux_sel(data)                   ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR1_MUX0_get_lane_ctr1_c3_mux_sel(data)                   ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR1_MUX0_get_lane_ctr1_c2_mux_sel(data)                   ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR1_MUX0_get_lane_ctr1_c1_mux_sel(data)                   ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR1_MUX0_get_lane_ctr1_c0_mux_sel(data)                   (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR1_MUX1                                                  0x180263B4
#define  EPI_EPI_LANE_CTR1_MUX1_reg_addr                                         "0xB80263B4"
#define  EPI_EPI_LANE_CTR1_MUX1_reg                                              0xB80263B4
#define  EPI_EPI_LANE_CTR1_MUX1_inst_addr                                        "0x00BB"
#define  set_EPI_EPI_LANE_CTR1_MUX1_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX1_reg)=data)
#define  get_EPI_EPI_LANE_CTR1_MUX1_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX1_reg))
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c9_mux_sel_shift                       (24)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c8_mux_sel_shift                       (18)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c7_mux_sel_shift                       (12)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c6_mux_sel_shift                       (6)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c5_mux_sel_shift                       (0)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c9_mux_sel_mask                        (0x3F000000)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c8_mux_sel_mask                        (0x00FC0000)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c7_mux_sel_mask                        (0x0003F000)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c6_mux_sel_mask                        (0x00000FC0)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c5_mux_sel_mask                        (0x0000003F)
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c9_mux_sel(data)                       (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c8_mux_sel(data)                       (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c7_mux_sel(data)                       (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c6_mux_sel(data)                       (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR1_MUX1_lane_ctr1_c5_mux_sel(data)                       (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR1_MUX1_get_lane_ctr1_c9_mux_sel(data)                   ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR1_MUX1_get_lane_ctr1_c8_mux_sel(data)                   ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR1_MUX1_get_lane_ctr1_c7_mux_sel(data)                   ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR1_MUX1_get_lane_ctr1_c6_mux_sel(data)                   ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR1_MUX1_get_lane_ctr1_c5_mux_sel(data)                   (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR1_MUX2                                                  0x180263B8
#define  EPI_EPI_LANE_CTR1_MUX2_reg_addr                                         "0xB80263B8"
#define  EPI_EPI_LANE_CTR1_MUX2_reg                                              0xB80263B8
#define  EPI_EPI_LANE_CTR1_MUX2_inst_addr                                        "0x00BC"
#define  set_EPI_EPI_LANE_CTR1_MUX2_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX2_reg)=data)
#define  get_EPI_EPI_LANE_CTR1_MUX2_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX2_reg))
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c14_mux_sel_shift                      (24)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c13_mux_sel_shift                      (18)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c12_mux_sel_shift                      (12)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c11_mux_sel_shift                      (6)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c10_mux_sel_shift                      (0)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c14_mux_sel_mask                       (0x3F000000)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c13_mux_sel_mask                       (0x00FC0000)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c12_mux_sel_mask                       (0x0003F000)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c11_mux_sel_mask                       (0x00000FC0)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c10_mux_sel_mask                       (0x0000003F)
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c14_mux_sel(data)                      (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c13_mux_sel(data)                      (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c12_mux_sel(data)                      (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c11_mux_sel(data)                      (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR1_MUX2_lane_ctr1_c10_mux_sel(data)                      (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR1_MUX2_get_lane_ctr1_c14_mux_sel(data)                  ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR1_MUX2_get_lane_ctr1_c13_mux_sel(data)                  ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR1_MUX2_get_lane_ctr1_c12_mux_sel(data)                  ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR1_MUX2_get_lane_ctr1_c11_mux_sel(data)                  ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR1_MUX2_get_lane_ctr1_c10_mux_sel(data)                  (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR1_MUX3                                                  0x180263BC
#define  EPI_EPI_LANE_CTR1_MUX3_reg_addr                                         "0xB80263BC"
#define  EPI_EPI_LANE_CTR1_MUX3_reg                                              0xB80263BC
#define  EPI_EPI_LANE_CTR1_MUX3_inst_addr                                        "0x00BD"
#define  set_EPI_EPI_LANE_CTR1_MUX3_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX3_reg)=data)
#define  get_EPI_EPI_LANE_CTR1_MUX3_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX3_reg))
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c19_mux_sel_shift                      (24)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c18_mux_sel_shift                      (18)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c17_mux_sel_shift                      (12)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c16_mux_sel_shift                      (6)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c15_mux_sel_shift                      (0)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c19_mux_sel_mask                       (0x3F000000)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c18_mux_sel_mask                       (0x00FC0000)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c17_mux_sel_mask                       (0x0003F000)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c16_mux_sel_mask                       (0x00000FC0)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c15_mux_sel_mask                       (0x0000003F)
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c19_mux_sel(data)                      (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c18_mux_sel(data)                      (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c17_mux_sel(data)                      (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c16_mux_sel(data)                      (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR1_MUX3_lane_ctr1_c15_mux_sel(data)                      (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR1_MUX3_get_lane_ctr1_c19_mux_sel(data)                  ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR1_MUX3_get_lane_ctr1_c18_mux_sel(data)                  ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR1_MUX3_get_lane_ctr1_c17_mux_sel(data)                  ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR1_MUX3_get_lane_ctr1_c16_mux_sel(data)                  ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR1_MUX3_get_lane_ctr1_c15_mux_sel(data)                  (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR1_MUX4                                                  0x180263C0
#define  EPI_EPI_LANE_CTR1_MUX4_reg_addr                                         "0xB80263C0"
#define  EPI_EPI_LANE_CTR1_MUX4_reg                                              0xB80263C0
#define  EPI_EPI_LANE_CTR1_MUX4_inst_addr                                        "0x00BE"
#define  set_EPI_EPI_LANE_CTR1_MUX4_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX4_reg)=data)
#define  get_EPI_EPI_LANE_CTR1_MUX4_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX4_reg))
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c24_mux_sel_shift                      (24)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c23_mux_sel_shift                      (18)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c22_mux_sel_shift                      (12)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c21_mux_sel_shift                      (6)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c20_mux_sel_shift                      (0)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c24_mux_sel_mask                       (0x3F000000)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c23_mux_sel_mask                       (0x00FC0000)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c22_mux_sel_mask                       (0x0003F000)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c21_mux_sel_mask                       (0x00000FC0)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c20_mux_sel_mask                       (0x0000003F)
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c24_mux_sel(data)                      (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c23_mux_sel(data)                      (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c22_mux_sel(data)                      (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c21_mux_sel(data)                      (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR1_MUX4_lane_ctr1_c20_mux_sel(data)                      (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR1_MUX4_get_lane_ctr1_c24_mux_sel(data)                  ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR1_MUX4_get_lane_ctr1_c23_mux_sel(data)                  ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR1_MUX4_get_lane_ctr1_c22_mux_sel(data)                  ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR1_MUX4_get_lane_ctr1_c21_mux_sel(data)                  ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR1_MUX4_get_lane_ctr1_c20_mux_sel(data)                  (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR1_MUX5                                                  0x180263C4
#define  EPI_EPI_LANE_CTR1_MUX5_reg_addr                                         "0xB80263C4"
#define  EPI_EPI_LANE_CTR1_MUX5_reg                                              0xB80263C4
#define  EPI_EPI_LANE_CTR1_MUX5_inst_addr                                        "0x00BF"
#define  set_EPI_EPI_LANE_CTR1_MUX5_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX5_reg)=data)
#define  get_EPI_EPI_LANE_CTR1_MUX5_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR1_MUX5_reg))
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c29_mux_sel_shift                      (24)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c28_mux_sel_shift                      (18)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c27_mux_sel_shift                      (12)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c26_mux_sel_shift                      (6)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c25_mux_sel_shift                      (0)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c29_mux_sel_mask                       (0x3F000000)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c28_mux_sel_mask                       (0x00FC0000)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c27_mux_sel_mask                       (0x0003F000)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c26_mux_sel_mask                       (0x00000FC0)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c25_mux_sel_mask                       (0x0000003F)
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c29_mux_sel(data)                      (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c28_mux_sel(data)                      (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c27_mux_sel(data)                      (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c26_mux_sel(data)                      (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR1_MUX5_lane_ctr1_c25_mux_sel(data)                      (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR1_MUX5_get_lane_ctr1_c29_mux_sel(data)                  ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR1_MUX5_get_lane_ctr1_c28_mux_sel(data)                  ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR1_MUX5_get_lane_ctr1_c27_mux_sel(data)                  ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR1_MUX5_get_lane_ctr1_c26_mux_sel(data)                  ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR1_MUX5_get_lane_ctr1_c25_mux_sel(data)                  (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR2_MUX0                                                  0x180263C8
#define  EPI_EPI_LANE_CTR2_MUX0_reg_addr                                         "0xB80263C8"
#define  EPI_EPI_LANE_CTR2_MUX0_reg                                              0xB80263C8
#define  EPI_EPI_LANE_CTR2_MUX0_inst_addr                                        "0x00C0"
#define  set_EPI_EPI_LANE_CTR2_MUX0_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX0_reg)=data)
#define  get_EPI_EPI_LANE_CTR2_MUX0_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX0_reg))
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c4_mux_sel_shift                       (24)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c3_mux_sel_shift                       (18)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c2_mux_sel_shift                       (12)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c1_mux_sel_shift                       (6)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c0_mux_sel_shift                       (0)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c4_mux_sel_mask                        (0x3F000000)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c3_mux_sel_mask                        (0x00FC0000)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c2_mux_sel_mask                        (0x0003F000)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c1_mux_sel_mask                        (0x00000FC0)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c0_mux_sel_mask                        (0x0000003F)
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c4_mux_sel(data)                       (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c3_mux_sel(data)                       (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c2_mux_sel(data)                       (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c1_mux_sel(data)                       (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR2_MUX0_lane_ctr2_c0_mux_sel(data)                       (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR2_MUX0_get_lane_ctr2_c4_mux_sel(data)                   ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR2_MUX0_get_lane_ctr2_c3_mux_sel(data)                   ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR2_MUX0_get_lane_ctr2_c2_mux_sel(data)                   ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR2_MUX0_get_lane_ctr2_c1_mux_sel(data)                   ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR2_MUX0_get_lane_ctr2_c0_mux_sel(data)                   (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR2_MUX1                                                  0x180263CC
#define  EPI_EPI_LANE_CTR2_MUX1_reg_addr                                         "0xB80263CC"
#define  EPI_EPI_LANE_CTR2_MUX1_reg                                              0xB80263CC
#define  EPI_EPI_LANE_CTR2_MUX1_inst_addr                                        "0x00C1"
#define  set_EPI_EPI_LANE_CTR2_MUX1_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX1_reg)=data)
#define  get_EPI_EPI_LANE_CTR2_MUX1_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX1_reg))
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c9_mux_sel_shift                       (24)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c8_mux_sel_shift                       (18)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c7_mux_sel_shift                       (12)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c6_mux_sel_shift                       (6)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c5_mux_sel_shift                       (0)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c9_mux_sel_mask                        (0x3F000000)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c8_mux_sel_mask                        (0x00FC0000)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c7_mux_sel_mask                        (0x0003F000)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c6_mux_sel_mask                        (0x00000FC0)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c5_mux_sel_mask                        (0x0000003F)
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c9_mux_sel(data)                       (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c8_mux_sel(data)                       (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c7_mux_sel(data)                       (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c6_mux_sel(data)                       (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR2_MUX1_lane_ctr2_c5_mux_sel(data)                       (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR2_MUX1_get_lane_ctr2_c9_mux_sel(data)                   ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR2_MUX1_get_lane_ctr2_c8_mux_sel(data)                   ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR2_MUX1_get_lane_ctr2_c7_mux_sel(data)                   ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR2_MUX1_get_lane_ctr2_c6_mux_sel(data)                   ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR2_MUX1_get_lane_ctr2_c5_mux_sel(data)                   (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR2_MUX2                                                  0x180263D0
#define  EPI_EPI_LANE_CTR2_MUX2_reg_addr                                         "0xB80263D0"
#define  EPI_EPI_LANE_CTR2_MUX2_reg                                              0xB80263D0
#define  EPI_EPI_LANE_CTR2_MUX2_inst_addr                                        "0x00C2"
#define  set_EPI_EPI_LANE_CTR2_MUX2_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX2_reg)=data)
#define  get_EPI_EPI_LANE_CTR2_MUX2_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX2_reg))
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c14_mux_sel_shift                      (24)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c13_mux_sel_shift                      (18)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c12_mux_sel_shift                      (12)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c11_mux_sel_shift                      (6)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c10_mux_sel_shift                      (0)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c14_mux_sel_mask                       (0x3F000000)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c13_mux_sel_mask                       (0x00FC0000)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c12_mux_sel_mask                       (0x0003F000)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c11_mux_sel_mask                       (0x00000FC0)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c10_mux_sel_mask                       (0x0000003F)
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c14_mux_sel(data)                      (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c13_mux_sel(data)                      (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c12_mux_sel(data)                      (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c11_mux_sel(data)                      (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR2_MUX2_lane_ctr2_c10_mux_sel(data)                      (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR2_MUX2_get_lane_ctr2_c14_mux_sel(data)                  ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR2_MUX2_get_lane_ctr2_c13_mux_sel(data)                  ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR2_MUX2_get_lane_ctr2_c12_mux_sel(data)                  ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR2_MUX2_get_lane_ctr2_c11_mux_sel(data)                  ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR2_MUX2_get_lane_ctr2_c10_mux_sel(data)                  (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR2_MUX3                                                  0x180263D4
#define  EPI_EPI_LANE_CTR2_MUX3_reg_addr                                         "0xB80263D4"
#define  EPI_EPI_LANE_CTR2_MUX3_reg                                              0xB80263D4
#define  EPI_EPI_LANE_CTR2_MUX3_inst_addr                                        "0x00C3"
#define  set_EPI_EPI_LANE_CTR2_MUX3_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX3_reg)=data)
#define  get_EPI_EPI_LANE_CTR2_MUX3_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX3_reg))
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c19_mux_sel_shift                      (24)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c18_mux_sel_shift                      (18)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c17_mux_sel_shift                      (12)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c16_mux_sel_shift                      (6)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c15_mux_sel_shift                      (0)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c19_mux_sel_mask                       (0x3F000000)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c18_mux_sel_mask                       (0x00FC0000)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c17_mux_sel_mask                       (0x0003F000)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c16_mux_sel_mask                       (0x00000FC0)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c15_mux_sel_mask                       (0x0000003F)
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c19_mux_sel(data)                      (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c18_mux_sel(data)                      (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c17_mux_sel(data)                      (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c16_mux_sel(data)                      (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR2_MUX3_lane_ctr2_c15_mux_sel(data)                      (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR2_MUX3_get_lane_ctr2_c19_mux_sel(data)                  ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR2_MUX3_get_lane_ctr2_c18_mux_sel(data)                  ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR2_MUX3_get_lane_ctr2_c17_mux_sel(data)                  ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR2_MUX3_get_lane_ctr2_c16_mux_sel(data)                  ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR2_MUX3_get_lane_ctr2_c15_mux_sel(data)                  (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR2_MUX4                                                  0x180263D8
#define  EPI_EPI_LANE_CTR2_MUX4_reg_addr                                         "0xB80263D8"
#define  EPI_EPI_LANE_CTR2_MUX4_reg                                              0xB80263D8
#define  EPI_EPI_LANE_CTR2_MUX4_inst_addr                                        "0x00C4"
#define  set_EPI_EPI_LANE_CTR2_MUX4_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX4_reg)=data)
#define  get_EPI_EPI_LANE_CTR2_MUX4_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX4_reg))
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c24_mux_sel_shift                      (24)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c23_mux_sel_shift                      (18)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c22_mux_sel_shift                      (12)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c21_mux_sel_shift                      (6)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c20_mux_sel_shift                      (0)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c24_mux_sel_mask                       (0x3F000000)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c23_mux_sel_mask                       (0x00FC0000)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c22_mux_sel_mask                       (0x0003F000)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c21_mux_sel_mask                       (0x00000FC0)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c20_mux_sel_mask                       (0x0000003F)
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c24_mux_sel(data)                      (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c23_mux_sel(data)                      (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c22_mux_sel(data)                      (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c21_mux_sel(data)                      (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR2_MUX4_lane_ctr2_c20_mux_sel(data)                      (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR2_MUX4_get_lane_ctr2_c24_mux_sel(data)                  ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR2_MUX4_get_lane_ctr2_c23_mux_sel(data)                  ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR2_MUX4_get_lane_ctr2_c22_mux_sel(data)                  ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR2_MUX4_get_lane_ctr2_c21_mux_sel(data)                  ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR2_MUX4_get_lane_ctr2_c20_mux_sel(data)                  (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR2_MUX5                                                  0x180263DC
#define  EPI_EPI_LANE_CTR2_MUX5_reg_addr                                         "0xB80263DC"
#define  EPI_EPI_LANE_CTR2_MUX5_reg                                              0xB80263DC
#define  EPI_EPI_LANE_CTR2_MUX5_inst_addr                                        "0x00C5"
#define  set_EPI_EPI_LANE_CTR2_MUX5_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX5_reg)=data)
#define  get_EPI_EPI_LANE_CTR2_MUX5_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR2_MUX5_reg))
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c29_mux_sel_shift                      (24)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c28_mux_sel_shift                      (18)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c27_mux_sel_shift                      (12)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c26_mux_sel_shift                      (6)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c25_mux_sel_shift                      (0)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c29_mux_sel_mask                       (0x3F000000)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c28_mux_sel_mask                       (0x00FC0000)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c27_mux_sel_mask                       (0x0003F000)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c26_mux_sel_mask                       (0x00000FC0)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c25_mux_sel_mask                       (0x0000003F)
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c29_mux_sel(data)                      (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c28_mux_sel(data)                      (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c27_mux_sel(data)                      (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c26_mux_sel(data)                      (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR2_MUX5_lane_ctr2_c25_mux_sel(data)                      (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR2_MUX5_get_lane_ctr2_c29_mux_sel(data)                  ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR2_MUX5_get_lane_ctr2_c28_mux_sel(data)                  ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR2_MUX5_get_lane_ctr2_c27_mux_sel(data)                  ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR2_MUX5_get_lane_ctr2_c26_mux_sel(data)                  ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR2_MUX5_get_lane_ctr2_c25_mux_sel(data)                  (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR3_MUX0                                                  0x180263E0
#define  EPI_EPI_LANE_CTR3_MUX0_reg_addr                                         "0xB80263E0"
#define  EPI_EPI_LANE_CTR3_MUX0_reg                                              0xB80263E0
#define  EPI_EPI_LANE_CTR3_MUX0_inst_addr                                        "0x00C6"
#define  set_EPI_EPI_LANE_CTR3_MUX0_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX0_reg)=data)
#define  get_EPI_EPI_LANE_CTR3_MUX0_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX0_reg))
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c4_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c3_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c2_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c1_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c0_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c4_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c3_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c2_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c1_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c0_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c4_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c3_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c2_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c1_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR3_MUX0_epi_ctr3_c0_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR3_MUX0_get_epi_ctr3_c4_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR3_MUX0_get_epi_ctr3_c3_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR3_MUX0_get_epi_ctr3_c2_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR3_MUX0_get_epi_ctr3_c1_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR3_MUX0_get_epi_ctr3_c0_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR3_MUX1                                                  0x180263E4
#define  EPI_EPI_LANE_CTR3_MUX1_reg_addr                                         "0xB80263E4"
#define  EPI_EPI_LANE_CTR3_MUX1_reg                                              0xB80263E4
#define  EPI_EPI_LANE_CTR3_MUX1_inst_addr                                        "0x00C7"
#define  set_EPI_EPI_LANE_CTR3_MUX1_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX1_reg)=data)
#define  get_EPI_EPI_LANE_CTR3_MUX1_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX1_reg))
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c9_mux_sel_shift                        (24)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c8_mux_sel_shift                        (18)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c7_mux_sel_shift                        (12)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c6_mux_sel_shift                        (6)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c5_mux_sel_shift                        (0)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c9_mux_sel_mask                         (0x3F000000)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c8_mux_sel_mask                         (0x00FC0000)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c7_mux_sel_mask                         (0x0003F000)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c6_mux_sel_mask                         (0x00000FC0)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c5_mux_sel_mask                         (0x0000003F)
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c9_mux_sel(data)                        (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c8_mux_sel(data)                        (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c7_mux_sel(data)                        (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c6_mux_sel(data)                        (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR3_MUX1_epi_ctr3_c5_mux_sel(data)                        (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR3_MUX1_get_epi_ctr3_c9_mux_sel(data)                    ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR3_MUX1_get_epi_ctr3_c8_mux_sel(data)                    ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR3_MUX1_get_epi_ctr3_c7_mux_sel(data)                    ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR3_MUX1_get_epi_ctr3_c6_mux_sel(data)                    ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR3_MUX1_get_epi_ctr3_c5_mux_sel(data)                    (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR3_MUX2                                                  0x180263E8
#define  EPI_EPI_LANE_CTR3_MUX2_reg_addr                                         "0xB80263E8"
#define  EPI_EPI_LANE_CTR3_MUX2_reg                                              0xB80263E8
#define  EPI_EPI_LANE_CTR3_MUX2_inst_addr                                        "0x00C8"
#define  set_EPI_EPI_LANE_CTR3_MUX2_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX2_reg)=data)
#define  get_EPI_EPI_LANE_CTR3_MUX2_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX2_reg))
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c14_mux_sel_shift                       (24)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c13_mux_sel_shift                       (18)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c12_mux_sel_shift                       (12)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c11_mux_sel_shift                       (6)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c10_mux_sel_shift                       (0)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c14_mux_sel_mask                        (0x3F000000)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c13_mux_sel_mask                        (0x00FC0000)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c12_mux_sel_mask                        (0x0003F000)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c11_mux_sel_mask                        (0x00000FC0)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c10_mux_sel_mask                        (0x0000003F)
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c14_mux_sel(data)                       (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c13_mux_sel(data)                       (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c12_mux_sel(data)                       (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c11_mux_sel(data)                       (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR3_MUX2_epi_ctr3_c10_mux_sel(data)                       (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR3_MUX2_get_epi_ctr3_c14_mux_sel(data)                   ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR3_MUX2_get_epi_ctr3_c13_mux_sel(data)                   ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR3_MUX2_get_epi_ctr3_c12_mux_sel(data)                   ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR3_MUX2_get_epi_ctr3_c11_mux_sel(data)                   ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR3_MUX2_get_epi_ctr3_c10_mux_sel(data)                   (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR3_MUX3                                                  0x180263EC
#define  EPI_EPI_LANE_CTR3_MUX3_reg_addr                                         "0xB80263EC"
#define  EPI_EPI_LANE_CTR3_MUX3_reg                                              0xB80263EC
#define  EPI_EPI_LANE_CTR3_MUX3_inst_addr                                        "0x00C9"
#define  set_EPI_EPI_LANE_CTR3_MUX3_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX3_reg)=data)
#define  get_EPI_EPI_LANE_CTR3_MUX3_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX3_reg))
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c19_mux_sel_shift                       (24)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c18_mux_sel_shift                       (18)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c17_mux_sel_shift                       (12)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c16_mux_sel_shift                       (6)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c15_mux_sel_shift                       (0)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c19_mux_sel_mask                        (0x3F000000)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c18_mux_sel_mask                        (0x00FC0000)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c17_mux_sel_mask                        (0x0003F000)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c16_mux_sel_mask                        (0x00000FC0)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c15_mux_sel_mask                        (0x0000003F)
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c19_mux_sel(data)                       (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c18_mux_sel(data)                       (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c17_mux_sel(data)                       (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c16_mux_sel(data)                       (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR3_MUX3_epi_ctr3_c15_mux_sel(data)                       (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR3_MUX3_get_epi_ctr3_c19_mux_sel(data)                   ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR3_MUX3_get_epi_ctr3_c18_mux_sel(data)                   ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR3_MUX3_get_epi_ctr3_c17_mux_sel(data)                   ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR3_MUX3_get_epi_ctr3_c16_mux_sel(data)                   ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR3_MUX3_get_epi_ctr3_c15_mux_sel(data)                   (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR3_MUX4                                                  0x180263F0
#define  EPI_EPI_LANE_CTR3_MUX4_reg_addr                                         "0xB80263F0"
#define  EPI_EPI_LANE_CTR3_MUX4_reg                                              0xB80263F0
#define  EPI_EPI_LANE_CTR3_MUX4_inst_addr                                        "0x00CA"
#define  set_EPI_EPI_LANE_CTR3_MUX4_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX4_reg)=data)
#define  get_EPI_EPI_LANE_CTR3_MUX4_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX4_reg))
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c24_mux_sel_shift                       (24)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c23_mux_sel_shift                       (18)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c22_mux_sel_shift                       (12)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c21_mux_sel_shift                       (6)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c20_mux_sel_shift                       (0)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c24_mux_sel_mask                        (0x3F000000)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c23_mux_sel_mask                        (0x00FC0000)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c22_mux_sel_mask                        (0x0003F000)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c21_mux_sel_mask                        (0x00000FC0)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c20_mux_sel_mask                        (0x0000003F)
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c24_mux_sel(data)                       (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c23_mux_sel(data)                       (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c22_mux_sel(data)                       (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c21_mux_sel(data)                       (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR3_MUX4_epi_ctr3_c20_mux_sel(data)                       (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR3_MUX4_get_epi_ctr3_c24_mux_sel(data)                   ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR3_MUX4_get_epi_ctr3_c23_mux_sel(data)                   ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR3_MUX4_get_epi_ctr3_c22_mux_sel(data)                   ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR3_MUX4_get_epi_ctr3_c21_mux_sel(data)                   ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR3_MUX4_get_epi_ctr3_c20_mux_sel(data)                   (0x0000003F&(data))

#define  EPI_EPI_LANE_CTR3_MUX5                                                  0x180263F4
#define  EPI_EPI_LANE_CTR3_MUX5_reg_addr                                         "0xB80263F4"
#define  EPI_EPI_LANE_CTR3_MUX5_reg                                              0xB80263F4
#define  EPI_EPI_LANE_CTR3_MUX5_inst_addr                                        "0x00CB"
#define  set_EPI_EPI_LANE_CTR3_MUX5_reg(data)                                    (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX5_reg)=data)
#define  get_EPI_EPI_LANE_CTR3_MUX5_reg                                          (*((volatile unsigned int*)EPI_EPI_LANE_CTR3_MUX5_reg))
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c29_mux_sel_shift                       (24)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c28_mux_sel_shift                       (18)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c27_mux_sel_shift                       (12)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c26_mux_sel_shift                       (6)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c25_mux_sel_shift                       (0)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c29_mux_sel_mask                        (0x3F000000)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c28_mux_sel_mask                        (0x00FC0000)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c27_mux_sel_mask                        (0x0003F000)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c26_mux_sel_mask                        (0x00000FC0)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c25_mux_sel_mask                        (0x0000003F)
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c29_mux_sel(data)                       (0x3F000000&((data)<<24))
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c28_mux_sel(data)                       (0x00FC0000&((data)<<18))
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c27_mux_sel(data)                       (0x0003F000&((data)<<12))
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c26_mux_sel(data)                       (0x00000FC0&((data)<<6))
#define  EPI_EPI_LANE_CTR3_MUX5_epi_ctr3_c25_mux_sel(data)                       (0x0000003F&(data))
#define  EPI_EPI_LANE_CTR3_MUX5_get_epi_ctr3_c29_mux_sel(data)                   ((0x3F000000&(data))>>24)
#define  EPI_EPI_LANE_CTR3_MUX5_get_epi_ctr3_c28_mux_sel(data)                   ((0x00FC0000&(data))>>18)
#define  EPI_EPI_LANE_CTR3_MUX5_get_epi_ctr3_c27_mux_sel(data)                   ((0x0003F000&(data))>>12)
#define  EPI_EPI_LANE_CTR3_MUX5_get_epi_ctr3_c26_mux_sel(data)                   ((0x00000FC0&(data))>>6)
#define  EPI_EPI_LANE_CTR3_MUX5_get_epi_ctr3_c25_mux_sel(data)                   (0x0000003F&(data))

#define  EPI_EPI_TCON_MUX                                                        0x18026500
#define  EPI_EPI_TCON_MUX_reg_addr                                               "0xB8026500"
#define  EPI_EPI_TCON_MUX_reg                                                    0xB8026500
#define  EPI_EPI_TCON_MUX_inst_addr                                              "0x00CC"
#define  set_EPI_EPI_TCON_MUX_reg(data)                                          (*((volatile unsigned int*)EPI_EPI_TCON_MUX_reg)=data)
#define  get_EPI_EPI_TCON_MUX_reg                                                (*((volatile unsigned int*)EPI_EPI_TCON_MUX_reg))
#define  EPI_EPI_TCON_MUX_tcon_c_sel_shift                                       (16)
#define  EPI_EPI_TCON_MUX_tcon_b_sel_shift                                       (8)
#define  EPI_EPI_TCON_MUX_tcon_a_sel_shift                                       (0)
#define  EPI_EPI_TCON_MUX_tcon_c_sel_mask                                        (0x001F0000)
#define  EPI_EPI_TCON_MUX_tcon_b_sel_mask                                        (0x00001F00)
#define  EPI_EPI_TCON_MUX_tcon_a_sel_mask                                        (0x0000001F)
#define  EPI_EPI_TCON_MUX_tcon_c_sel(data)                                       (0x001F0000&((data)<<16))
#define  EPI_EPI_TCON_MUX_tcon_b_sel(data)                                       (0x00001F00&((data)<<8))
#define  EPI_EPI_TCON_MUX_tcon_a_sel(data)                                       (0x0000001F&(data))
#define  EPI_EPI_TCON_MUX_get_tcon_c_sel(data)                                   ((0x001F0000&(data))>>16)
#define  EPI_EPI_TCON_MUX_get_tcon_b_sel(data)                                   ((0x00001F00&(data))>>8)
#define  EPI_EPI_TCON_MUX_get_tcon_a_sel(data)                                   (0x0000001F&(data))

#define  EPI_EPI_TCON_MUX1                                                       0x18026504
#define  EPI_EPI_TCON_MUX1_reg_addr                                              "0xB8026504"
#define  EPI_EPI_TCON_MUX1_reg                                                   0xB8026504
#define  EPI_EPI_TCON_MUX1_inst_addr                                             "0x00CD"
#define  set_EPI_EPI_TCON_MUX1_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON_MUX1_reg)=data)
#define  get_EPI_EPI_TCON_MUX1_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON_MUX1_reg))
#define  EPI_EPI_TCON_MUX1_tcon_f_sel_shift                                      (16)
#define  EPI_EPI_TCON_MUX1_tcon_e_sel_shift                                      (8)
#define  EPI_EPI_TCON_MUX1_tcon_d_sel_shift                                      (0)
#define  EPI_EPI_TCON_MUX1_tcon_f_sel_mask                                       (0x001F0000)
#define  EPI_EPI_TCON_MUX1_tcon_e_sel_mask                                       (0x00001F00)
#define  EPI_EPI_TCON_MUX1_tcon_d_sel_mask                                       (0x0000001F)
#define  EPI_EPI_TCON_MUX1_tcon_f_sel(data)                                      (0x001F0000&((data)<<16))
#define  EPI_EPI_TCON_MUX1_tcon_e_sel(data)                                      (0x00001F00&((data)<<8))
#define  EPI_EPI_TCON_MUX1_tcon_d_sel(data)                                      (0x0000001F&(data))
#define  EPI_EPI_TCON_MUX1_get_tcon_f_sel(data)                                  ((0x001F0000&(data))>>16)
#define  EPI_EPI_TCON_MUX1_get_tcon_e_sel(data)                                  ((0x00001F00&(data))>>8)
#define  EPI_EPI_TCON_MUX1_get_tcon_d_sel(data)                                  (0x0000001F&(data))

#define  EPI_EPI_TCON_MUX2                                                       0x18026508
#define  EPI_EPI_TCON_MUX2_reg_addr                                              "0xB8026508"
#define  EPI_EPI_TCON_MUX2_reg                                                   0xB8026508
#define  EPI_EPI_TCON_MUX2_inst_addr                                             "0x00CE"
#define  set_EPI_EPI_TCON_MUX2_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON_MUX2_reg)=data)
#define  get_EPI_EPI_TCON_MUX2_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON_MUX2_reg))
#define  EPI_EPI_TCON_MUX2_tcon_i_sel_shift                                      (16)
#define  EPI_EPI_TCON_MUX2_tcon_h_sel_shift                                      (8)
#define  EPI_EPI_TCON_MUX2_tcon_g_sel_shift                                      (0)
#define  EPI_EPI_TCON_MUX2_tcon_i_sel_mask                                       (0x001F0000)
#define  EPI_EPI_TCON_MUX2_tcon_h_sel_mask                                       (0x00001F00)
#define  EPI_EPI_TCON_MUX2_tcon_g_sel_mask                                       (0x0000001F)
#define  EPI_EPI_TCON_MUX2_tcon_i_sel(data)                                      (0x001F0000&((data)<<16))
#define  EPI_EPI_TCON_MUX2_tcon_h_sel(data)                                      (0x00001F00&((data)<<8))
#define  EPI_EPI_TCON_MUX2_tcon_g_sel(data)                                      (0x0000001F&(data))
#define  EPI_EPI_TCON_MUX2_get_tcon_i_sel(data)                                  ((0x001F0000&(data))>>16)
#define  EPI_EPI_TCON_MUX2_get_tcon_h_sel(data)                                  ((0x00001F00&(data))>>8)
#define  EPI_EPI_TCON_MUX2_get_tcon_g_sel(data)                                  (0x0000001F&(data))

#define  EPI_EPI_TCON_MUX3                                                       0x1802650C
#define  EPI_EPI_TCON_MUX3_reg_addr                                              "0xB802650C"
#define  EPI_EPI_TCON_MUX3_reg                                                   0xB802650C
#define  EPI_EPI_TCON_MUX3_inst_addr                                             "0x00CF"
#define  set_EPI_EPI_TCON_MUX3_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON_MUX3_reg)=data)
#define  get_EPI_EPI_TCON_MUX3_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON_MUX3_reg))
#define  EPI_EPI_TCON_MUX3_tcon_k_sel_shift                                      (8)
#define  EPI_EPI_TCON_MUX3_tcon_j_sel_shift                                      (0)
#define  EPI_EPI_TCON_MUX3_tcon_k_sel_mask                                       (0x00001F00)
#define  EPI_EPI_TCON_MUX3_tcon_j_sel_mask                                       (0x0000001F)
#define  EPI_EPI_TCON_MUX3_tcon_k_sel(data)                                      (0x00001F00&((data)<<8))
#define  EPI_EPI_TCON_MUX3_tcon_j_sel(data)                                      (0x0000001F&(data))
#define  EPI_EPI_TCON_MUX3_get_tcon_k_sel(data)                                  ((0x00001F00&(data))>>8)
#define  EPI_EPI_TCON_MUX3_get_tcon_j_sel(data)                                  (0x0000001F&(data))

#define  EPI_EPI_DUMMY_REG                                                       0x18026510
#define  EPI_EPI_DUMMY_REG_reg_addr                                              "0xB8026510"
#define  EPI_EPI_DUMMY_REG_reg                                                   0xB8026510
#define  EPI_EPI_DUMMY_REG_inst_addr                                             "0x00D0"
#define  set_EPI_EPI_DUMMY_REG_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_DUMMY_REG_reg)=data)
#define  get_EPI_EPI_DUMMY_REG_reg                                               (*((volatile unsigned int*)EPI_EPI_DUMMY_REG_reg))
#define  EPI_EPI_DUMMY_REG_dummy_31_0_shift                                      (0)
#define  EPI_EPI_DUMMY_REG_dummy_31_0_mask                                       (0xFFFFFFFF)
#define  EPI_EPI_DUMMY_REG_dummy_31_0(data)                                      (0xFFFFFFFF&(data))
#define  EPI_EPI_DUMMY_REG_get_dummy_31_0(data)                                  (0xFFFFFFFF&(data))

#define  EPI_EPI_LANE_DST_DATA                                                   0x18026528
#define  EPI_EPI_LANE_DST_DATA_reg_addr                                          "0xB8026528"
#define  EPI_EPI_LANE_DST_DATA_reg                                               0xB8026528
#define  EPI_EPI_LANE_DST_DATA_inst_addr                                         "0x00D1"
#define  set_EPI_EPI_LANE_DST_DATA_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_DST_DATA_reg)=data)
#define  get_EPI_EPI_LANE_DST_DATA_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_DST_DATA_reg))
#define  EPI_EPI_LANE_DST_DATA_d_st_shift                                        (0)
#define  EPI_EPI_LANE_DST_DATA_d_st_mask                                         (0x3FFFFFFF)
#define  EPI_EPI_LANE_DST_DATA_d_st(data)                                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE_DST_DATA_get_d_st(data)                                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE_CST_DATA                                                   0x1802653C
#define  EPI_EPI_LANE_CST_DATA_reg_addr                                          "0xB802653C"
#define  EPI_EPI_LANE_CST_DATA_reg                                               0xB802653C
#define  EPI_EPI_LANE_CST_DATA_inst_addr                                         "0x00D2"
#define  set_EPI_EPI_LANE_CST_DATA_reg(data)                                     (*((volatile unsigned int*)EPI_EPI_LANE_CST_DATA_reg)=data)
#define  get_EPI_EPI_LANE_CST_DATA_reg                                           (*((volatile unsigned int*)EPI_EPI_LANE_CST_DATA_reg))
#define  EPI_EPI_LANE_CST_DATA_epi_c_st_shift                                    (0)
#define  EPI_EPI_LANE_CST_DATA_epi_c_st_mask                                     (0x3FFFFFFF)
#define  EPI_EPI_LANE_CST_DATA_epi_c_st(data)                                    (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE_CST_DATA_get_epi_c_st(data)                                (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE0_CTR1_EDATA                                                0x18026550
#define  EPI_EPI_LANE0_CTR1_EDATA_reg_addr                                       "0xB8026550"
#define  EPI_EPI_LANE0_CTR1_EDATA_reg                                            0xB8026550
#define  EPI_EPI_LANE0_CTR1_EDATA_inst_addr                                      "0x00D3"
#define  set_EPI_EPI_LANE0_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE0_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE0_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE0_CTR1_EDATA_reg))
#define  EPI_EPI_LANE0_CTR1_EDATA_lane0_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE0_CTR1_EDATA_lane0_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE0_CTR1_EDATA_lane0_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE0_CTR1_EDATA_lane0_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE0_CTR1_EDATA_lane0_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE0_CTR1_EDATA_lane0_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE0_CTR1_EDATA_get_lane0_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE0_CTR1_EDATA_get_lane0_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE0_CTR1_ODATA                                                0x18026554
#define  EPI_EPI_LANE0_CTR1_ODATA_reg_addr                                       "0xB8026554"
#define  EPI_EPI_LANE0_CTR1_ODATA_reg                                            0xB8026554
#define  EPI_EPI_LANE0_CTR1_ODATA_inst_addr                                      "0x00D4"
#define  set_EPI_EPI_LANE0_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE0_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE0_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE0_CTR1_ODATA_reg))
#define  EPI_EPI_LANE0_CTR1_ODATA_lane0_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE0_CTR1_ODATA_lane0_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE0_CTR1_ODATA_lane0_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE0_CTR1_ODATA_get_lane0_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE1_CTR1_EDATA                                                0x18026558
#define  EPI_EPI_LANE1_CTR1_EDATA_reg_addr                                       "0xB8026558"
#define  EPI_EPI_LANE1_CTR1_EDATA_reg                                            0xB8026558
#define  EPI_EPI_LANE1_CTR1_EDATA_inst_addr                                      "0x00D5"
#define  set_EPI_EPI_LANE1_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE1_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE1_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE1_CTR1_EDATA_reg))
#define  EPI_EPI_LANE1_CTR1_EDATA_lane1_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE1_CTR1_EDATA_lane1_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE1_CTR1_EDATA_lane1_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE1_CTR1_EDATA_lane1_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE1_CTR1_EDATA_lane1_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE1_CTR1_EDATA_lane1_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE1_CTR1_EDATA_get_lane1_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE1_CTR1_EDATA_get_lane1_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE1_CTR1_ODATA                                                0x1802655C
#define  EPI_EPI_LANE1_CTR1_ODATA_reg_addr                                       "0xB802655C"
#define  EPI_EPI_LANE1_CTR1_ODATA_reg                                            0xB802655C
#define  EPI_EPI_LANE1_CTR1_ODATA_inst_addr                                      "0x00D6"
#define  set_EPI_EPI_LANE1_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE1_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE1_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE1_CTR1_ODATA_reg))
#define  EPI_EPI_LANE1_CTR1_ODATA_lane1_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE1_CTR1_ODATA_lane1_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE1_CTR1_ODATA_lane1_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE1_CTR1_ODATA_get_lane1_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE2_CTR1_EDATA                                                0x18026560
#define  EPI_EPI_LANE2_CTR1_EDATA_reg_addr                                       "0xB8026560"
#define  EPI_EPI_LANE2_CTR1_EDATA_reg                                            0xB8026560
#define  EPI_EPI_LANE2_CTR1_EDATA_inst_addr                                      "0x00D7"
#define  set_EPI_EPI_LANE2_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE2_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE2_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE2_CTR1_EDATA_reg))
#define  EPI_EPI_LANE2_CTR1_EDATA_lane2_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE2_CTR1_EDATA_lane2_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE2_CTR1_EDATA_lane2_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE2_CTR1_EDATA_lane2_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE2_CTR1_EDATA_lane2_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE2_CTR1_EDATA_lane2_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE2_CTR1_EDATA_get_lane2_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE2_CTR1_EDATA_get_lane2_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE2_CTR1_ODATA                                                0x18026564
#define  EPI_EPI_LANE2_CTR1_ODATA_reg_addr                                       "0xB8026564"
#define  EPI_EPI_LANE2_CTR1_ODATA_reg                                            0xB8026564
#define  EPI_EPI_LANE2_CTR1_ODATA_inst_addr                                      "0x00D8"
#define  set_EPI_EPI_LANE2_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE2_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE2_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE2_CTR1_ODATA_reg))
#define  EPI_EPI_LANE2_CTR1_ODATA_lane2_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE2_CTR1_ODATA_lane2_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE2_CTR1_ODATA_lane2_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE2_CTR1_ODATA_get_lane2_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE3_CTR1_EDATA                                                0x18026568
#define  EPI_EPI_LANE3_CTR1_EDATA_reg_addr                                       "0xB8026568"
#define  EPI_EPI_LANE3_CTR1_EDATA_reg                                            0xB8026568
#define  EPI_EPI_LANE3_CTR1_EDATA_inst_addr                                      "0x00D9"
#define  set_EPI_EPI_LANE3_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE3_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE3_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE3_CTR1_EDATA_reg))
#define  EPI_EPI_LANE3_CTR1_EDATA_lane3_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE3_CTR1_EDATA_lane3_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE3_CTR1_EDATA_lane3_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE3_CTR1_EDATA_lane3_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE3_CTR1_EDATA_lane3_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE3_CTR1_EDATA_lane3_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE3_CTR1_EDATA_get_lane3_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE3_CTR1_EDATA_get_lane3_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE3_CTR1_ODATA                                                0x1802656C
#define  EPI_EPI_LANE3_CTR1_ODATA_reg_addr                                       "0xB802656C"
#define  EPI_EPI_LANE3_CTR1_ODATA_reg                                            0xB802656C
#define  EPI_EPI_LANE3_CTR1_ODATA_inst_addr                                      "0x00DA"
#define  set_EPI_EPI_LANE3_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE3_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE3_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE3_CTR1_ODATA_reg))
#define  EPI_EPI_LANE3_CTR1_ODATA_lane3_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE3_CTR1_ODATA_lane3_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE3_CTR1_ODATA_lane3_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE3_CTR1_ODATA_get_lane3_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE4_CTR1_EDATA                                                0x18026570
#define  EPI_EPI_LANE4_CTR1_EDATA_reg_addr                                       "0xB8026570"
#define  EPI_EPI_LANE4_CTR1_EDATA_reg                                            0xB8026570
#define  EPI_EPI_LANE4_CTR1_EDATA_inst_addr                                      "0x00DB"
#define  set_EPI_EPI_LANE4_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE4_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE4_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE4_CTR1_EDATA_reg))
#define  EPI_EPI_LANE4_CTR1_EDATA_lane4_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE4_CTR1_EDATA_lane4_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE4_CTR1_EDATA_lane4_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE4_CTR1_EDATA_lane4_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE4_CTR1_EDATA_lane4_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE4_CTR1_EDATA_lane4_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE4_CTR1_EDATA_get_lane4_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE4_CTR1_EDATA_get_lane4_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE4_CTR1_ODATA                                                0x18026574
#define  EPI_EPI_LANE4_CTR1_ODATA_reg_addr                                       "0xB8026574"
#define  EPI_EPI_LANE4_CTR1_ODATA_reg                                            0xB8026574
#define  EPI_EPI_LANE4_CTR1_ODATA_inst_addr                                      "0x00DC"
#define  set_EPI_EPI_LANE4_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE4_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE4_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE4_CTR1_ODATA_reg))
#define  EPI_EPI_LANE4_CTR1_ODATA_lane4_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE4_CTR1_ODATA_lane4_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE4_CTR1_ODATA_lane4_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE4_CTR1_ODATA_get_lane4_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE5_CTR1_EDATA                                                0x18026578
#define  EPI_EPI_LANE5_CTR1_EDATA_reg_addr                                       "0xB8026578"
#define  EPI_EPI_LANE5_CTR1_EDATA_reg                                            0xB8026578
#define  EPI_EPI_LANE5_CTR1_EDATA_inst_addr                                      "0x00DD"
#define  set_EPI_EPI_LANE5_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE5_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE5_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE5_CTR1_EDATA_reg))
#define  EPI_EPI_LANE5_CTR1_EDATA_lane5_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE5_CTR1_EDATA_lane5_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE5_CTR1_EDATA_lane5_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE5_CTR1_EDATA_lane5_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE5_CTR1_EDATA_lane5_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE5_CTR1_EDATA_lane5_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE5_CTR1_EDATA_get_lane5_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE5_CTR1_EDATA_get_lane5_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE5_CTR1_ODATA                                                0x1802657C
#define  EPI_EPI_LANE5_CTR1_ODATA_reg_addr                                       "0xB802657C"
#define  EPI_EPI_LANE5_CTR1_ODATA_reg                                            0xB802657C
#define  EPI_EPI_LANE5_CTR1_ODATA_inst_addr                                      "0x00DE"
#define  set_EPI_EPI_LANE5_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE5_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE5_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE5_CTR1_ODATA_reg))
#define  EPI_EPI_LANE5_CTR1_ODATA_lane5_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE5_CTR1_ODATA_lane5_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE5_CTR1_ODATA_lane5_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE5_CTR1_ODATA_get_lane5_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE6_CTR1_EDATA                                                0x18026580
#define  EPI_EPI_LANE6_CTR1_EDATA_reg_addr                                       "0xB8026580"
#define  EPI_EPI_LANE6_CTR1_EDATA_reg                                            0xB8026580
#define  EPI_EPI_LANE6_CTR1_EDATA_inst_addr                                      "0x00DF"
#define  set_EPI_EPI_LANE6_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE6_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE6_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE6_CTR1_EDATA_reg))
#define  EPI_EPI_LANE6_CTR1_EDATA_lane6_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE6_CTR1_EDATA_lane6_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE6_CTR1_EDATA_lane6_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE6_CTR1_EDATA_lane6_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE6_CTR1_EDATA_lane6_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE6_CTR1_EDATA_lane6_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE6_CTR1_EDATA_get_lane6_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE6_CTR1_EDATA_get_lane6_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE6_CTR1_ODATA                                                0x18026584
#define  EPI_EPI_LANE6_CTR1_ODATA_reg_addr                                       "0xB8026584"
#define  EPI_EPI_LANE6_CTR1_ODATA_reg                                            0xB8026584
#define  EPI_EPI_LANE6_CTR1_ODATA_inst_addr                                      "0x00E0"
#define  set_EPI_EPI_LANE6_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE6_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE6_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE6_CTR1_ODATA_reg))
#define  EPI_EPI_LANE6_CTR1_ODATA_lane6_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE6_CTR1_ODATA_lane6_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE6_CTR1_ODATA_lane6_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE6_CTR1_ODATA_get_lane6_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE7_CTR1_EDATA                                                0x18026588
#define  EPI_EPI_LANE7_CTR1_EDATA_reg_addr                                       "0xB8026588"
#define  EPI_EPI_LANE7_CTR1_EDATA_reg                                            0xB8026588
#define  EPI_EPI_LANE7_CTR1_EDATA_inst_addr                                      "0x00E1"
#define  set_EPI_EPI_LANE7_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE7_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE7_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE7_CTR1_EDATA_reg))
#define  EPI_EPI_LANE7_CTR1_EDATA_lane7_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE7_CTR1_EDATA_lane7_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE7_CTR1_EDATA_lane7_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE7_CTR1_EDATA_lane7_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE7_CTR1_EDATA_lane7_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE7_CTR1_EDATA_lane7_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE7_CTR1_EDATA_get_lane7_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE7_CTR1_EDATA_get_lane7_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE7_CTR1_ODATA                                                0x1802658C
#define  EPI_EPI_LANE7_CTR1_ODATA_reg_addr                                       "0xB802658C"
#define  EPI_EPI_LANE7_CTR1_ODATA_reg                                            0xB802658C
#define  EPI_EPI_LANE7_CTR1_ODATA_inst_addr                                      "0x00E2"
#define  set_EPI_EPI_LANE7_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE7_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE7_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE7_CTR1_ODATA_reg))
#define  EPI_EPI_LANE7_CTR1_ODATA_lane7_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE7_CTR1_ODATA_lane7_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE7_CTR1_ODATA_lane7_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE7_CTR1_ODATA_get_lane7_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE8_CTR1_EDATA                                                0x18026590
#define  EPI_EPI_LANE8_CTR1_EDATA_reg_addr                                       "0xB8026590"
#define  EPI_EPI_LANE8_CTR1_EDATA_reg                                            0xB8026590
#define  EPI_EPI_LANE8_CTR1_EDATA_inst_addr                                      "0x00E3"
#define  set_EPI_EPI_LANE8_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE8_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE8_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE8_CTR1_EDATA_reg))
#define  EPI_EPI_LANE8_CTR1_EDATA_lane8_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE8_CTR1_EDATA_lane8_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE8_CTR1_EDATA_lane8_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE8_CTR1_EDATA_lane8_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE8_CTR1_EDATA_lane8_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE8_CTR1_EDATA_lane8_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE8_CTR1_EDATA_get_lane8_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE8_CTR1_EDATA_get_lane8_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE8_CTR1_ODATA                                                0x18026594
#define  EPI_EPI_LANE8_CTR1_ODATA_reg_addr                                       "0xB8026594"
#define  EPI_EPI_LANE8_CTR1_ODATA_reg                                            0xB8026594
#define  EPI_EPI_LANE8_CTR1_ODATA_inst_addr                                      "0x00E4"
#define  set_EPI_EPI_LANE8_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE8_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE8_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE8_CTR1_ODATA_reg))
#define  EPI_EPI_LANE8_CTR1_ODATA_lane8_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE8_CTR1_ODATA_lane8_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE8_CTR1_ODATA_lane8_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE8_CTR1_ODATA_get_lane8_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE9_CTR1_EDATA                                                0x18026598
#define  EPI_EPI_LANE9_CTR1_EDATA_reg_addr                                       "0xB8026598"
#define  EPI_EPI_LANE9_CTR1_EDATA_reg                                            0xB8026598
#define  EPI_EPI_LANE9_CTR1_EDATA_inst_addr                                      "0x00E5"
#define  set_EPI_EPI_LANE9_CTR1_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE9_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE9_CTR1_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE9_CTR1_EDATA_reg))
#define  EPI_EPI_LANE9_CTR1_EDATA_lane9_ctr1_oe_en_shift                         (30)
#define  EPI_EPI_LANE9_CTR1_EDATA_lane9_ctr1_even_shift                          (0)
#define  EPI_EPI_LANE9_CTR1_EDATA_lane9_ctr1_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE9_CTR1_EDATA_lane9_ctr1_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE9_CTR1_EDATA_lane9_ctr1_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE9_CTR1_EDATA_lane9_ctr1_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE9_CTR1_EDATA_get_lane9_ctr1_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE9_CTR1_EDATA_get_lane9_ctr1_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE9_CTR1_ODATA                                                0x1802659C
#define  EPI_EPI_LANE9_CTR1_ODATA_reg_addr                                       "0xB802659C"
#define  EPI_EPI_LANE9_CTR1_ODATA_reg                                            0xB802659C
#define  EPI_EPI_LANE9_CTR1_ODATA_inst_addr                                      "0x00E6"
#define  set_EPI_EPI_LANE9_CTR1_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE9_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE9_CTR1_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE9_CTR1_ODATA_reg))
#define  EPI_EPI_LANE9_CTR1_ODATA_lane9_ctr1_odd_shift                           (0)
#define  EPI_EPI_LANE9_CTR1_ODATA_lane9_ctr1_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE9_CTR1_ODATA_lane9_ctr1_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE9_CTR1_ODATA_get_lane9_ctr1_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE10_CTR1_EDATA                                               0x180265A0
#define  EPI_EPI_LANE10_CTR1_EDATA_reg_addr                                      "0xB80265A0"
#define  EPI_EPI_LANE10_CTR1_EDATA_reg                                           0xB80265A0
#define  EPI_EPI_LANE10_CTR1_EDATA_inst_addr                                     "0x00E7"
#define  set_EPI_EPI_LANE10_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE10_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE10_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE10_CTR1_EDATA_reg))
#define  EPI_EPI_LANE10_CTR1_EDATA_lane10_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE10_CTR1_EDATA_lane10_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE10_CTR1_EDATA_lane10_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE10_CTR1_EDATA_lane10_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE10_CTR1_EDATA_lane10_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE10_CTR1_EDATA_lane10_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE10_CTR1_EDATA_get_lane10_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE10_CTR1_EDATA_get_lane10_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE10_CTR1_ODATA                                               0x180265A4
#define  EPI_EPI_LANE10_CTR1_ODATA_reg_addr                                      "0xB80265A4"
#define  EPI_EPI_LANE10_CTR1_ODATA_reg                                           0xB80265A4
#define  EPI_EPI_LANE10_CTR1_ODATA_inst_addr                                     "0x00E8"
#define  set_EPI_EPI_LANE10_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE10_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE10_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE10_CTR1_ODATA_reg))
#define  EPI_EPI_LANE10_CTR1_ODATA_lane10_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE10_CTR1_ODATA_lane10_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE10_CTR1_ODATA_lane10_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE10_CTR1_ODATA_get_lane10_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE11_CTR1_EDATA                                               0x180265A8
#define  EPI_EPI_LANE11_CTR1_EDATA_reg_addr                                      "0xB80265A8"
#define  EPI_EPI_LANE11_CTR1_EDATA_reg                                           0xB80265A8
#define  EPI_EPI_LANE11_CTR1_EDATA_inst_addr                                     "0x00E9"
#define  set_EPI_EPI_LANE11_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE11_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE11_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE11_CTR1_EDATA_reg))
#define  EPI_EPI_LANE11_CTR1_EDATA_lane11_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE11_CTR1_EDATA_lane11_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE11_CTR1_EDATA_lane11_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE11_CTR1_EDATA_lane11_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE11_CTR1_EDATA_lane11_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE11_CTR1_EDATA_lane11_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE11_CTR1_EDATA_get_lane11_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE11_CTR1_EDATA_get_lane11_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE11_CTR1_ODATA                                               0x180265AC
#define  EPI_EPI_LANE11_CTR1_ODATA_reg_addr                                      "0xB80265AC"
#define  EPI_EPI_LANE11_CTR1_ODATA_reg                                           0xB80265AC
#define  EPI_EPI_LANE11_CTR1_ODATA_inst_addr                                     "0x00EA"
#define  set_EPI_EPI_LANE11_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE11_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE11_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE11_CTR1_ODATA_reg))
#define  EPI_EPI_LANE11_CTR1_ODATA_lane11_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE11_CTR1_ODATA_lane11_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE11_CTR1_ODATA_lane11_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE11_CTR1_ODATA_get_lane11_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE12_CTR1_EDATA                                               0x180265B0
#define  EPI_EPI_LANE12_CTR1_EDATA_reg_addr                                      "0xB80265B0"
#define  EPI_EPI_LANE12_CTR1_EDATA_reg                                           0xB80265B0
#define  EPI_EPI_LANE12_CTR1_EDATA_inst_addr                                     "0x00EB"
#define  set_EPI_EPI_LANE12_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE12_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE12_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE12_CTR1_EDATA_reg))
#define  EPI_EPI_LANE12_CTR1_EDATA_lane12_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE12_CTR1_EDATA_lane12_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE12_CTR1_EDATA_lane12_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE12_CTR1_EDATA_lane12_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE12_CTR1_EDATA_lane12_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE12_CTR1_EDATA_lane12_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE12_CTR1_EDATA_get_lane12_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE12_CTR1_EDATA_get_lane12_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE12_CTR1_ODATA                                               0x180265B4
#define  EPI_EPI_LANE12_CTR1_ODATA_reg_addr                                      "0xB80265B4"
#define  EPI_EPI_LANE12_CTR1_ODATA_reg                                           0xB80265B4
#define  EPI_EPI_LANE12_CTR1_ODATA_inst_addr                                     "0x00EC"
#define  set_EPI_EPI_LANE12_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE12_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE12_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE12_CTR1_ODATA_reg))
#define  EPI_EPI_LANE12_CTR1_ODATA_lane12_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE12_CTR1_ODATA_lane12_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE12_CTR1_ODATA_lane12_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE12_CTR1_ODATA_get_lane12_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE13_CTR1_EDATA                                               0x180265B8
#define  EPI_EPI_LANE13_CTR1_EDATA_reg_addr                                      "0xB80265B8"
#define  EPI_EPI_LANE13_CTR1_EDATA_reg                                           0xB80265B8
#define  EPI_EPI_LANE13_CTR1_EDATA_inst_addr                                     "0x00ED"
#define  set_EPI_EPI_LANE13_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE13_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE13_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE13_CTR1_EDATA_reg))
#define  EPI_EPI_LANE13_CTR1_EDATA_lane13_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE13_CTR1_EDATA_lane13_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE13_CTR1_EDATA_lane13_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE13_CTR1_EDATA_lane13_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE13_CTR1_EDATA_lane13_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE13_CTR1_EDATA_lane13_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE13_CTR1_EDATA_get_lane13_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE13_CTR1_EDATA_get_lane13_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE13_CTR1_ODATA                                               0x180265BC
#define  EPI_EPI_LANE13_CTR1_ODATA_reg_addr                                      "0xB80265BC"
#define  EPI_EPI_LANE13_CTR1_ODATA_reg                                           0xB80265BC
#define  EPI_EPI_LANE13_CTR1_ODATA_inst_addr                                     "0x00EE"
#define  set_EPI_EPI_LANE13_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE13_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE13_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE13_CTR1_ODATA_reg))
#define  EPI_EPI_LANE13_CTR1_ODATA_lane13_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE13_CTR1_ODATA_lane13_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE13_CTR1_ODATA_lane13_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE13_CTR1_ODATA_get_lane13_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE14_CTR1_EDATA                                               0x180265C0
#define  EPI_EPI_LANE14_CTR1_EDATA_reg_addr                                      "0xB80265C0"
#define  EPI_EPI_LANE14_CTR1_EDATA_reg                                           0xB80265C0
#define  EPI_EPI_LANE14_CTR1_EDATA_inst_addr                                     "0x00EF"
#define  set_EPI_EPI_LANE14_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE14_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE14_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE14_CTR1_EDATA_reg))
#define  EPI_EPI_LANE14_CTR1_EDATA_lane14_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE14_CTR1_EDATA_lane14_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE14_CTR1_EDATA_lane14_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE14_CTR1_EDATA_lane14_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE14_CTR1_EDATA_lane14_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE14_CTR1_EDATA_lane14_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE14_CTR1_EDATA_get_lane14_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE14_CTR1_EDATA_get_lane14_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE14_CTR1_ODATA                                               0x180265C4
#define  EPI_EPI_LANE14_CTR1_ODATA_reg_addr                                      "0xB80265C4"
#define  EPI_EPI_LANE14_CTR1_ODATA_reg                                           0xB80265C4
#define  EPI_EPI_LANE14_CTR1_ODATA_inst_addr                                     "0x00F0"
#define  set_EPI_EPI_LANE14_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE14_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE14_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE14_CTR1_ODATA_reg))
#define  EPI_EPI_LANE14_CTR1_ODATA_lane14_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE14_CTR1_ODATA_lane14_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE14_CTR1_ODATA_lane14_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE14_CTR1_ODATA_get_lane14_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE15_CTR1_EDATA                                               0x180265C8
#define  EPI_EPI_LANE15_CTR1_EDATA_reg_addr                                      "0xB80265C8"
#define  EPI_EPI_LANE15_CTR1_EDATA_reg                                           0xB80265C8
#define  EPI_EPI_LANE15_CTR1_EDATA_inst_addr                                     "0x00F1"
#define  set_EPI_EPI_LANE15_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE15_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE15_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE15_CTR1_EDATA_reg))
#define  EPI_EPI_LANE15_CTR1_EDATA_lane15_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE15_CTR1_EDATA_lane15_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE15_CTR1_EDATA_lane15_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE15_CTR1_EDATA_lane15_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE15_CTR1_EDATA_lane15_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE15_CTR1_EDATA_lane15_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE15_CTR1_EDATA_get_lane15_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE15_CTR1_EDATA_get_lane15_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE15_CTR1_ODATA                                               0x180265CC
#define  EPI_EPI_LANE15_CTR1_ODATA_reg_addr                                      "0xB80265CC"
#define  EPI_EPI_LANE15_CTR1_ODATA_reg                                           0xB80265CC
#define  EPI_EPI_LANE15_CTR1_ODATA_inst_addr                                     "0x00F2"
#define  set_EPI_EPI_LANE15_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE15_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE15_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE15_CTR1_ODATA_reg))
#define  EPI_EPI_LANE15_CTR1_ODATA_lane15_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE15_CTR1_ODATA_lane15_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE15_CTR1_ODATA_lane15_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE15_CTR1_ODATA_get_lane15_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE16_CTR1_EDATA                                               0x180265D0
#define  EPI_EPI_LANE16_CTR1_EDATA_reg_addr                                      "0xB80265D0"
#define  EPI_EPI_LANE16_CTR1_EDATA_reg                                           0xB80265D0
#define  EPI_EPI_LANE16_CTR1_EDATA_inst_addr                                     "0x00F3"
#define  set_EPI_EPI_LANE16_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE16_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE16_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE16_CTR1_EDATA_reg))
#define  EPI_EPI_LANE16_CTR1_EDATA_lane16_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE16_CTR1_EDATA_lane16_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE16_CTR1_EDATA_lane16_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE16_CTR1_EDATA_lane16_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE16_CTR1_EDATA_lane16_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE16_CTR1_EDATA_lane16_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE16_CTR1_EDATA_get_lane16_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE16_CTR1_EDATA_get_lane16_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE16_CTR1_ODATA                                               0x180265D4
#define  EPI_EPI_LANE16_CTR1_ODATA_reg_addr                                      "0xB80265D4"
#define  EPI_EPI_LANE16_CTR1_ODATA_reg                                           0xB80265D4
#define  EPI_EPI_LANE16_CTR1_ODATA_inst_addr                                     "0x00F4"
#define  set_EPI_EPI_LANE16_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE16_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE16_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE16_CTR1_ODATA_reg))
#define  EPI_EPI_LANE16_CTR1_ODATA_lane16_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE16_CTR1_ODATA_lane16_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE16_CTR1_ODATA_lane16_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE16_CTR1_ODATA_get_lane16_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE17_CTR1_EDATA                                               0x180265D8
#define  EPI_EPI_LANE17_CTR1_EDATA_reg_addr                                      "0xB80265D8"
#define  EPI_EPI_LANE17_CTR1_EDATA_reg                                           0xB80265D8
#define  EPI_EPI_LANE17_CTR1_EDATA_inst_addr                                     "0x00F5"
#define  set_EPI_EPI_LANE17_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE17_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE17_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE17_CTR1_EDATA_reg))
#define  EPI_EPI_LANE17_CTR1_EDATA_lane17_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE17_CTR1_EDATA_lane17_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE17_CTR1_EDATA_lane17_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE17_CTR1_EDATA_lane17_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE17_CTR1_EDATA_lane17_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE17_CTR1_EDATA_lane17_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE17_CTR1_EDATA_get_lane17_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE17_CTR1_EDATA_get_lane17_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE17_CTR1_ODATA                                               0x180265DC
#define  EPI_EPI_LANE17_CTR1_ODATA_reg_addr                                      "0xB80265DC"
#define  EPI_EPI_LANE17_CTR1_ODATA_reg                                           0xB80265DC
#define  EPI_EPI_LANE17_CTR1_ODATA_inst_addr                                     "0x00F6"
#define  set_EPI_EPI_LANE17_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE17_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE17_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE17_CTR1_ODATA_reg))
#define  EPI_EPI_LANE17_CTR1_ODATA_lane17_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE17_CTR1_ODATA_lane17_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE17_CTR1_ODATA_lane17_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE17_CTR1_ODATA_get_lane17_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE18_CTR1_EDATA                                               0x180265E0
#define  EPI_EPI_LANE18_CTR1_EDATA_reg_addr                                      "0xB80265E0"
#define  EPI_EPI_LANE18_CTR1_EDATA_reg                                           0xB80265E0
#define  EPI_EPI_LANE18_CTR1_EDATA_inst_addr                                     "0x00F7"
#define  set_EPI_EPI_LANE18_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE18_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE18_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE18_CTR1_EDATA_reg))
#define  EPI_EPI_LANE18_CTR1_EDATA_lane18_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE18_CTR1_EDATA_lane18_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE18_CTR1_EDATA_lane18_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE18_CTR1_EDATA_lane18_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE18_CTR1_EDATA_lane18_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE18_CTR1_EDATA_lane18_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE18_CTR1_EDATA_get_lane18_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE18_CTR1_EDATA_get_lane18_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE18_CTR1_ODATA                                               0x180265E4
#define  EPI_EPI_LANE18_CTR1_ODATA_reg_addr                                      "0xB80265E4"
#define  EPI_EPI_LANE18_CTR1_ODATA_reg                                           0xB80265E4
#define  EPI_EPI_LANE18_CTR1_ODATA_inst_addr                                     "0x00F8"
#define  set_EPI_EPI_LANE18_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE18_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE18_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE18_CTR1_ODATA_reg))
#define  EPI_EPI_LANE18_CTR1_ODATA_lane18_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE18_CTR1_ODATA_lane18_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE18_CTR1_ODATA_lane18_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE18_CTR1_ODATA_get_lane18_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE19_CTR1_EDATA                                               0x180265E8
#define  EPI_EPI_LANE19_CTR1_EDATA_reg_addr                                      "0xB80265E8"
#define  EPI_EPI_LANE19_CTR1_EDATA_reg                                           0xB80265E8
#define  EPI_EPI_LANE19_CTR1_EDATA_inst_addr                                     "0x00F9"
#define  set_EPI_EPI_LANE19_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE19_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE19_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE19_CTR1_EDATA_reg))
#define  EPI_EPI_LANE19_CTR1_EDATA_lane19_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE19_CTR1_EDATA_lane19_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE19_CTR1_EDATA_lane19_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE19_CTR1_EDATA_lane19_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE19_CTR1_EDATA_lane19_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE19_CTR1_EDATA_lane19_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE19_CTR1_EDATA_get_lane19_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE19_CTR1_EDATA_get_lane19_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE19_CTR1_ODATA                                               0x180265EC
#define  EPI_EPI_LANE19_CTR1_ODATA_reg_addr                                      "0xB80265EC"
#define  EPI_EPI_LANE19_CTR1_ODATA_reg                                           0xB80265EC
#define  EPI_EPI_LANE19_CTR1_ODATA_inst_addr                                     "0x00FA"
#define  set_EPI_EPI_LANE19_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE19_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE19_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE19_CTR1_ODATA_reg))
#define  EPI_EPI_LANE19_CTR1_ODATA_lane19_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE19_CTR1_ODATA_lane19_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE19_CTR1_ODATA_lane19_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE19_CTR1_ODATA_get_lane19_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE20_CTR1_EDATA                                               0x180265F0
#define  EPI_EPI_LANE20_CTR1_EDATA_reg_addr                                      "0xB80265F0"
#define  EPI_EPI_LANE20_CTR1_EDATA_reg                                           0xB80265F0
#define  EPI_EPI_LANE20_CTR1_EDATA_inst_addr                                     "0x00FB"
#define  set_EPI_EPI_LANE20_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE20_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE20_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE20_CTR1_EDATA_reg))
#define  EPI_EPI_LANE20_CTR1_EDATA_lane20_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE20_CTR1_EDATA_lane20_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE20_CTR1_EDATA_lane20_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE20_CTR1_EDATA_lane20_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE20_CTR1_EDATA_lane20_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE20_CTR1_EDATA_lane20_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE20_CTR1_EDATA_get_lane20_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE20_CTR1_EDATA_get_lane20_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE20_CTR1_ODATA                                               0x180265F4
#define  EPI_EPI_LANE20_CTR1_ODATA_reg_addr                                      "0xB80265F4"
#define  EPI_EPI_LANE20_CTR1_ODATA_reg                                           0xB80265F4
#define  EPI_EPI_LANE20_CTR1_ODATA_inst_addr                                     "0x00FC"
#define  set_EPI_EPI_LANE20_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE20_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE20_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE20_CTR1_ODATA_reg))
#define  EPI_EPI_LANE20_CTR1_ODATA_lane20_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE20_CTR1_ODATA_lane20_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE20_CTR1_ODATA_lane20_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE20_CTR1_ODATA_get_lane20_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE21_CTR1_EDATA                                               0x180265F8
#define  EPI_EPI_LANE21_CTR1_EDATA_reg_addr                                      "0xB80265F8"
#define  EPI_EPI_LANE21_CTR1_EDATA_reg                                           0xB80265F8
#define  EPI_EPI_LANE21_CTR1_EDATA_inst_addr                                     "0x00FD"
#define  set_EPI_EPI_LANE21_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE21_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE21_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE21_CTR1_EDATA_reg))
#define  EPI_EPI_LANE21_CTR1_EDATA_lane21_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE21_CTR1_EDATA_lane21_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE21_CTR1_EDATA_lane21_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE21_CTR1_EDATA_lane21_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE21_CTR1_EDATA_lane21_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE21_CTR1_EDATA_lane21_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE21_CTR1_EDATA_get_lane21_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE21_CTR1_EDATA_get_lane21_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE21_CTR1_ODATA                                               0x180265FC
#define  EPI_EPI_LANE21_CTR1_ODATA_reg_addr                                      "0xB80265FC"
#define  EPI_EPI_LANE21_CTR1_ODATA_reg                                           0xB80265FC
#define  EPI_EPI_LANE21_CTR1_ODATA_inst_addr                                     "0x00FE"
#define  set_EPI_EPI_LANE21_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE21_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE21_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE21_CTR1_ODATA_reg))
#define  EPI_EPI_LANE21_CTR1_ODATA_lane21_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE21_CTR1_ODATA_lane21_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE21_CTR1_ODATA_lane21_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE21_CTR1_ODATA_get_lane21_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE22_CTR1_EDATA                                               0x18026600
#define  EPI_EPI_LANE22_CTR1_EDATA_reg_addr                                      "0xB8026600"
#define  EPI_EPI_LANE22_CTR1_EDATA_reg                                           0xB8026600
#define  EPI_EPI_LANE22_CTR1_EDATA_inst_addr                                     "0x00FF"
#define  set_EPI_EPI_LANE22_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE22_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE22_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE22_CTR1_EDATA_reg))
#define  EPI_EPI_LANE22_CTR1_EDATA_lane22_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE22_CTR1_EDATA_lane22_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE22_CTR1_EDATA_lane22_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE22_CTR1_EDATA_lane22_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE22_CTR1_EDATA_lane22_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE22_CTR1_EDATA_lane22_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE22_CTR1_EDATA_get_lane22_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE22_CTR1_EDATA_get_lane22_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE22_CTR1_ODATA                                               0x18026604
#define  EPI_EPI_LANE22_CTR1_ODATA_reg_addr                                      "0xB8026604"
#define  EPI_EPI_LANE22_CTR1_ODATA_reg                                           0xB8026604
#define  EPI_EPI_LANE22_CTR1_ODATA_inst_addr                                     "0x0100"
#define  set_EPI_EPI_LANE22_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE22_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE22_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE22_CTR1_ODATA_reg))
#define  EPI_EPI_LANE22_CTR1_ODATA_lane22_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE22_CTR1_ODATA_lane22_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE22_CTR1_ODATA_lane22_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE22_CTR1_ODATA_get_lane22_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE23_CTR1_EDATA                                               0x18026608
#define  EPI_EPI_LANE23_CTR1_EDATA_reg_addr                                      "0xB8026608"
#define  EPI_EPI_LANE23_CTR1_EDATA_reg                                           0xB8026608
#define  EPI_EPI_LANE23_CTR1_EDATA_inst_addr                                     "0x0101"
#define  set_EPI_EPI_LANE23_CTR1_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE23_CTR1_EDATA_reg)=data)
#define  get_EPI_EPI_LANE23_CTR1_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE23_CTR1_EDATA_reg))
#define  EPI_EPI_LANE23_CTR1_EDATA_lane23_ctr1_oe_en_shift                       (30)
#define  EPI_EPI_LANE23_CTR1_EDATA_lane23_ctr1_even_shift                        (0)
#define  EPI_EPI_LANE23_CTR1_EDATA_lane23_ctr1_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE23_CTR1_EDATA_lane23_ctr1_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE23_CTR1_EDATA_lane23_ctr1_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE23_CTR1_EDATA_lane23_ctr1_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE23_CTR1_EDATA_get_lane23_ctr1_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE23_CTR1_EDATA_get_lane23_ctr1_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE23_CTR1_ODATA                                               0x1802660C
#define  EPI_EPI_LANE23_CTR1_ODATA_reg_addr                                      "0xB802660C"
#define  EPI_EPI_LANE23_CTR1_ODATA_reg                                           0xB802660C
#define  EPI_EPI_LANE23_CTR1_ODATA_inst_addr                                     "0x0102"
#define  set_EPI_EPI_LANE23_CTR1_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE23_CTR1_ODATA_reg)=data)
#define  get_EPI_EPI_LANE23_CTR1_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE23_CTR1_ODATA_reg))
#define  EPI_EPI_LANE23_CTR1_ODATA_lane23_ctr1_odd_shift                         (0)
#define  EPI_EPI_LANE23_CTR1_ODATA_lane23_ctr1_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE23_CTR1_ODATA_lane23_ctr1_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE23_CTR1_ODATA_get_lane23_ctr1_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE0_CTR2_EDATA                                                0x18026620
#define  EPI_EPI_LANE0_CTR2_EDATA_reg_addr                                       "0xB8026620"
#define  EPI_EPI_LANE0_CTR2_EDATA_reg                                            0xB8026620
#define  EPI_EPI_LANE0_CTR2_EDATA_inst_addr                                      "0x0103"
#define  set_EPI_EPI_LANE0_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE0_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE0_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE0_CTR2_EDATA_reg))
#define  EPI_EPI_LANE0_CTR2_EDATA_lane0_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE0_CTR2_EDATA_lane0_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE0_CTR2_EDATA_lane0_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE0_CTR2_EDATA_lane0_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE0_CTR2_EDATA_lane0_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE0_CTR2_EDATA_lane0_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE0_CTR2_EDATA_get_lane0_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE0_CTR2_EDATA_get_lane0_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE0_CTR2_ODATA                                                0x18026624
#define  EPI_EPI_LANE0_CTR2_ODATA_reg_addr                                       "0xB8026624"
#define  EPI_EPI_LANE0_CTR2_ODATA_reg                                            0xB8026624
#define  EPI_EPI_LANE0_CTR2_ODATA_inst_addr                                      "0x0104"
#define  set_EPI_EPI_LANE0_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE0_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE0_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE0_CTR2_ODATA_reg))
#define  EPI_EPI_LANE0_CTR2_ODATA_lane0_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE0_CTR2_ODATA_lane0_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE0_CTR2_ODATA_lane0_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE0_CTR2_ODATA_get_lane0_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE1_CTR2_EDATA                                                0x18026628
#define  EPI_EPI_LANE1_CTR2_EDATA_reg_addr                                       "0xB8026628"
#define  EPI_EPI_LANE1_CTR2_EDATA_reg                                            0xB8026628
#define  EPI_EPI_LANE1_CTR2_EDATA_inst_addr                                      "0x0105"
#define  set_EPI_EPI_LANE1_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE1_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE1_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE1_CTR2_EDATA_reg))
#define  EPI_EPI_LANE1_CTR2_EDATA_lane1_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE1_CTR2_EDATA_lane1_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE1_CTR2_EDATA_lane1_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE1_CTR2_EDATA_lane1_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE1_CTR2_EDATA_lane1_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE1_CTR2_EDATA_lane1_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE1_CTR2_EDATA_get_lane1_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE1_CTR2_EDATA_get_lane1_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE1_CTR2_ODATA                                                0x1802662C
#define  EPI_EPI_LANE1_CTR2_ODATA_reg_addr                                       "0xB802662C"
#define  EPI_EPI_LANE1_CTR2_ODATA_reg                                            0xB802662C
#define  EPI_EPI_LANE1_CTR2_ODATA_inst_addr                                      "0x0106"
#define  set_EPI_EPI_LANE1_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE1_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE1_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE1_CTR2_ODATA_reg))
#define  EPI_EPI_LANE1_CTR2_ODATA_lane1_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE1_CTR2_ODATA_lane1_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE1_CTR2_ODATA_lane1_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE1_CTR2_ODATA_get_lane1_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE2_CTR2_EDATA                                                0x18026630
#define  EPI_EPI_LANE2_CTR2_EDATA_reg_addr                                       "0xB8026630"
#define  EPI_EPI_LANE2_CTR2_EDATA_reg                                            0xB8026630
#define  EPI_EPI_LANE2_CTR2_EDATA_inst_addr                                      "0x0107"
#define  set_EPI_EPI_LANE2_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE2_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE2_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE2_CTR2_EDATA_reg))
#define  EPI_EPI_LANE2_CTR2_EDATA_lane2_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE2_CTR2_EDATA_lane2_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE2_CTR2_EDATA_lane2_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE2_CTR2_EDATA_lane2_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE2_CTR2_EDATA_lane2_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE2_CTR2_EDATA_lane2_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE2_CTR2_EDATA_get_lane2_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE2_CTR2_EDATA_get_lane2_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE2_CTR2_ODATA                                                0x18026634
#define  EPI_EPI_LANE2_CTR2_ODATA_reg_addr                                       "0xB8026634"
#define  EPI_EPI_LANE2_CTR2_ODATA_reg                                            0xB8026634
#define  EPI_EPI_LANE2_CTR2_ODATA_inst_addr                                      "0x0108"
#define  set_EPI_EPI_LANE2_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE2_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE2_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE2_CTR2_ODATA_reg))
#define  EPI_EPI_LANE2_CTR2_ODATA_lane2_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE2_CTR2_ODATA_lane2_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE2_CTR2_ODATA_lane2_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE2_CTR2_ODATA_get_lane2_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE3_CTR2_EDATA                                                0x18026638
#define  EPI_EPI_LANE3_CTR2_EDATA_reg_addr                                       "0xB8026638"
#define  EPI_EPI_LANE3_CTR2_EDATA_reg                                            0xB8026638
#define  EPI_EPI_LANE3_CTR2_EDATA_inst_addr                                      "0x0109"
#define  set_EPI_EPI_LANE3_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE3_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE3_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE3_CTR2_EDATA_reg))
#define  EPI_EPI_LANE3_CTR2_EDATA_lane3_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE3_CTR2_EDATA_lane3_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE3_CTR2_EDATA_lane3_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE3_CTR2_EDATA_lane3_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE3_CTR2_EDATA_lane3_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE3_CTR2_EDATA_lane3_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE3_CTR2_EDATA_get_lane3_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE3_CTR2_EDATA_get_lane3_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE3_CTR2_ODATA                                                0x1802663C
#define  EPI_EPI_LANE3_CTR2_ODATA_reg_addr                                       "0xB802663C"
#define  EPI_EPI_LANE3_CTR2_ODATA_reg                                            0xB802663C
#define  EPI_EPI_LANE3_CTR2_ODATA_inst_addr                                      "0x010A"
#define  set_EPI_EPI_LANE3_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE3_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE3_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE3_CTR2_ODATA_reg))
#define  EPI_EPI_LANE3_CTR2_ODATA_lane3_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE3_CTR2_ODATA_lane3_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE3_CTR2_ODATA_lane3_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE3_CTR2_ODATA_get_lane3_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE4_CTR2_EDATA                                                0x18026640
#define  EPI_EPI_LANE4_CTR2_EDATA_reg_addr                                       "0xB8026640"
#define  EPI_EPI_LANE4_CTR2_EDATA_reg                                            0xB8026640
#define  EPI_EPI_LANE4_CTR2_EDATA_inst_addr                                      "0x010B"
#define  set_EPI_EPI_LANE4_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE4_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE4_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE4_CTR2_EDATA_reg))
#define  EPI_EPI_LANE4_CTR2_EDATA_lane4_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE4_CTR2_EDATA_lane4_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE4_CTR2_EDATA_lane4_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE4_CTR2_EDATA_lane4_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE4_CTR2_EDATA_lane4_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE4_CTR2_EDATA_lane4_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE4_CTR2_EDATA_get_lane4_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE4_CTR2_EDATA_get_lane4_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE4_CTR2_ODATA                                                0x18026644
#define  EPI_EPI_LANE4_CTR2_ODATA_reg_addr                                       "0xB8026644"
#define  EPI_EPI_LANE4_CTR2_ODATA_reg                                            0xB8026644
#define  EPI_EPI_LANE4_CTR2_ODATA_inst_addr                                      "0x010C"
#define  set_EPI_EPI_LANE4_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE4_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE4_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE4_CTR2_ODATA_reg))
#define  EPI_EPI_LANE4_CTR2_ODATA_lane4_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE4_CTR2_ODATA_lane4_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE4_CTR2_ODATA_lane4_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE4_CTR2_ODATA_get_lane4_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE5_CTR2_EDATA                                                0x18026648
#define  EPI_EPI_LANE5_CTR2_EDATA_reg_addr                                       "0xB8026648"
#define  EPI_EPI_LANE5_CTR2_EDATA_reg                                            0xB8026648
#define  EPI_EPI_LANE5_CTR2_EDATA_inst_addr                                      "0x010D"
#define  set_EPI_EPI_LANE5_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE5_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE5_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE5_CTR2_EDATA_reg))
#define  EPI_EPI_LANE5_CTR2_EDATA_lane5_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE5_CTR2_EDATA_lane5_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE5_CTR2_EDATA_lane5_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE5_CTR2_EDATA_lane5_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE5_CTR2_EDATA_lane5_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE5_CTR2_EDATA_lane5_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE5_CTR2_EDATA_get_lane5_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE5_CTR2_EDATA_get_lane5_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE5_CTR2_ODATA                                                0x1802664C
#define  EPI_EPI_LANE5_CTR2_ODATA_reg_addr                                       "0xB802664C"
#define  EPI_EPI_LANE5_CTR2_ODATA_reg                                            0xB802664C
#define  EPI_EPI_LANE5_CTR2_ODATA_inst_addr                                      "0x010E"
#define  set_EPI_EPI_LANE5_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE5_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE5_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE5_CTR2_ODATA_reg))
#define  EPI_EPI_LANE5_CTR2_ODATA_lane5_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE5_CTR2_ODATA_lane5_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE5_CTR2_ODATA_lane5_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE5_CTR2_ODATA_get_lane5_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE6_CTR2_EDATA                                                0x18026650
#define  EPI_EPI_LANE6_CTR2_EDATA_reg_addr                                       "0xB8026650"
#define  EPI_EPI_LANE6_CTR2_EDATA_reg                                            0xB8026650
#define  EPI_EPI_LANE6_CTR2_EDATA_inst_addr                                      "0x010F"
#define  set_EPI_EPI_LANE6_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE6_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE6_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE6_CTR2_EDATA_reg))
#define  EPI_EPI_LANE6_CTR2_EDATA_lane6_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE6_CTR2_EDATA_lane6_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE6_CTR2_EDATA_lane6_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE6_CTR2_EDATA_lane6_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE6_CTR2_EDATA_lane6_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE6_CTR2_EDATA_lane6_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE6_CTR2_EDATA_get_lane6_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE6_CTR2_EDATA_get_lane6_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE6_CTR2_ODATA                                                0x18026654
#define  EPI_EPI_LANE6_CTR2_ODATA_reg_addr                                       "0xB8026654"
#define  EPI_EPI_LANE6_CTR2_ODATA_reg                                            0xB8026654
#define  EPI_EPI_LANE6_CTR2_ODATA_inst_addr                                      "0x0110"
#define  set_EPI_EPI_LANE6_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE6_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE6_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE6_CTR2_ODATA_reg))
#define  EPI_EPI_LANE6_CTR2_ODATA_lane6_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE6_CTR2_ODATA_lane6_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE6_CTR2_ODATA_lane6_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE6_CTR2_ODATA_get_lane6_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE7_CTR2_EDATA                                                0x18026658
#define  EPI_EPI_LANE7_CTR2_EDATA_reg_addr                                       "0xB8026658"
#define  EPI_EPI_LANE7_CTR2_EDATA_reg                                            0xB8026658
#define  EPI_EPI_LANE7_CTR2_EDATA_inst_addr                                      "0x0111"
#define  set_EPI_EPI_LANE7_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE7_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE7_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE7_CTR2_EDATA_reg))
#define  EPI_EPI_LANE7_CTR2_EDATA_lane7_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE7_CTR2_EDATA_lane7_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE7_CTR2_EDATA_lane7_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE7_CTR2_EDATA_lane7_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE7_CTR2_EDATA_lane7_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE7_CTR2_EDATA_lane7_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE7_CTR2_EDATA_get_lane7_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE7_CTR2_EDATA_get_lane7_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE7_CTR2_ODATA                                                0x1802665C
#define  EPI_EPI_LANE7_CTR2_ODATA_reg_addr                                       "0xB802665C"
#define  EPI_EPI_LANE7_CTR2_ODATA_reg                                            0xB802665C
#define  EPI_EPI_LANE7_CTR2_ODATA_inst_addr                                      "0x0112"
#define  set_EPI_EPI_LANE7_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE7_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE7_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE7_CTR2_ODATA_reg))
#define  EPI_EPI_LANE7_CTR2_ODATA_lane7_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE7_CTR2_ODATA_lane7_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE7_CTR2_ODATA_lane7_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE7_CTR2_ODATA_get_lane7_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE8_CTR2_EDATA                                                0x18026660
#define  EPI_EPI_LANE8_CTR2_EDATA_reg_addr                                       "0xB8026660"
#define  EPI_EPI_LANE8_CTR2_EDATA_reg                                            0xB8026660
#define  EPI_EPI_LANE8_CTR2_EDATA_inst_addr                                      "0x0113"
#define  set_EPI_EPI_LANE8_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE8_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE8_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE8_CTR2_EDATA_reg))
#define  EPI_EPI_LANE8_CTR2_EDATA_lane8_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE8_CTR2_EDATA_lane8_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE8_CTR2_EDATA_lane8_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE8_CTR2_EDATA_lane8_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE8_CTR2_EDATA_lane8_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE8_CTR2_EDATA_lane8_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE8_CTR2_EDATA_get_lane8_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE8_CTR2_EDATA_get_lane8_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE8_CTR2_ODATA                                                0x18026664
#define  EPI_EPI_LANE8_CTR2_ODATA_reg_addr                                       "0xB8026664"
#define  EPI_EPI_LANE8_CTR2_ODATA_reg                                            0xB8026664
#define  EPI_EPI_LANE8_CTR2_ODATA_inst_addr                                      "0x0114"
#define  set_EPI_EPI_LANE8_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE8_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE8_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE8_CTR2_ODATA_reg))
#define  EPI_EPI_LANE8_CTR2_ODATA_lane8_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE8_CTR2_ODATA_lane8_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE8_CTR2_ODATA_lane8_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE8_CTR2_ODATA_get_lane8_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE9_CTR2_EDATA                                                0x18026668
#define  EPI_EPI_LANE9_CTR2_EDATA_reg_addr                                       "0xB8026668"
#define  EPI_EPI_LANE9_CTR2_EDATA_reg                                            0xB8026668
#define  EPI_EPI_LANE9_CTR2_EDATA_inst_addr                                      "0x0115"
#define  set_EPI_EPI_LANE9_CTR2_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE9_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE9_CTR2_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE9_CTR2_EDATA_reg))
#define  EPI_EPI_LANE9_CTR2_EDATA_lane9_ctr2_oe_en_shift                         (30)
#define  EPI_EPI_LANE9_CTR2_EDATA_lane9_ctr2_even_shift                          (0)
#define  EPI_EPI_LANE9_CTR2_EDATA_lane9_ctr2_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE9_CTR2_EDATA_lane9_ctr2_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE9_CTR2_EDATA_lane9_ctr2_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE9_CTR2_EDATA_lane9_ctr2_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE9_CTR2_EDATA_get_lane9_ctr2_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE9_CTR2_EDATA_get_lane9_ctr2_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE9_CTR2_ODATA                                                0x1802666C
#define  EPI_EPI_LANE9_CTR2_ODATA_reg_addr                                       "0xB802666C"
#define  EPI_EPI_LANE9_CTR2_ODATA_reg                                            0xB802666C
#define  EPI_EPI_LANE9_CTR2_ODATA_inst_addr                                      "0x0116"
#define  set_EPI_EPI_LANE9_CTR2_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE9_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE9_CTR2_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE9_CTR2_ODATA_reg))
#define  EPI_EPI_LANE9_CTR2_ODATA_lane9_ctr2_odd_shift                           (0)
#define  EPI_EPI_LANE9_CTR2_ODATA_lane9_ctr2_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE9_CTR2_ODATA_lane9_ctr2_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE9_CTR2_ODATA_get_lane9_ctr2_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE10_CTR2_EDATA                                               0x18026670
#define  EPI_EPI_LANE10_CTR2_EDATA_reg_addr                                      "0xB8026670"
#define  EPI_EPI_LANE10_CTR2_EDATA_reg                                           0xB8026670
#define  EPI_EPI_LANE10_CTR2_EDATA_inst_addr                                     "0x0117"
#define  set_EPI_EPI_LANE10_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE10_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE10_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE10_CTR2_EDATA_reg))
#define  EPI_EPI_LANE10_CTR2_EDATA_lane10_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE10_CTR2_EDATA_lane10_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE10_CTR2_EDATA_lane10_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE10_CTR2_EDATA_lane10_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE10_CTR2_EDATA_lane10_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE10_CTR2_EDATA_lane10_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE10_CTR2_EDATA_get_lane10_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE10_CTR2_EDATA_get_lane10_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE10_CTR2_ODATA                                               0x18026674
#define  EPI_EPI_LANE10_CTR2_ODATA_reg_addr                                      "0xB8026674"
#define  EPI_EPI_LANE10_CTR2_ODATA_reg                                           0xB8026674
#define  EPI_EPI_LANE10_CTR2_ODATA_inst_addr                                     "0x0118"
#define  set_EPI_EPI_LANE10_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE10_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE10_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE10_CTR2_ODATA_reg))
#define  EPI_EPI_LANE10_CTR2_ODATA_lane10_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE10_CTR2_ODATA_lane10_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE10_CTR2_ODATA_lane10_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE10_CTR2_ODATA_get_lane10_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE11_CTR2_EDATA                                               0x18026678
#define  EPI_EPI_LANE11_CTR2_EDATA_reg_addr                                      "0xB8026678"
#define  EPI_EPI_LANE11_CTR2_EDATA_reg                                           0xB8026678
#define  EPI_EPI_LANE11_CTR2_EDATA_inst_addr                                     "0x0119"
#define  set_EPI_EPI_LANE11_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE11_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE11_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE11_CTR2_EDATA_reg))
#define  EPI_EPI_LANE11_CTR2_EDATA_lane11_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE11_CTR2_EDATA_lane11_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE11_CTR2_EDATA_lane11_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE11_CTR2_EDATA_lane11_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE11_CTR2_EDATA_lane11_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE11_CTR2_EDATA_lane11_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE11_CTR2_EDATA_get_lane11_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE11_CTR2_EDATA_get_lane11_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE11_CTR2_ODATA                                               0x1802667C
#define  EPI_EPI_LANE11_CTR2_ODATA_reg_addr                                      "0xB802667C"
#define  EPI_EPI_LANE11_CTR2_ODATA_reg                                           0xB802667C
#define  EPI_EPI_LANE11_CTR2_ODATA_inst_addr                                     "0x011A"
#define  set_EPI_EPI_LANE11_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE11_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE11_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE11_CTR2_ODATA_reg))
#define  EPI_EPI_LANE11_CTR2_ODATA_lane11_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE11_CTR2_ODATA_lane11_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE11_CTR2_ODATA_lane11_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE11_CTR2_ODATA_get_lane11_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE12_CTR2_EDATA                                               0x18026680
#define  EPI_EPI_LANE12_CTR2_EDATA_reg_addr                                      "0xB8026680"
#define  EPI_EPI_LANE12_CTR2_EDATA_reg                                           0xB8026680
#define  EPI_EPI_LANE12_CTR2_EDATA_inst_addr                                     "0x011B"
#define  set_EPI_EPI_LANE12_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE12_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE12_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE12_CTR2_EDATA_reg))
#define  EPI_EPI_LANE12_CTR2_EDATA_lane12_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE12_CTR2_EDATA_lane12_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE12_CTR2_EDATA_lane12_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE12_CTR2_EDATA_lane12_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE12_CTR2_EDATA_lane12_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE12_CTR2_EDATA_lane12_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE12_CTR2_EDATA_get_lane12_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE12_CTR2_EDATA_get_lane12_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE12_CTR2_ODATA                                               0x18026684
#define  EPI_EPI_LANE12_CTR2_ODATA_reg_addr                                      "0xB8026684"
#define  EPI_EPI_LANE12_CTR2_ODATA_reg                                           0xB8026684
#define  EPI_EPI_LANE12_CTR2_ODATA_inst_addr                                     "0x011C"
#define  set_EPI_EPI_LANE12_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE12_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE12_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE12_CTR2_ODATA_reg))
#define  EPI_EPI_LANE12_CTR2_ODATA_lane12_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE12_CTR2_ODATA_lane12_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE12_CTR2_ODATA_lane12_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE12_CTR2_ODATA_get_lane12_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE13_CTR2_EDATA                                               0x18026688
#define  EPI_EPI_LANE13_CTR2_EDATA_reg_addr                                      "0xB8026688"
#define  EPI_EPI_LANE13_CTR2_EDATA_reg                                           0xB8026688
#define  EPI_EPI_LANE13_CTR2_EDATA_inst_addr                                     "0x011D"
#define  set_EPI_EPI_LANE13_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE13_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE13_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE13_CTR2_EDATA_reg))
#define  EPI_EPI_LANE13_CTR2_EDATA_lane13_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE13_CTR2_EDATA_lane13_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE13_CTR2_EDATA_lane13_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE13_CTR2_EDATA_lane13_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE13_CTR2_EDATA_lane13_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE13_CTR2_EDATA_lane13_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE13_CTR2_EDATA_get_lane13_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE13_CTR2_EDATA_get_lane13_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE13_CTR2_ODATA                                               0x1802668C
#define  EPI_EPI_LANE13_CTR2_ODATA_reg_addr                                      "0xB802668C"
#define  EPI_EPI_LANE13_CTR2_ODATA_reg                                           0xB802668C
#define  EPI_EPI_LANE13_CTR2_ODATA_inst_addr                                     "0x011E"
#define  set_EPI_EPI_LANE13_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE13_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE13_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE13_CTR2_ODATA_reg))
#define  EPI_EPI_LANE13_CTR2_ODATA_lane13_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE13_CTR2_ODATA_lane13_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE13_CTR2_ODATA_lane13_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE13_CTR2_ODATA_get_lane13_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE14_CTR2_EDATA                                               0x18026690
#define  EPI_EPI_LANE14_CTR2_EDATA_reg_addr                                      "0xB8026690"
#define  EPI_EPI_LANE14_CTR2_EDATA_reg                                           0xB8026690
#define  EPI_EPI_LANE14_CTR2_EDATA_inst_addr                                     "0x011F"
#define  set_EPI_EPI_LANE14_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE14_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE14_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE14_CTR2_EDATA_reg))
#define  EPI_EPI_LANE14_CTR2_EDATA_lane14_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE14_CTR2_EDATA_lane14_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE14_CTR2_EDATA_lane14_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE14_CTR2_EDATA_lane14_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE14_CTR2_EDATA_lane14_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE14_CTR2_EDATA_lane14_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE14_CTR2_EDATA_get_lane14_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE14_CTR2_EDATA_get_lane14_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE14_CTR2_ODATA                                               0x18026694
#define  EPI_EPI_LANE14_CTR2_ODATA_reg_addr                                      "0xB8026694"
#define  EPI_EPI_LANE14_CTR2_ODATA_reg                                           0xB8026694
#define  EPI_EPI_LANE14_CTR2_ODATA_inst_addr                                     "0x0120"
#define  set_EPI_EPI_LANE14_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE14_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE14_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE14_CTR2_ODATA_reg))
#define  EPI_EPI_LANE14_CTR2_ODATA_lane14_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE14_CTR2_ODATA_lane14_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE14_CTR2_ODATA_lane14_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE14_CTR2_ODATA_get_lane14_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE15_CTR2_EDATA                                               0x18026698
#define  EPI_EPI_LANE15_CTR2_EDATA_reg_addr                                      "0xB8026698"
#define  EPI_EPI_LANE15_CTR2_EDATA_reg                                           0xB8026698
#define  EPI_EPI_LANE15_CTR2_EDATA_inst_addr                                     "0x0121"
#define  set_EPI_EPI_LANE15_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE15_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE15_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE15_CTR2_EDATA_reg))
#define  EPI_EPI_LANE15_CTR2_EDATA_lane15_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE15_CTR2_EDATA_lane15_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE15_CTR2_EDATA_lane15_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE15_CTR2_EDATA_lane15_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE15_CTR2_EDATA_lane15_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE15_CTR2_EDATA_lane15_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE15_CTR2_EDATA_get_lane15_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE15_CTR2_EDATA_get_lane15_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE15_CTR2_ODATA                                               0x1802669C
#define  EPI_EPI_LANE15_CTR2_ODATA_reg_addr                                      "0xB802669C"
#define  EPI_EPI_LANE15_CTR2_ODATA_reg                                           0xB802669C
#define  EPI_EPI_LANE15_CTR2_ODATA_inst_addr                                     "0x0122"
#define  set_EPI_EPI_LANE15_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE15_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE15_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE15_CTR2_ODATA_reg))
#define  EPI_EPI_LANE15_CTR2_ODATA_lane15_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE15_CTR2_ODATA_lane15_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE15_CTR2_ODATA_lane15_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE15_CTR2_ODATA_get_lane15_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE16_CTR2_EDATA                                               0x180266A0
#define  EPI_EPI_LANE16_CTR2_EDATA_reg_addr                                      "0xB80266A0"
#define  EPI_EPI_LANE16_CTR2_EDATA_reg                                           0xB80266A0
#define  EPI_EPI_LANE16_CTR2_EDATA_inst_addr                                     "0x0123"
#define  set_EPI_EPI_LANE16_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE16_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE16_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE16_CTR2_EDATA_reg))
#define  EPI_EPI_LANE16_CTR2_EDATA_lane16_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE16_CTR2_EDATA_lane16_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE16_CTR2_EDATA_lane16_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE16_CTR2_EDATA_lane16_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE16_CTR2_EDATA_lane16_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE16_CTR2_EDATA_lane16_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE16_CTR2_EDATA_get_lane16_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE16_CTR2_EDATA_get_lane16_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE16_CTR2_ODATA                                               0x180266A4
#define  EPI_EPI_LANE16_CTR2_ODATA_reg_addr                                      "0xB80266A4"
#define  EPI_EPI_LANE16_CTR2_ODATA_reg                                           0xB80266A4
#define  EPI_EPI_LANE16_CTR2_ODATA_inst_addr                                     "0x0124"
#define  set_EPI_EPI_LANE16_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE16_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE16_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE16_CTR2_ODATA_reg))
#define  EPI_EPI_LANE16_CTR2_ODATA_lane16_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE16_CTR2_ODATA_lane16_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE16_CTR2_ODATA_lane16_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE16_CTR2_ODATA_get_lane16_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE17_CTR2_EDATA                                               0x180266A8
#define  EPI_EPI_LANE17_CTR2_EDATA_reg_addr                                      "0xB80266A8"
#define  EPI_EPI_LANE17_CTR2_EDATA_reg                                           0xB80266A8
#define  EPI_EPI_LANE17_CTR2_EDATA_inst_addr                                     "0x0125"
#define  set_EPI_EPI_LANE17_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE17_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE17_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE17_CTR2_EDATA_reg))
#define  EPI_EPI_LANE17_CTR2_EDATA_lane17_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE17_CTR2_EDATA_lane17_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE17_CTR2_EDATA_lane17_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE17_CTR2_EDATA_lane17_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE17_CTR2_EDATA_lane17_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE17_CTR2_EDATA_lane17_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE17_CTR2_EDATA_get_lane17_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE17_CTR2_EDATA_get_lane17_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE17_CTR2_ODATA                                               0x180266AC
#define  EPI_EPI_LANE17_CTR2_ODATA_reg_addr                                      "0xB80266AC"
#define  EPI_EPI_LANE17_CTR2_ODATA_reg                                           0xB80266AC
#define  EPI_EPI_LANE17_CTR2_ODATA_inst_addr                                     "0x0126"
#define  set_EPI_EPI_LANE17_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE17_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE17_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE17_CTR2_ODATA_reg))
#define  EPI_EPI_LANE17_CTR2_ODATA_lane17_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE17_CTR2_ODATA_lane17_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE17_CTR2_ODATA_lane17_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE17_CTR2_ODATA_get_lane17_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE18_CTR2_EDATA                                               0x180266B0
#define  EPI_EPI_LANE18_CTR2_EDATA_reg_addr                                      "0xB80266B0"
#define  EPI_EPI_LANE18_CTR2_EDATA_reg                                           0xB80266B0
#define  EPI_EPI_LANE18_CTR2_EDATA_inst_addr                                     "0x0127"
#define  set_EPI_EPI_LANE18_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE18_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE18_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE18_CTR2_EDATA_reg))
#define  EPI_EPI_LANE18_CTR2_EDATA_lane18_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE18_CTR2_EDATA_lane18_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE18_CTR2_EDATA_lane18_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE18_CTR2_EDATA_lane18_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE18_CTR2_EDATA_lane18_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE18_CTR2_EDATA_lane18_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE18_CTR2_EDATA_get_lane18_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE18_CTR2_EDATA_get_lane18_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE18_CTR2_ODATA                                               0x180266B4
#define  EPI_EPI_LANE18_CTR2_ODATA_reg_addr                                      "0xB80266B4"
#define  EPI_EPI_LANE18_CTR2_ODATA_reg                                           0xB80266B4
#define  EPI_EPI_LANE18_CTR2_ODATA_inst_addr                                     "0x0128"
#define  set_EPI_EPI_LANE18_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE18_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE18_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE18_CTR2_ODATA_reg))
#define  EPI_EPI_LANE18_CTR2_ODATA_lane18_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE18_CTR2_ODATA_lane18_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE18_CTR2_ODATA_lane18_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE18_CTR2_ODATA_get_lane18_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE19_CTR2_EDATA                                               0x180266B8
#define  EPI_EPI_LANE19_CTR2_EDATA_reg_addr                                      "0xB80266B8"
#define  EPI_EPI_LANE19_CTR2_EDATA_reg                                           0xB80266B8
#define  EPI_EPI_LANE19_CTR2_EDATA_inst_addr                                     "0x0129"
#define  set_EPI_EPI_LANE19_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE19_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE19_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE19_CTR2_EDATA_reg))
#define  EPI_EPI_LANE19_CTR2_EDATA_lane19_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE19_CTR2_EDATA_lane19_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE19_CTR2_EDATA_lane19_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE19_CTR2_EDATA_lane19_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE19_CTR2_EDATA_lane19_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE19_CTR2_EDATA_lane19_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE19_CTR2_EDATA_get_lane19_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE19_CTR2_EDATA_get_lane19_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE19_CTR2_ODATA                                               0x180266BC
#define  EPI_EPI_LANE19_CTR2_ODATA_reg_addr                                      "0xB80266BC"
#define  EPI_EPI_LANE19_CTR2_ODATA_reg                                           0xB80266BC
#define  EPI_EPI_LANE19_CTR2_ODATA_inst_addr                                     "0x012A"
#define  set_EPI_EPI_LANE19_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE19_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE19_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE19_CTR2_ODATA_reg))
#define  EPI_EPI_LANE19_CTR2_ODATA_lane19_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE19_CTR2_ODATA_lane19_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE19_CTR2_ODATA_lane19_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE19_CTR2_ODATA_get_lane19_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE20_CTR2_EDATA                                               0x180266C0
#define  EPI_EPI_LANE20_CTR2_EDATA_reg_addr                                      "0xB80266C0"
#define  EPI_EPI_LANE20_CTR2_EDATA_reg                                           0xB80266C0
#define  EPI_EPI_LANE20_CTR2_EDATA_inst_addr                                     "0x012B"
#define  set_EPI_EPI_LANE20_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE20_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE20_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE20_CTR2_EDATA_reg))
#define  EPI_EPI_LANE20_CTR2_EDATA_lane20_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE20_CTR2_EDATA_lane20_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE20_CTR2_EDATA_lane20_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE20_CTR2_EDATA_lane20_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE20_CTR2_EDATA_lane20_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE20_CTR2_EDATA_lane20_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE20_CTR2_EDATA_get_lane20_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE20_CTR2_EDATA_get_lane20_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE20_CTR2_ODATA                                               0x180266C4
#define  EPI_EPI_LANE20_CTR2_ODATA_reg_addr                                      "0xB80266C4"
#define  EPI_EPI_LANE20_CTR2_ODATA_reg                                           0xB80266C4
#define  EPI_EPI_LANE20_CTR2_ODATA_inst_addr                                     "0x012C"
#define  set_EPI_EPI_LANE20_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE20_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE20_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE20_CTR2_ODATA_reg))
#define  EPI_EPI_LANE20_CTR2_ODATA_lane20_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE20_CTR2_ODATA_lane20_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE20_CTR2_ODATA_lane20_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE20_CTR2_ODATA_get_lane20_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE21_CTR2_EDATA                                               0x180266C8
#define  EPI_EPI_LANE21_CTR2_EDATA_reg_addr                                      "0xB80266C8"
#define  EPI_EPI_LANE21_CTR2_EDATA_reg                                           0xB80266C8
#define  EPI_EPI_LANE21_CTR2_EDATA_inst_addr                                     "0x012D"
#define  set_EPI_EPI_LANE21_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE21_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE21_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE21_CTR2_EDATA_reg))
#define  EPI_EPI_LANE21_CTR2_EDATA_lane21_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE21_CTR2_EDATA_lane21_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE21_CTR2_EDATA_lane21_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE21_CTR2_EDATA_lane21_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE21_CTR2_EDATA_lane21_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE21_CTR2_EDATA_lane21_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE21_CTR2_EDATA_get_lane21_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE21_CTR2_EDATA_get_lane21_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE21_CTR2_ODATA                                               0x180266CC
#define  EPI_EPI_LANE21_CTR2_ODATA_reg_addr                                      "0xB80266CC"
#define  EPI_EPI_LANE21_CTR2_ODATA_reg                                           0xB80266CC
#define  EPI_EPI_LANE21_CTR2_ODATA_inst_addr                                     "0x012E"
#define  set_EPI_EPI_LANE21_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE21_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE21_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE21_CTR2_ODATA_reg))
#define  EPI_EPI_LANE21_CTR2_ODATA_lane21_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE21_CTR2_ODATA_lane21_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE21_CTR2_ODATA_lane21_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE21_CTR2_ODATA_get_lane21_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE22_CTR2_EDATA                                               0x180266D0
#define  EPI_EPI_LANE22_CTR2_EDATA_reg_addr                                      "0xB80266D0"
#define  EPI_EPI_LANE22_CTR2_EDATA_reg                                           0xB80266D0
#define  EPI_EPI_LANE22_CTR2_EDATA_inst_addr                                     "0x012F"
#define  set_EPI_EPI_LANE22_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE22_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE22_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE22_CTR2_EDATA_reg))
#define  EPI_EPI_LANE22_CTR2_EDATA_lane22_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE22_CTR2_EDATA_lane22_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE22_CTR2_EDATA_lane22_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE22_CTR2_EDATA_lane22_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE22_CTR2_EDATA_lane22_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE22_CTR2_EDATA_lane22_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE22_CTR2_EDATA_get_lane22_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE22_CTR2_EDATA_get_lane22_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE22_CTR2_ODATA                                               0x180266D4
#define  EPI_EPI_LANE22_CTR2_ODATA_reg_addr                                      "0xB80266D4"
#define  EPI_EPI_LANE22_CTR2_ODATA_reg                                           0xB80266D4
#define  EPI_EPI_LANE22_CTR2_ODATA_inst_addr                                     "0x0130"
#define  set_EPI_EPI_LANE22_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE22_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE22_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE22_CTR2_ODATA_reg))
#define  EPI_EPI_LANE22_CTR2_ODATA_lane22_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE22_CTR2_ODATA_lane22_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE22_CTR2_ODATA_lane22_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE22_CTR2_ODATA_get_lane22_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE23_CTR2_EDATA                                               0x180266D8
#define  EPI_EPI_LANE23_CTR2_EDATA_reg_addr                                      "0xB80266D8"
#define  EPI_EPI_LANE23_CTR2_EDATA_reg                                           0xB80266D8
#define  EPI_EPI_LANE23_CTR2_EDATA_inst_addr                                     "0x0131"
#define  set_EPI_EPI_LANE23_CTR2_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE23_CTR2_EDATA_reg)=data)
#define  get_EPI_EPI_LANE23_CTR2_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE23_CTR2_EDATA_reg))
#define  EPI_EPI_LANE23_CTR2_EDATA_lane23_ctr2_oe_en_shift                       (30)
#define  EPI_EPI_LANE23_CTR2_EDATA_lane23_ctr2_even_shift                        (0)
#define  EPI_EPI_LANE23_CTR2_EDATA_lane23_ctr2_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE23_CTR2_EDATA_lane23_ctr2_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE23_CTR2_EDATA_lane23_ctr2_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE23_CTR2_EDATA_lane23_ctr2_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE23_CTR2_EDATA_get_lane23_ctr2_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE23_CTR2_EDATA_get_lane23_ctr2_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE23_CTR2_ODATA                                               0x180266DC
#define  EPI_EPI_LANE23_CTR2_ODATA_reg_addr                                      "0xB80266DC"
#define  EPI_EPI_LANE23_CTR2_ODATA_reg                                           0xB80266DC
#define  EPI_EPI_LANE23_CTR2_ODATA_inst_addr                                     "0x0132"
#define  set_EPI_EPI_LANE23_CTR2_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE23_CTR2_ODATA_reg)=data)
#define  get_EPI_EPI_LANE23_CTR2_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE23_CTR2_ODATA_reg))
#define  EPI_EPI_LANE23_CTR2_ODATA_lane23_ctr2_odd_shift                         (0)
#define  EPI_EPI_LANE23_CTR2_ODATA_lane23_ctr2_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE23_CTR2_ODATA_lane23_ctr2_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE23_CTR2_ODATA_get_lane23_ctr2_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE0_CTR3_EDATA                                                0x180266F0
#define  EPI_EPI_LANE0_CTR3_EDATA_reg_addr                                       "0xB80266F0"
#define  EPI_EPI_LANE0_CTR3_EDATA_reg                                            0xB80266F0
#define  EPI_EPI_LANE0_CTR3_EDATA_inst_addr                                      "0x0133"
#define  set_EPI_EPI_LANE0_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE0_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE0_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE0_CTR3_EDATA_reg))
#define  EPI_EPI_LANE0_CTR3_EDATA_lane0_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE0_CTR3_EDATA_lane0_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE0_CTR3_EDATA_lane0_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE0_CTR3_EDATA_lane0_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE0_CTR3_EDATA_lane0_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE0_CTR3_EDATA_lane0_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE0_CTR3_EDATA_get_lane0_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE0_CTR3_EDATA_get_lane0_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE0_CTR3_ODATA                                                0x180266F4
#define  EPI_EPI_LANE0_CTR3_ODATA_reg_addr                                       "0xB80266F4"
#define  EPI_EPI_LANE0_CTR3_ODATA_reg                                            0xB80266F4
#define  EPI_EPI_LANE0_CTR3_ODATA_inst_addr                                      "0x0134"
#define  set_EPI_EPI_LANE0_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE0_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE0_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE0_CTR3_ODATA_reg))
#define  EPI_EPI_LANE0_CTR3_ODATA_lane0_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE0_CTR3_ODATA_lane0_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE0_CTR3_ODATA_lane0_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE0_CTR3_ODATA_get_lane0_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE1_CTR3_EDATA                                                0x180266F8
#define  EPI_EPI_LANE1_CTR3_EDATA_reg_addr                                       "0xB80266F8"
#define  EPI_EPI_LANE1_CTR3_EDATA_reg                                            0xB80266F8
#define  EPI_EPI_LANE1_CTR3_EDATA_inst_addr                                      "0x0135"
#define  set_EPI_EPI_LANE1_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE1_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE1_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE1_CTR3_EDATA_reg))
#define  EPI_EPI_LANE1_CTR3_EDATA_lane1_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE1_CTR3_EDATA_lane1_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE1_CTR3_EDATA_lane1_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE1_CTR3_EDATA_lane1_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE1_CTR3_EDATA_lane1_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE1_CTR3_EDATA_lane1_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE1_CTR3_EDATA_get_lane1_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE1_CTR3_EDATA_get_lane1_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE1_CTR3_ODATA                                                0x180266FC
#define  EPI_EPI_LANE1_CTR3_ODATA_reg_addr                                       "0xB80266FC"
#define  EPI_EPI_LANE1_CTR3_ODATA_reg                                            0xB80266FC
#define  EPI_EPI_LANE1_CTR3_ODATA_inst_addr                                      "0x0136"
#define  set_EPI_EPI_LANE1_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE1_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE1_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE1_CTR3_ODATA_reg))
#define  EPI_EPI_LANE1_CTR3_ODATA_lane1_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE1_CTR3_ODATA_lane1_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE1_CTR3_ODATA_lane1_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE1_CTR3_ODATA_get_lane1_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE2_CTR3_EDATA                                                0x18026700
#define  EPI_EPI_LANE2_CTR3_EDATA_reg_addr                                       "0xB8026700"
#define  EPI_EPI_LANE2_CTR3_EDATA_reg                                            0xB8026700
#define  EPI_EPI_LANE2_CTR3_EDATA_inst_addr                                      "0x0137"
#define  set_EPI_EPI_LANE2_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE2_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE2_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE2_CTR3_EDATA_reg))
#define  EPI_EPI_LANE2_CTR3_EDATA_lane2_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE2_CTR3_EDATA_lane2_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE2_CTR3_EDATA_lane2_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE2_CTR3_EDATA_lane2_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE2_CTR3_EDATA_lane2_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE2_CTR3_EDATA_lane2_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE2_CTR3_EDATA_get_lane2_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE2_CTR3_EDATA_get_lane2_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE2_CTR3_ODATA                                                0x18026704
#define  EPI_EPI_LANE2_CTR3_ODATA_reg_addr                                       "0xB8026704"
#define  EPI_EPI_LANE2_CTR3_ODATA_reg                                            0xB8026704
#define  EPI_EPI_LANE2_CTR3_ODATA_inst_addr                                      "0x0138"
#define  set_EPI_EPI_LANE2_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE2_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE2_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE2_CTR3_ODATA_reg))
#define  EPI_EPI_LANE2_CTR3_ODATA_lane2_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE2_CTR3_ODATA_lane2_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE2_CTR3_ODATA_lane2_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE2_CTR3_ODATA_get_lane2_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE3_CTR3_EDATA                                                0x18026708
#define  EPI_EPI_LANE3_CTR3_EDATA_reg_addr                                       "0xB8026708"
#define  EPI_EPI_LANE3_CTR3_EDATA_reg                                            0xB8026708
#define  EPI_EPI_LANE3_CTR3_EDATA_inst_addr                                      "0x0139"
#define  set_EPI_EPI_LANE3_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE3_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE3_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE3_CTR3_EDATA_reg))
#define  EPI_EPI_LANE3_CTR3_EDATA_lane3_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE3_CTR3_EDATA_lane3_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE3_CTR3_EDATA_lane3_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE3_CTR3_EDATA_lane3_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE3_CTR3_EDATA_lane3_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE3_CTR3_EDATA_lane3_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE3_CTR3_EDATA_get_lane3_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE3_CTR3_EDATA_get_lane3_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE3_CTR3_ODATA                                                0x1802670C
#define  EPI_EPI_LANE3_CTR3_ODATA_reg_addr                                       "0xB802670C"
#define  EPI_EPI_LANE3_CTR3_ODATA_reg                                            0xB802670C
#define  EPI_EPI_LANE3_CTR3_ODATA_inst_addr                                      "0x013A"
#define  set_EPI_EPI_LANE3_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE3_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE3_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE3_CTR3_ODATA_reg))
#define  EPI_EPI_LANE3_CTR3_ODATA_lane3_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE3_CTR3_ODATA_lane3_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE3_CTR3_ODATA_lane3_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE3_CTR3_ODATA_get_lane3_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE4_CTR3_EDATA                                                0x18026710
#define  EPI_EPI_LANE4_CTR3_EDATA_reg_addr                                       "0xB8026710"
#define  EPI_EPI_LANE4_CTR3_EDATA_reg                                            0xB8026710
#define  EPI_EPI_LANE4_CTR3_EDATA_inst_addr                                      "0x013B"
#define  set_EPI_EPI_LANE4_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE4_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE4_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE4_CTR3_EDATA_reg))
#define  EPI_EPI_LANE4_CTR3_EDATA_lane4_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE4_CTR3_EDATA_lane4_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE4_CTR3_EDATA_lane4_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE4_CTR3_EDATA_lane4_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE4_CTR3_EDATA_lane4_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE4_CTR3_EDATA_lane4_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE4_CTR3_EDATA_get_lane4_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE4_CTR3_EDATA_get_lane4_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE4_CTR3_ODATA                                                0x18026714
#define  EPI_EPI_LANE4_CTR3_ODATA_reg_addr                                       "0xB8026714"
#define  EPI_EPI_LANE4_CTR3_ODATA_reg                                            0xB8026714
#define  EPI_EPI_LANE4_CTR3_ODATA_inst_addr                                      "0x013C"
#define  set_EPI_EPI_LANE4_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE4_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE4_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE4_CTR3_ODATA_reg))
#define  EPI_EPI_LANE4_CTR3_ODATA_lane4_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE4_CTR3_ODATA_lane4_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE4_CTR3_ODATA_lane4_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE4_CTR3_ODATA_get_lane4_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE5_CTR3_EDATA                                                0x18026718
#define  EPI_EPI_LANE5_CTR3_EDATA_reg_addr                                       "0xB8026718"
#define  EPI_EPI_LANE5_CTR3_EDATA_reg                                            0xB8026718
#define  EPI_EPI_LANE5_CTR3_EDATA_inst_addr                                      "0x013D"
#define  set_EPI_EPI_LANE5_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE5_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE5_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE5_CTR3_EDATA_reg))
#define  EPI_EPI_LANE5_CTR3_EDATA_lane5_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE5_CTR3_EDATA_lane5_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE5_CTR3_EDATA_lane5_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE5_CTR3_EDATA_lane5_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE5_CTR3_EDATA_lane5_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE5_CTR3_EDATA_lane5_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE5_CTR3_EDATA_get_lane5_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE5_CTR3_EDATA_get_lane5_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE5_CTR3_ODATA                                                0x1802671C
#define  EPI_EPI_LANE5_CTR3_ODATA_reg_addr                                       "0xB802671C"
#define  EPI_EPI_LANE5_CTR3_ODATA_reg                                            0xB802671C
#define  EPI_EPI_LANE5_CTR3_ODATA_inst_addr                                      "0x013E"
#define  set_EPI_EPI_LANE5_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE5_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE5_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE5_CTR3_ODATA_reg))
#define  EPI_EPI_LANE5_CTR3_ODATA_lane5_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE5_CTR3_ODATA_lane5_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE5_CTR3_ODATA_lane5_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE5_CTR3_ODATA_get_lane5_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE6_CTR3_EDATA                                                0x18026720
#define  EPI_EPI_LANE6_CTR3_EDATA_reg_addr                                       "0xB8026720"
#define  EPI_EPI_LANE6_CTR3_EDATA_reg                                            0xB8026720
#define  EPI_EPI_LANE6_CTR3_EDATA_inst_addr                                      "0x013F"
#define  set_EPI_EPI_LANE6_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE6_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE6_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE6_CTR3_EDATA_reg))
#define  EPI_EPI_LANE6_CTR3_EDATA_lane6_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE6_CTR3_EDATA_lane6_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE6_CTR3_EDATA_lane6_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE6_CTR3_EDATA_lane6_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE6_CTR3_EDATA_lane6_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE6_CTR3_EDATA_lane6_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE6_CTR3_EDATA_get_lane6_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE6_CTR3_EDATA_get_lane6_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE6_CTR3_ODATA                                                0x18026724
#define  EPI_EPI_LANE6_CTR3_ODATA_reg_addr                                       "0xB8026724"
#define  EPI_EPI_LANE6_CTR3_ODATA_reg                                            0xB8026724
#define  EPI_EPI_LANE6_CTR3_ODATA_inst_addr                                      "0x0140"
#define  set_EPI_EPI_LANE6_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE6_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE6_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE6_CTR3_ODATA_reg))
#define  EPI_EPI_LANE6_CTR3_ODATA_lane6_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE6_CTR3_ODATA_lane6_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE6_CTR3_ODATA_lane6_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE6_CTR3_ODATA_get_lane6_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE7_CTR3_EDATA                                                0x18026728
#define  EPI_EPI_LANE7_CTR3_EDATA_reg_addr                                       "0xB8026728"
#define  EPI_EPI_LANE7_CTR3_EDATA_reg                                            0xB8026728
#define  EPI_EPI_LANE7_CTR3_EDATA_inst_addr                                      "0x0141"
#define  set_EPI_EPI_LANE7_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE7_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE7_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE7_CTR3_EDATA_reg))
#define  EPI_EPI_LANE7_CTR3_EDATA_lane7_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE7_CTR3_EDATA_lane7_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE7_CTR3_EDATA_lane7_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE7_CTR3_EDATA_lane7_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE7_CTR3_EDATA_lane7_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE7_CTR3_EDATA_lane7_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE7_CTR3_EDATA_get_lane7_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE7_CTR3_EDATA_get_lane7_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE7_CTR3_ODATA                                                0x1802672C
#define  EPI_EPI_LANE7_CTR3_ODATA_reg_addr                                       "0xB802672C"
#define  EPI_EPI_LANE7_CTR3_ODATA_reg                                            0xB802672C
#define  EPI_EPI_LANE7_CTR3_ODATA_inst_addr                                      "0x0142"
#define  set_EPI_EPI_LANE7_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE7_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE7_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE7_CTR3_ODATA_reg))
#define  EPI_EPI_LANE7_CTR3_ODATA_lane7_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE7_CTR3_ODATA_lane7_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE7_CTR3_ODATA_lane7_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE7_CTR3_ODATA_get_lane7_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE8_CTR3_EDATA                                                0x18026730
#define  EPI_EPI_LANE8_CTR3_EDATA_reg_addr                                       "0xB8026730"
#define  EPI_EPI_LANE8_CTR3_EDATA_reg                                            0xB8026730
#define  EPI_EPI_LANE8_CTR3_EDATA_inst_addr                                      "0x0143"
#define  set_EPI_EPI_LANE8_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE8_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE8_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE8_CTR3_EDATA_reg))
#define  EPI_EPI_LANE8_CTR3_EDATA_lane8_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE8_CTR3_EDATA_lane8_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE8_CTR3_EDATA_lane8_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE8_CTR3_EDATA_lane8_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE8_CTR3_EDATA_lane8_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE8_CTR3_EDATA_lane8_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE8_CTR3_EDATA_get_lane8_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE8_CTR3_EDATA_get_lane8_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE8_CTR3_ODATA                                                0x18026734
#define  EPI_EPI_LANE8_CTR3_ODATA_reg_addr                                       "0xB8026734"
#define  EPI_EPI_LANE8_CTR3_ODATA_reg                                            0xB8026734
#define  EPI_EPI_LANE8_CTR3_ODATA_inst_addr                                      "0x0144"
#define  set_EPI_EPI_LANE8_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE8_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE8_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE8_CTR3_ODATA_reg))
#define  EPI_EPI_LANE8_CTR3_ODATA_lane8_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE8_CTR3_ODATA_lane8_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE8_CTR3_ODATA_lane8_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE8_CTR3_ODATA_get_lane8_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE9_CTR3_EDATA                                                0x18026738
#define  EPI_EPI_LANE9_CTR3_EDATA_reg_addr                                       "0xB8026738"
#define  EPI_EPI_LANE9_CTR3_EDATA_reg                                            0xB8026738
#define  EPI_EPI_LANE9_CTR3_EDATA_inst_addr                                      "0x0145"
#define  set_EPI_EPI_LANE9_CTR3_EDATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE9_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE9_CTR3_EDATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE9_CTR3_EDATA_reg))
#define  EPI_EPI_LANE9_CTR3_EDATA_lane9_ctr3_oe_en_shift                         (30)
#define  EPI_EPI_LANE9_CTR3_EDATA_lane9_ctr3_even_shift                          (0)
#define  EPI_EPI_LANE9_CTR3_EDATA_lane9_ctr3_oe_en_mask                          (0x40000000)
#define  EPI_EPI_LANE9_CTR3_EDATA_lane9_ctr3_even_mask                           (0x3FFFFFFF)
#define  EPI_EPI_LANE9_CTR3_EDATA_lane9_ctr3_oe_en(data)                         (0x40000000&((data)<<30))
#define  EPI_EPI_LANE9_CTR3_EDATA_lane9_ctr3_even(data)                          (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE9_CTR3_EDATA_get_lane9_ctr3_oe_en(data)                     ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE9_CTR3_EDATA_get_lane9_ctr3_even(data)                      (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE9_CTR3_ODATA                                                0x1802673C
#define  EPI_EPI_LANE9_CTR3_ODATA_reg_addr                                       "0xB802673C"
#define  EPI_EPI_LANE9_CTR3_ODATA_reg                                            0xB802673C
#define  EPI_EPI_LANE9_CTR3_ODATA_inst_addr                                      "0x0146"
#define  set_EPI_EPI_LANE9_CTR3_ODATA_reg(data)                                  (*((volatile unsigned int*)EPI_EPI_LANE9_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE9_CTR3_ODATA_reg                                        (*((volatile unsigned int*)EPI_EPI_LANE9_CTR3_ODATA_reg))
#define  EPI_EPI_LANE9_CTR3_ODATA_lane9_ctr3_odd_shift                           (0)
#define  EPI_EPI_LANE9_CTR3_ODATA_lane9_ctr3_odd_mask                            (0x3FFFFFFF)
#define  EPI_EPI_LANE9_CTR3_ODATA_lane9_ctr3_odd(data)                           (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE9_CTR3_ODATA_get_lane9_ctr3_odd(data)                       (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE10_CTR3_EDATA                                               0x18026740
#define  EPI_EPI_LANE10_CTR3_EDATA_reg_addr                                      "0xB8026740"
#define  EPI_EPI_LANE10_CTR3_EDATA_reg                                           0xB8026740
#define  EPI_EPI_LANE10_CTR3_EDATA_inst_addr                                     "0x0147"
#define  set_EPI_EPI_LANE10_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE10_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE10_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE10_CTR3_EDATA_reg))
#define  EPI_EPI_LANE10_CTR3_EDATA_lane10_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE10_CTR3_EDATA_lane10_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE10_CTR3_EDATA_lane10_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE10_CTR3_EDATA_lane10_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE10_CTR3_EDATA_lane10_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE10_CTR3_EDATA_lane10_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE10_CTR3_EDATA_get_lane10_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE10_CTR3_EDATA_get_lane10_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE10_CTR3_ODATA                                               0x18026744
#define  EPI_EPI_LANE10_CTR3_ODATA_reg_addr                                      "0xB8026744"
#define  EPI_EPI_LANE10_CTR3_ODATA_reg                                           0xB8026744
#define  EPI_EPI_LANE10_CTR3_ODATA_inst_addr                                     "0x0148"
#define  set_EPI_EPI_LANE10_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE10_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE10_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE10_CTR3_ODATA_reg))
#define  EPI_EPI_LANE10_CTR3_ODATA_lane10_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE10_CTR3_ODATA_lane10_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE10_CTR3_ODATA_lane10_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE10_CTR3_ODATA_get_lane10_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE11_CTR3_EDATA                                               0x18026748
#define  EPI_EPI_LANE11_CTR3_EDATA_reg_addr                                      "0xB8026748"
#define  EPI_EPI_LANE11_CTR3_EDATA_reg                                           0xB8026748
#define  EPI_EPI_LANE11_CTR3_EDATA_inst_addr                                     "0x0149"
#define  set_EPI_EPI_LANE11_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE11_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE11_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE11_CTR3_EDATA_reg))
#define  EPI_EPI_LANE11_CTR3_EDATA_lane11_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE11_CTR3_EDATA_lane11_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE11_CTR3_EDATA_lane11_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE11_CTR3_EDATA_lane11_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE11_CTR3_EDATA_lane11_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE11_CTR3_EDATA_lane11_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE11_CTR3_EDATA_get_lane11_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE11_CTR3_EDATA_get_lane11_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE11_CTR3_ODATA                                               0x1802674C
#define  EPI_EPI_LANE11_CTR3_ODATA_reg_addr                                      "0xB802674C"
#define  EPI_EPI_LANE11_CTR3_ODATA_reg                                           0xB802674C
#define  EPI_EPI_LANE11_CTR3_ODATA_inst_addr                                     "0x014A"
#define  set_EPI_EPI_LANE11_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE11_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE11_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE11_CTR3_ODATA_reg))
#define  EPI_EPI_LANE11_CTR3_ODATA_lane11_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE11_CTR3_ODATA_lane11_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE11_CTR3_ODATA_lane11_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE11_CTR3_ODATA_get_lane11_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE12_CTR3_EDATA                                               0x18026750
#define  EPI_EPI_LANE12_CTR3_EDATA_reg_addr                                      "0xB8026750"
#define  EPI_EPI_LANE12_CTR3_EDATA_reg                                           0xB8026750
#define  EPI_EPI_LANE12_CTR3_EDATA_inst_addr                                     "0x014B"
#define  set_EPI_EPI_LANE12_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE12_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE12_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE12_CTR3_EDATA_reg))
#define  EPI_EPI_LANE12_CTR3_EDATA_lane12_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE12_CTR3_EDATA_lane12_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE12_CTR3_EDATA_lane12_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE12_CTR3_EDATA_lane12_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE12_CTR3_EDATA_lane12_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE12_CTR3_EDATA_lane12_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE12_CTR3_EDATA_get_lane12_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE12_CTR3_EDATA_get_lane12_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE12_CTR3_ODATA                                               0x18026754
#define  EPI_EPI_LANE12_CTR3_ODATA_reg_addr                                      "0xB8026754"
#define  EPI_EPI_LANE12_CTR3_ODATA_reg                                           0xB8026754
#define  EPI_EPI_LANE12_CTR3_ODATA_inst_addr                                     "0x014C"
#define  set_EPI_EPI_LANE12_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE12_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE12_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE12_CTR3_ODATA_reg))
#define  EPI_EPI_LANE12_CTR3_ODATA_lane12_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE12_CTR3_ODATA_lane12_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE12_CTR3_ODATA_lane12_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE12_CTR3_ODATA_get_lane12_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE13_CTR3_EDATA                                               0x18026758
#define  EPI_EPI_LANE13_CTR3_EDATA_reg_addr                                      "0xB8026758"
#define  EPI_EPI_LANE13_CTR3_EDATA_reg                                           0xB8026758
#define  EPI_EPI_LANE13_CTR3_EDATA_inst_addr                                     "0x014D"
#define  set_EPI_EPI_LANE13_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE13_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE13_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE13_CTR3_EDATA_reg))
#define  EPI_EPI_LANE13_CTR3_EDATA_lane13_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE13_CTR3_EDATA_lane13_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE13_CTR3_EDATA_lane13_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE13_CTR3_EDATA_lane13_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE13_CTR3_EDATA_lane13_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE13_CTR3_EDATA_lane13_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE13_CTR3_EDATA_get_lane13_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE13_CTR3_EDATA_get_lane13_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE13_CTR3_ODATA                                               0x1802675C
#define  EPI_EPI_LANE13_CTR3_ODATA_reg_addr                                      "0xB802675C"
#define  EPI_EPI_LANE13_CTR3_ODATA_reg                                           0xB802675C
#define  EPI_EPI_LANE13_CTR3_ODATA_inst_addr                                     "0x014E"
#define  set_EPI_EPI_LANE13_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE13_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE13_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE13_CTR3_ODATA_reg))
#define  EPI_EPI_LANE13_CTR3_ODATA_lane13_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE13_CTR3_ODATA_lane13_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE13_CTR3_ODATA_lane13_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE13_CTR3_ODATA_get_lane13_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE14_CTR3_EDATA                                               0x18026760
#define  EPI_EPI_LANE14_CTR3_EDATA_reg_addr                                      "0xB8026760"
#define  EPI_EPI_LANE14_CTR3_EDATA_reg                                           0xB8026760
#define  EPI_EPI_LANE14_CTR3_EDATA_inst_addr                                     "0x014F"
#define  set_EPI_EPI_LANE14_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE14_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE14_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE14_CTR3_EDATA_reg))
#define  EPI_EPI_LANE14_CTR3_EDATA_lane14_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE14_CTR3_EDATA_lane14_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE14_CTR3_EDATA_lane14_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE14_CTR3_EDATA_lane14_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE14_CTR3_EDATA_lane14_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE14_CTR3_EDATA_lane14_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE14_CTR3_EDATA_get_lane14_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE14_CTR3_EDATA_get_lane14_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE14_CTR3_ODATA                                               0x18026764
#define  EPI_EPI_LANE14_CTR3_ODATA_reg_addr                                      "0xB8026764"
#define  EPI_EPI_LANE14_CTR3_ODATA_reg                                           0xB8026764
#define  EPI_EPI_LANE14_CTR3_ODATA_inst_addr                                     "0x0150"
#define  set_EPI_EPI_LANE14_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE14_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE14_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE14_CTR3_ODATA_reg))
#define  EPI_EPI_LANE14_CTR3_ODATA_lane14_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE14_CTR3_ODATA_lane14_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE14_CTR3_ODATA_lane14_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE14_CTR3_ODATA_get_lane14_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE15_CTR3_EDATA                                               0x18026768
#define  EPI_EPI_LANE15_CTR3_EDATA_reg_addr                                      "0xB8026768"
#define  EPI_EPI_LANE15_CTR3_EDATA_reg                                           0xB8026768
#define  EPI_EPI_LANE15_CTR3_EDATA_inst_addr                                     "0x0151"
#define  set_EPI_EPI_LANE15_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE15_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE15_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE15_CTR3_EDATA_reg))
#define  EPI_EPI_LANE15_CTR3_EDATA_lane15_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE15_CTR3_EDATA_lane15_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE15_CTR3_EDATA_lane15_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE15_CTR3_EDATA_lane15_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE15_CTR3_EDATA_lane15_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE15_CTR3_EDATA_lane15_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE15_CTR3_EDATA_get_lane15_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE15_CTR3_EDATA_get_lane15_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE15_CTR3_ODATA                                               0x1802676C
#define  EPI_EPI_LANE15_CTR3_ODATA_reg_addr                                      "0xB802676C"
#define  EPI_EPI_LANE15_CTR3_ODATA_reg                                           0xB802676C
#define  EPI_EPI_LANE15_CTR3_ODATA_inst_addr                                     "0x0152"
#define  set_EPI_EPI_LANE15_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE15_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE15_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE15_CTR3_ODATA_reg))
#define  EPI_EPI_LANE15_CTR3_ODATA_lane15_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE15_CTR3_ODATA_lane15_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE15_CTR3_ODATA_lane15_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE15_CTR3_ODATA_get_lane15_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE16_CTR3_EDATA                                               0x18026770
#define  EPI_EPI_LANE16_CTR3_EDATA_reg_addr                                      "0xB8026770"
#define  EPI_EPI_LANE16_CTR3_EDATA_reg                                           0xB8026770
#define  EPI_EPI_LANE16_CTR3_EDATA_inst_addr                                     "0x0153"
#define  set_EPI_EPI_LANE16_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE16_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE16_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE16_CTR3_EDATA_reg))
#define  EPI_EPI_LANE16_CTR3_EDATA_lane16_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE16_CTR3_EDATA_lane16_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE16_CTR3_EDATA_lane16_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE16_CTR3_EDATA_lane16_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE16_CTR3_EDATA_lane16_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE16_CTR3_EDATA_lane16_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE16_CTR3_EDATA_get_lane16_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE16_CTR3_EDATA_get_lane16_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE16_CTR3_ODATA                                               0x18026774
#define  EPI_EPI_LANE16_CTR3_ODATA_reg_addr                                      "0xB8026774"
#define  EPI_EPI_LANE16_CTR3_ODATA_reg                                           0xB8026774
#define  EPI_EPI_LANE16_CTR3_ODATA_inst_addr                                     "0x0154"
#define  set_EPI_EPI_LANE16_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE16_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE16_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE16_CTR3_ODATA_reg))
#define  EPI_EPI_LANE16_CTR3_ODATA_lane16_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE16_CTR3_ODATA_lane16_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE16_CTR3_ODATA_lane16_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE16_CTR3_ODATA_get_lane16_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE17_CTR3_EDATA                                               0x18026778
#define  EPI_EPI_LANE17_CTR3_EDATA_reg_addr                                      "0xB8026778"
#define  EPI_EPI_LANE17_CTR3_EDATA_reg                                           0xB8026778
#define  EPI_EPI_LANE17_CTR3_EDATA_inst_addr                                     "0x0155"
#define  set_EPI_EPI_LANE17_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE17_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE17_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE17_CTR3_EDATA_reg))
#define  EPI_EPI_LANE17_CTR3_EDATA_lane17_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE17_CTR3_EDATA_lane17_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE17_CTR3_EDATA_lane17_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE17_CTR3_EDATA_lane17_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE17_CTR3_EDATA_lane17_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE17_CTR3_EDATA_lane17_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE17_CTR3_EDATA_get_lane17_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE17_CTR3_EDATA_get_lane17_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE17_CTR3_ODATA                                               0x1802677C
#define  EPI_EPI_LANE17_CTR3_ODATA_reg_addr                                      "0xB802677C"
#define  EPI_EPI_LANE17_CTR3_ODATA_reg                                           0xB802677C
#define  EPI_EPI_LANE17_CTR3_ODATA_inst_addr                                     "0x0156"
#define  set_EPI_EPI_LANE17_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE17_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE17_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE17_CTR3_ODATA_reg))
#define  EPI_EPI_LANE17_CTR3_ODATA_lane17_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE17_CTR3_ODATA_lane17_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE17_CTR3_ODATA_lane17_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE17_CTR3_ODATA_get_lane17_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE18_CTR3_EDATA                                               0x18026780
#define  EPI_EPI_LANE18_CTR3_EDATA_reg_addr                                      "0xB8026780"
#define  EPI_EPI_LANE18_CTR3_EDATA_reg                                           0xB8026780
#define  EPI_EPI_LANE18_CTR3_EDATA_inst_addr                                     "0x0157"
#define  set_EPI_EPI_LANE18_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE18_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE18_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE18_CTR3_EDATA_reg))
#define  EPI_EPI_LANE18_CTR3_EDATA_lane18_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE18_CTR3_EDATA_lane18_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE18_CTR3_EDATA_lane18_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE18_CTR3_EDATA_lane18_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE18_CTR3_EDATA_lane18_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE18_CTR3_EDATA_lane18_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE18_CTR3_EDATA_get_lane18_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE18_CTR3_EDATA_get_lane18_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE18_CTR3_ODATA                                               0x18026784
#define  EPI_EPI_LANE18_CTR3_ODATA_reg_addr                                      "0xB8026784"
#define  EPI_EPI_LANE18_CTR3_ODATA_reg                                           0xB8026784
#define  EPI_EPI_LANE18_CTR3_ODATA_inst_addr                                     "0x0158"
#define  set_EPI_EPI_LANE18_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE18_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE18_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE18_CTR3_ODATA_reg))
#define  EPI_EPI_LANE18_CTR3_ODATA_lane18_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE18_CTR3_ODATA_lane18_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE18_CTR3_ODATA_lane18_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE18_CTR3_ODATA_get_lane18_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE19_CTR3_EDATA                                               0x18026788
#define  EPI_EPI_LANE19_CTR3_EDATA_reg_addr                                      "0xB8026788"
#define  EPI_EPI_LANE19_CTR3_EDATA_reg                                           0xB8026788
#define  EPI_EPI_LANE19_CTR3_EDATA_inst_addr                                     "0x0159"
#define  set_EPI_EPI_LANE19_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE19_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE19_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE19_CTR3_EDATA_reg))
#define  EPI_EPI_LANE19_CTR3_EDATA_lane19_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE19_CTR3_EDATA_lane19_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE19_CTR3_EDATA_lane19_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE19_CTR3_EDATA_lane19_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE19_CTR3_EDATA_lane19_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE19_CTR3_EDATA_lane19_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE19_CTR3_EDATA_get_lane19_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE19_CTR3_EDATA_get_lane19_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE19_CTR3_ODATA                                               0x1802678C
#define  EPI_EPI_LANE19_CTR3_ODATA_reg_addr                                      "0xB802678C"
#define  EPI_EPI_LANE19_CTR3_ODATA_reg                                           0xB802678C
#define  EPI_EPI_LANE19_CTR3_ODATA_inst_addr                                     "0x015A"
#define  set_EPI_EPI_LANE19_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE19_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE19_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE19_CTR3_ODATA_reg))
#define  EPI_EPI_LANE19_CTR3_ODATA_lane19_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE19_CTR3_ODATA_lane19_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE19_CTR3_ODATA_lane19_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE19_CTR3_ODATA_get_lane19_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE20_CTR3_EDATA                                               0x18026790
#define  EPI_EPI_LANE20_CTR3_EDATA_reg_addr                                      "0xB8026790"
#define  EPI_EPI_LANE20_CTR3_EDATA_reg                                           0xB8026790
#define  EPI_EPI_LANE20_CTR3_EDATA_inst_addr                                     "0x015B"
#define  set_EPI_EPI_LANE20_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE20_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE20_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE20_CTR3_EDATA_reg))
#define  EPI_EPI_LANE20_CTR3_EDATA_lane20_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE20_CTR3_EDATA_lane20_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE20_CTR3_EDATA_lane20_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE20_CTR3_EDATA_lane20_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE20_CTR3_EDATA_lane20_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE20_CTR3_EDATA_lane20_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE20_CTR3_EDATA_get_lane20_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE20_CTR3_EDATA_get_lane20_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE20_CTR3_ODATA                                               0x18026794
#define  EPI_EPI_LANE20_CTR3_ODATA_reg_addr                                      "0xB8026794"
#define  EPI_EPI_LANE20_CTR3_ODATA_reg                                           0xB8026794
#define  EPI_EPI_LANE20_CTR3_ODATA_inst_addr                                     "0x015C"
#define  set_EPI_EPI_LANE20_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE20_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE20_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE20_CTR3_ODATA_reg))
#define  EPI_EPI_LANE20_CTR3_ODATA_lane20_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE20_CTR3_ODATA_lane20_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE20_CTR3_ODATA_lane20_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE20_CTR3_ODATA_get_lane20_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE21_CTR3_EDATA                                               0x18026798
#define  EPI_EPI_LANE21_CTR3_EDATA_reg_addr                                      "0xB8026798"
#define  EPI_EPI_LANE21_CTR3_EDATA_reg                                           0xB8026798
#define  EPI_EPI_LANE21_CTR3_EDATA_inst_addr                                     "0x015D"
#define  set_EPI_EPI_LANE21_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE21_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE21_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE21_CTR3_EDATA_reg))
#define  EPI_EPI_LANE21_CTR3_EDATA_lane21_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE21_CTR3_EDATA_lane21_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE21_CTR3_EDATA_lane21_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE21_CTR3_EDATA_lane21_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE21_CTR3_EDATA_lane21_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE21_CTR3_EDATA_lane21_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE21_CTR3_EDATA_get_lane21_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE21_CTR3_EDATA_get_lane21_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE21_CTR3_ODATA                                               0x180267A0
#define  EPI_EPI_LANE21_CTR3_ODATA_reg_addr                                      "0xB80267A0"
#define  EPI_EPI_LANE21_CTR3_ODATA_reg                                           0xB80267A0
#define  EPI_EPI_LANE21_CTR3_ODATA_inst_addr                                     "0x015E"
#define  set_EPI_EPI_LANE21_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE21_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE21_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE21_CTR3_ODATA_reg))
#define  EPI_EPI_LANE21_CTR3_ODATA_lane21_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE21_CTR3_ODATA_lane21_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE21_CTR3_ODATA_lane21_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE21_CTR3_ODATA_get_lane21_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE22_CTR3_EDATA                                               0x180267A4
#define  EPI_EPI_LANE22_CTR3_EDATA_reg_addr                                      "0xB80267A4"
#define  EPI_EPI_LANE22_CTR3_EDATA_reg                                           0xB80267A4
#define  EPI_EPI_LANE22_CTR3_EDATA_inst_addr                                     "0x015F"
#define  set_EPI_EPI_LANE22_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE22_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE22_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE22_CTR3_EDATA_reg))
#define  EPI_EPI_LANE22_CTR3_EDATA_lane22_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE22_CTR3_EDATA_lane22_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE22_CTR3_EDATA_lane22_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE22_CTR3_EDATA_lane22_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE22_CTR3_EDATA_lane22_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE22_CTR3_EDATA_lane22_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE22_CTR3_EDATA_get_lane22_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE22_CTR3_EDATA_get_lane22_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE22_CTR3_ODATA                                               0x180267A8
#define  EPI_EPI_LANE22_CTR3_ODATA_reg_addr                                      "0xB80267A8"
#define  EPI_EPI_LANE22_CTR3_ODATA_reg                                           0xB80267A8
#define  EPI_EPI_LANE22_CTR3_ODATA_inst_addr                                     "0x0160"
#define  set_EPI_EPI_LANE22_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE22_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE22_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE22_CTR3_ODATA_reg))
#define  EPI_EPI_LANE22_CTR3_ODATA_lane22_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE22_CTR3_ODATA_lane22_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE22_CTR3_ODATA_lane22_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE22_CTR3_ODATA_get_lane22_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE23_CTR3_EDATA                                               0x180267AC
#define  EPI_EPI_LANE23_CTR3_EDATA_reg_addr                                      "0xB80267AC"
#define  EPI_EPI_LANE23_CTR3_EDATA_reg                                           0xB80267AC
#define  EPI_EPI_LANE23_CTR3_EDATA_inst_addr                                     "0x0161"
#define  set_EPI_EPI_LANE23_CTR3_EDATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE23_CTR3_EDATA_reg)=data)
#define  get_EPI_EPI_LANE23_CTR3_EDATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE23_CTR3_EDATA_reg))
#define  EPI_EPI_LANE23_CTR3_EDATA_lane23_ctr3_oe_en_shift                       (30)
#define  EPI_EPI_LANE23_CTR3_EDATA_lane23_ctr3_even_shift                        (0)
#define  EPI_EPI_LANE23_CTR3_EDATA_lane23_ctr3_oe_en_mask                        (0x40000000)
#define  EPI_EPI_LANE23_CTR3_EDATA_lane23_ctr3_even_mask                         (0x3FFFFFFF)
#define  EPI_EPI_LANE23_CTR3_EDATA_lane23_ctr3_oe_en(data)                       (0x40000000&((data)<<30))
#define  EPI_EPI_LANE23_CTR3_EDATA_lane23_ctr3_even(data)                        (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE23_CTR3_EDATA_get_lane23_ctr3_oe_en(data)                   ((0x40000000&(data))>>30)
#define  EPI_EPI_LANE23_CTR3_EDATA_get_lane23_ctr3_even(data)                    (0x3FFFFFFF&(data))

#define  EPI_EPI_LANE23_CTR3_ODATA                                               0x180267B0
#define  EPI_EPI_LANE23_CTR3_ODATA_reg_addr                                      "0xB80267B0"
#define  EPI_EPI_LANE23_CTR3_ODATA_reg                                           0xB80267B0
#define  EPI_EPI_LANE23_CTR3_ODATA_inst_addr                                     "0x0162"
#define  set_EPI_EPI_LANE23_CTR3_ODATA_reg(data)                                 (*((volatile unsigned int*)EPI_EPI_LANE23_CTR3_ODATA_reg)=data)
#define  get_EPI_EPI_LANE23_CTR3_ODATA_reg                                       (*((volatile unsigned int*)EPI_EPI_LANE23_CTR3_ODATA_reg))
#define  EPI_EPI_LANE23_CTR3_ODATA_lane23_ctr3_odd_shift                         (0)
#define  EPI_EPI_LANE23_CTR3_ODATA_lane23_ctr3_odd_mask                          (0x3FFFFFFF)
#define  EPI_EPI_LANE23_CTR3_ODATA_lane23_ctr3_odd(data)                         (0x3FFFFFFF&(data))
#define  EPI_EPI_LANE23_CTR3_ODATA_get_lane23_ctr3_odd(data)                     (0x3FFFFFFF&(data))

#define  EPI_EPI_TCON_IP_EN                                                      0x18026800
#define  EPI_EPI_TCON_IP_EN_reg_addr                                             "0xB8026800"
#define  EPI_EPI_TCON_IP_EN_reg                                                  0xB8026800
#define  EPI_EPI_TCON_IP_EN_inst_addr                                            "0x0163"
#define  set_EPI_EPI_TCON_IP_EN_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON_IP_EN_reg)=data)
#define  get_EPI_EPI_TCON_IP_EN_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON_IP_EN_reg))
#define  EPI_EPI_TCON_IP_EN_dbuf_vsync_sel_shift                                 (2)
#define  EPI_EPI_TCON_IP_EN_vsync_sel_shift                                      (1)
#define  EPI_EPI_TCON_IP_EN_tcon_en_shift                                        (0)
#define  EPI_EPI_TCON_IP_EN_dbuf_vsync_sel_mask                                  (0x00000004)
#define  EPI_EPI_TCON_IP_EN_vsync_sel_mask                                       (0x00000002)
#define  EPI_EPI_TCON_IP_EN_tcon_en_mask                                         (0x00000001)
#define  EPI_EPI_TCON_IP_EN_dbuf_vsync_sel(data)                                 (0x00000004&((data)<<2))
#define  EPI_EPI_TCON_IP_EN_vsync_sel(data)                                      (0x00000002&((data)<<1))
#define  EPI_EPI_TCON_IP_EN_tcon_en(data)                                        (0x00000001&(data))
#define  EPI_EPI_TCON_IP_EN_get_dbuf_vsync_sel(data)                             ((0x00000004&(data))>>2)
#define  EPI_EPI_TCON_IP_EN_get_vsync_sel(data)                                  ((0x00000002&(data))>>1)
#define  EPI_EPI_TCON_IP_EN_get_tcon_en(data)                                    (0x00000001&(data))

#define  EPI_EPI_TCON_CTRL                                                       0x18026804
#define  EPI_EPI_TCON_CTRL_reg_addr                                              "0xB8026804"
#define  EPI_EPI_TCON_CTRL_reg                                                   0xB8026804
#define  EPI_EPI_TCON_CTRL_inst_addr                                             "0x0164"
#define  set_EPI_EPI_TCON_CTRL_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON_CTRL_reg)=data)
#define  get_EPI_EPI_TCON_CTRL_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON_CTRL_reg))
#define  EPI_EPI_TCON_CTRL_tcon_across_frame_en_shift                            (30)
#define  EPI_EPI_TCON_CTRL_tcon_output_shift                                     (0)
#define  EPI_EPI_TCON_CTRL_tcon_across_frame_en_mask                             (0x40000000)
#define  EPI_EPI_TCON_CTRL_tcon_output_mask                                      (0x000FFFFF)
#define  EPI_EPI_TCON_CTRL_tcon_across_frame_en(data)                            (0x40000000&((data)<<30))
#define  EPI_EPI_TCON_CTRL_tcon_output(data)                                     (0x000FFFFF&(data))
#define  EPI_EPI_TCON_CTRL_get_tcon_across_frame_en(data)                        ((0x40000000&(data))>>30)
#define  EPI_EPI_TCON_CTRL_get_tcon_output(data)                                 (0x000FFFFF&(data))

#define  EPI_EPI_Double_Buffer_CTRL1                                             0x18026810
#define  EPI_EPI_Double_Buffer_CTRL1_reg_addr                                    "0xB8026810"
#define  EPI_EPI_Double_Buffer_CTRL1_reg                                         0xB8026810
#define  EPI_EPI_Double_Buffer_CTRL1_inst_addr                                   "0x0165"
#define  set_EPI_EPI_Double_Buffer_CTRL1_reg(data)                               (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL1_reg)=data)
#define  get_EPI_EPI_Double_Buffer_CTRL1_reg                                     (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL1_reg))
#define  EPI_EPI_Double_Buffer_CTRL1_dreg_dbuf1_en_n_shift                       (2)
#define  EPI_EPI_Double_Buffer_CTRL1_dreg_dbuf1_read_sel_shift                   (1)
#define  EPI_EPI_Double_Buffer_CTRL1_dreg_dbuf1_set_shift                        (0)
#define  EPI_EPI_Double_Buffer_CTRL1_dreg_dbuf1_en_n_mask                        (0x00000004)
#define  EPI_EPI_Double_Buffer_CTRL1_dreg_dbuf1_read_sel_mask                    (0x00000002)
#define  EPI_EPI_Double_Buffer_CTRL1_dreg_dbuf1_set_mask                         (0x00000001)
#define  EPI_EPI_Double_Buffer_CTRL1_dreg_dbuf1_en_n(data)                       (0x00000004&((data)<<2))
#define  EPI_EPI_Double_Buffer_CTRL1_dreg_dbuf1_read_sel(data)                   (0x00000002&((data)<<1))
#define  EPI_EPI_Double_Buffer_CTRL1_dreg_dbuf1_set(data)                        (0x00000001&(data))
#define  EPI_EPI_Double_Buffer_CTRL1_get_dreg_dbuf1_en_n(data)                   ((0x00000004&(data))>>2)
#define  EPI_EPI_Double_Buffer_CTRL1_get_dreg_dbuf1_read_sel(data)               ((0x00000002&(data))>>1)
#define  EPI_EPI_Double_Buffer_CTRL1_get_dreg_dbuf1_set(data)                    (0x00000001&(data))

#define  EPI_EPI_Double_Buffer_CTRL2                                             0x18026814
#define  EPI_EPI_Double_Buffer_CTRL2_reg_addr                                    "0xB8026814"
#define  EPI_EPI_Double_Buffer_CTRL2_reg                                         0xB8026814
#define  EPI_EPI_Double_Buffer_CTRL2_inst_addr                                   "0x0166"
#define  set_EPI_EPI_Double_Buffer_CTRL2_reg(data)                               (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL2_reg)=data)
#define  get_EPI_EPI_Double_Buffer_CTRL2_reg                                     (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL2_reg))
#define  EPI_EPI_Double_Buffer_CTRL2_dreg_dbuf2_en_n_shift                       (2)
#define  EPI_EPI_Double_Buffer_CTRL2_dreg_dbuf2_read_sel_shift                   (1)
#define  EPI_EPI_Double_Buffer_CTRL2_dreg_dbuf2_set_shift                        (0)
#define  EPI_EPI_Double_Buffer_CTRL2_dreg_dbuf2_en_n_mask                        (0x00000004)
#define  EPI_EPI_Double_Buffer_CTRL2_dreg_dbuf2_read_sel_mask                    (0x00000002)
#define  EPI_EPI_Double_Buffer_CTRL2_dreg_dbuf2_set_mask                         (0x00000001)
#define  EPI_EPI_Double_Buffer_CTRL2_dreg_dbuf2_en_n(data)                       (0x00000004&((data)<<2))
#define  EPI_EPI_Double_Buffer_CTRL2_dreg_dbuf2_read_sel(data)                   (0x00000002&((data)<<1))
#define  EPI_EPI_Double_Buffer_CTRL2_dreg_dbuf2_set(data)                        (0x00000001&(data))
#define  EPI_EPI_Double_Buffer_CTRL2_get_dreg_dbuf2_en_n(data)                   ((0x00000004&(data))>>2)
#define  EPI_EPI_Double_Buffer_CTRL2_get_dreg_dbuf2_read_sel(data)               ((0x00000002&(data))>>1)
#define  EPI_EPI_Double_Buffer_CTRL2_get_dreg_dbuf2_set(data)                    (0x00000001&(data))

#define  EPI_EPI_Double_Buffer_CTRL3                                             0x18026818
#define  EPI_EPI_Double_Buffer_CTRL3_reg_addr                                    "0xB8026818"
#define  EPI_EPI_Double_Buffer_CTRL3_reg                                         0xB8026818
#define  EPI_EPI_Double_Buffer_CTRL3_inst_addr                                   "0x0167"
#define  set_EPI_EPI_Double_Buffer_CTRL3_reg(data)                               (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL3_reg)=data)
#define  get_EPI_EPI_Double_Buffer_CTRL3_reg                                     (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL3_reg))
#define  EPI_EPI_Double_Buffer_CTRL3_dreg_dbuf3_en_n_shift                       (2)
#define  EPI_EPI_Double_Buffer_CTRL3_dreg_dbuf3_read_sel_shift                   (1)
#define  EPI_EPI_Double_Buffer_CTRL3_dreg_dbuf3_set_shift                        (0)
#define  EPI_EPI_Double_Buffer_CTRL3_dreg_dbuf3_en_n_mask                        (0x00000004)
#define  EPI_EPI_Double_Buffer_CTRL3_dreg_dbuf3_read_sel_mask                    (0x00000002)
#define  EPI_EPI_Double_Buffer_CTRL3_dreg_dbuf3_set_mask                         (0x00000001)
#define  EPI_EPI_Double_Buffer_CTRL3_dreg_dbuf3_en_n(data)                       (0x00000004&((data)<<2))
#define  EPI_EPI_Double_Buffer_CTRL3_dreg_dbuf3_read_sel(data)                   (0x00000002&((data)<<1))
#define  EPI_EPI_Double_Buffer_CTRL3_dreg_dbuf3_set(data)                        (0x00000001&(data))
#define  EPI_EPI_Double_Buffer_CTRL3_get_dreg_dbuf3_en_n(data)                   ((0x00000004&(data))>>2)
#define  EPI_EPI_Double_Buffer_CTRL3_get_dreg_dbuf3_read_sel(data)               ((0x00000002&(data))>>1)
#define  EPI_EPI_Double_Buffer_CTRL3_get_dreg_dbuf3_set(data)                    (0x00000001&(data))

#define  EPI_EPI_Double_Buffer_CTRL4                                             0x1802681C
#define  EPI_EPI_Double_Buffer_CTRL4_reg_addr                                    "0xB802681C"
#define  EPI_EPI_Double_Buffer_CTRL4_reg                                         0xB802681C
#define  EPI_EPI_Double_Buffer_CTRL4_inst_addr                                   "0x0168"
#define  set_EPI_EPI_Double_Buffer_CTRL4_reg(data)                               (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL4_reg)=data)
#define  get_EPI_EPI_Double_Buffer_CTRL4_reg                                     (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL4_reg))
#define  EPI_EPI_Double_Buffer_CTRL4_dreg_dbuf4_en_n_shift                       (2)
#define  EPI_EPI_Double_Buffer_CTRL4_dreg_dbuf4_read_sel_shift                   (1)
#define  EPI_EPI_Double_Buffer_CTRL4_dreg_dbuf4_set_shift                        (0)
#define  EPI_EPI_Double_Buffer_CTRL4_dreg_dbuf4_en_n_mask                        (0x00000004)
#define  EPI_EPI_Double_Buffer_CTRL4_dreg_dbuf4_read_sel_mask                    (0x00000002)
#define  EPI_EPI_Double_Buffer_CTRL4_dreg_dbuf4_set_mask                         (0x00000001)
#define  EPI_EPI_Double_Buffer_CTRL4_dreg_dbuf4_en_n(data)                       (0x00000004&((data)<<2))
#define  EPI_EPI_Double_Buffer_CTRL4_dreg_dbuf4_read_sel(data)                   (0x00000002&((data)<<1))
#define  EPI_EPI_Double_Buffer_CTRL4_dreg_dbuf4_set(data)                        (0x00000001&(data))
#define  EPI_EPI_Double_Buffer_CTRL4_get_dreg_dbuf4_en_n(data)                   ((0x00000004&(data))>>2)
#define  EPI_EPI_Double_Buffer_CTRL4_get_dreg_dbuf4_read_sel(data)               ((0x00000002&(data))>>1)
#define  EPI_EPI_Double_Buffer_CTRL4_get_dreg_dbuf4_set(data)                    (0x00000001&(data))

#define  EPI_EPI_Double_Buffer_CTRL5                                             0x18026820
#define  EPI_EPI_Double_Buffer_CTRL5_reg_addr                                    "0xB8026820"
#define  EPI_EPI_Double_Buffer_CTRL5_reg                                         0xB8026820
#define  EPI_EPI_Double_Buffer_CTRL5_inst_addr                                   "0x0169"
#define  set_EPI_EPI_Double_Buffer_CTRL5_reg(data)                               (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL5_reg)=data)
#define  get_EPI_EPI_Double_Buffer_CTRL5_reg                                     (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL5_reg))
#define  EPI_EPI_Double_Buffer_CTRL5_dreg_dbuf5_en_n_shift                       (2)
#define  EPI_EPI_Double_Buffer_CTRL5_dreg_dbuf5_read_sel_shift                   (1)
#define  EPI_EPI_Double_Buffer_CTRL5_dreg_dbuf5_set_shift                        (0)
#define  EPI_EPI_Double_Buffer_CTRL5_dreg_dbuf5_en_n_mask                        (0x00000004)
#define  EPI_EPI_Double_Buffer_CTRL5_dreg_dbuf5_read_sel_mask                    (0x00000002)
#define  EPI_EPI_Double_Buffer_CTRL5_dreg_dbuf5_set_mask                         (0x00000001)
#define  EPI_EPI_Double_Buffer_CTRL5_dreg_dbuf5_en_n(data)                       (0x00000004&((data)<<2))
#define  EPI_EPI_Double_Buffer_CTRL5_dreg_dbuf5_read_sel(data)                   (0x00000002&((data)<<1))
#define  EPI_EPI_Double_Buffer_CTRL5_dreg_dbuf5_set(data)                        (0x00000001&(data))
#define  EPI_EPI_Double_Buffer_CTRL5_get_dreg_dbuf5_en_n(data)                   ((0x00000004&(data))>>2)
#define  EPI_EPI_Double_Buffer_CTRL5_get_dreg_dbuf5_read_sel(data)               ((0x00000002&(data))>>1)
#define  EPI_EPI_Double_Buffer_CTRL5_get_dreg_dbuf5_set(data)                    (0x00000001&(data))

#define  EPI_EPI_Double_Buffer_CTRL6                                             0x18026824
#define  EPI_EPI_Double_Buffer_CTRL6_reg_addr                                    "0xB8026824"
#define  EPI_EPI_Double_Buffer_CTRL6_reg                                         0xB8026824
#define  EPI_EPI_Double_Buffer_CTRL6_inst_addr                                   "0x016A"
#define  set_EPI_EPI_Double_Buffer_CTRL6_reg(data)                               (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL6_reg)=data)
#define  get_EPI_EPI_Double_Buffer_CTRL6_reg                                     (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL6_reg))
#define  EPI_EPI_Double_Buffer_CTRL6_dreg_dbuf6_en_n_shift                       (2)
#define  EPI_EPI_Double_Buffer_CTRL6_dreg_dbuf6_read_sel_shift                   (1)
#define  EPI_EPI_Double_Buffer_CTRL6_dreg_dbuf6_set_shift                        (0)
#define  EPI_EPI_Double_Buffer_CTRL6_dreg_dbuf6_en_n_mask                        (0x00000004)
#define  EPI_EPI_Double_Buffer_CTRL6_dreg_dbuf6_read_sel_mask                    (0x00000002)
#define  EPI_EPI_Double_Buffer_CTRL6_dreg_dbuf6_set_mask                         (0x00000001)
#define  EPI_EPI_Double_Buffer_CTRL6_dreg_dbuf6_en_n(data)                       (0x00000004&((data)<<2))
#define  EPI_EPI_Double_Buffer_CTRL6_dreg_dbuf6_read_sel(data)                   (0x00000002&((data)<<1))
#define  EPI_EPI_Double_Buffer_CTRL6_dreg_dbuf6_set(data)                        (0x00000001&(data))
#define  EPI_EPI_Double_Buffer_CTRL6_get_dreg_dbuf6_en_n(data)                   ((0x00000004&(data))>>2)
#define  EPI_EPI_Double_Buffer_CTRL6_get_dreg_dbuf6_read_sel(data)               ((0x00000002&(data))>>1)
#define  EPI_EPI_Double_Buffer_CTRL6_get_dreg_dbuf6_set(data)                    (0x00000001&(data))

#define  EPI_EPI_Double_Buffer_CTRL7                                             0x18026828
#define  EPI_EPI_Double_Buffer_CTRL7_reg_addr                                    "0xB8026828"
#define  EPI_EPI_Double_Buffer_CTRL7_reg                                         0xB8026828
#define  EPI_EPI_Double_Buffer_CTRL7_inst_addr                                   "0x016B"
#define  set_EPI_EPI_Double_Buffer_CTRL7_reg(data)                               (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL7_reg)=data)
#define  get_EPI_EPI_Double_Buffer_CTRL7_reg                                     (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL7_reg))
#define  EPI_EPI_Double_Buffer_CTRL7_dreg_dbuf7_en_n_shift                       (2)
#define  EPI_EPI_Double_Buffer_CTRL7_dreg_dbuf7_read_sel_shift                   (1)
#define  EPI_EPI_Double_Buffer_CTRL7_dreg_dbuf7_set_shift                        (0)
#define  EPI_EPI_Double_Buffer_CTRL7_dreg_dbuf7_en_n_mask                        (0x00000004)
#define  EPI_EPI_Double_Buffer_CTRL7_dreg_dbuf7_read_sel_mask                    (0x00000002)
#define  EPI_EPI_Double_Buffer_CTRL7_dreg_dbuf7_set_mask                         (0x00000001)
#define  EPI_EPI_Double_Buffer_CTRL7_dreg_dbuf7_en_n(data)                       (0x00000004&((data)<<2))
#define  EPI_EPI_Double_Buffer_CTRL7_dreg_dbuf7_read_sel(data)                   (0x00000002&((data)<<1))
#define  EPI_EPI_Double_Buffer_CTRL7_dreg_dbuf7_set(data)                        (0x00000001&(data))
#define  EPI_EPI_Double_Buffer_CTRL7_get_dreg_dbuf7_en_n(data)                   ((0x00000004&(data))>>2)
#define  EPI_EPI_Double_Buffer_CTRL7_get_dreg_dbuf7_read_sel(data)               ((0x00000002&(data))>>1)
#define  EPI_EPI_Double_Buffer_CTRL7_get_dreg_dbuf7_set(data)                    (0x00000001&(data))

#define  EPI_EPI_Double_Buffer_CTRL8                                             0x1802682C
#define  EPI_EPI_Double_Buffer_CTRL8_reg_addr                                    "0xB802682C"
#define  EPI_EPI_Double_Buffer_CTRL8_reg                                         0xB802682C
#define  EPI_EPI_Double_Buffer_CTRL8_inst_addr                                   "0x016C"
#define  set_EPI_EPI_Double_Buffer_CTRL8_reg(data)                               (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL8_reg)=data)
#define  get_EPI_EPI_Double_Buffer_CTRL8_reg                                     (*((volatile unsigned int*)EPI_EPI_Double_Buffer_CTRL8_reg))
#define  EPI_EPI_Double_Buffer_CTRL8_dreg_dbuf8_en_n_shift                       (2)
#define  EPI_EPI_Double_Buffer_CTRL8_dreg_dbuf8_read_sel_shift                   (1)
#define  EPI_EPI_Double_Buffer_CTRL8_dreg_dbuf8_set_shift                        (0)
#define  EPI_EPI_Double_Buffer_CTRL8_dreg_dbuf8_en_n_mask                        (0x00000004)
#define  EPI_EPI_Double_Buffer_CTRL8_dreg_dbuf8_read_sel_mask                    (0x00000002)
#define  EPI_EPI_Double_Buffer_CTRL8_dreg_dbuf8_set_mask                         (0x00000001)
#define  EPI_EPI_Double_Buffer_CTRL8_dreg_dbuf8_en_n(data)                       (0x00000004&((data)<<2))
#define  EPI_EPI_Double_Buffer_CTRL8_dreg_dbuf8_read_sel(data)                   (0x00000002&((data)<<1))
#define  EPI_EPI_Double_Buffer_CTRL8_dreg_dbuf8_set(data)                        (0x00000001&(data))
#define  EPI_EPI_Double_Buffer_CTRL8_get_dreg_dbuf8_en_n(data)                   ((0x00000004&(data))>>2)
#define  EPI_EPI_Double_Buffer_CTRL8_get_dreg_dbuf8_read_sel(data)               ((0x00000002&(data))>>1)
#define  EPI_EPI_Double_Buffer_CTRL8_get_dreg_dbuf8_set(data)                    (0x00000001&(data))

#define  EPI_EPI_TCON0_HSE                                                       0x18026830
#define  EPI_EPI_TCON0_HSE_reg_addr                                              "0xB8026830"
#define  EPI_EPI_TCON0_HSE_reg                                                   0xB8026830
#define  EPI_EPI_TCON0_HSE_inst_addr                                             "0x016D"
#define  set_EPI_EPI_TCON0_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON0_HSE_reg)=data)
#define  get_EPI_EPI_TCON0_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON0_HSE_reg))
#define  EPI_EPI_TCON0_HSE_dummy_0_shift                                         (31)
#define  EPI_EPI_TCON0_HSE_tcon0_hstart_shift                                    (16)
#define  EPI_EPI_TCON0_HSE_tcon0_hend_shift                                      (0)
#define  EPI_EPI_TCON0_HSE_dummy_0_mask                                          (0x80000000)
#define  EPI_EPI_TCON0_HSE_tcon0_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON0_HSE_tcon0_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON0_HSE_dummy_0(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON0_HSE_tcon0_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON0_HSE_tcon0_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON0_HSE_get_dummy_0(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON0_HSE_get_tcon0_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON0_HSE_get_tcon0_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON0_VSE                                                       0x18026834
#define  EPI_EPI_TCON0_VSE_reg_addr                                              "0xB8026834"
#define  EPI_EPI_TCON0_VSE_reg                                                   0xB8026834
#define  EPI_EPI_TCON0_VSE_inst_addr                                             "0x016E"
#define  set_EPI_EPI_TCON0_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON0_VSE_reg)=data)
#define  get_EPI_EPI_TCON0_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON0_VSE_reg))
#define  EPI_EPI_TCON0_VSE_tcon0_vstart_shift                                    (16)
#define  EPI_EPI_TCON0_VSE_tcon0_vend_shift                                      (0)
#define  EPI_EPI_TCON0_VSE_tcon0_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON0_VSE_tcon0_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON0_VSE_tcon0_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON0_VSE_tcon0_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON0_VSE_get_tcon0_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON0_VSE_get_tcon0_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON0_Ctrl                                                      0x18026838
#define  EPI_EPI_TCON0_Ctrl_reg_addr                                             "0xB8026838"
#define  EPI_EPI_TCON0_Ctrl_reg                                                  0xB8026838
#define  EPI_EPI_TCON0_Ctrl_inst_addr                                            "0x016F"
#define  set_EPI_EPI_TCON0_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON0_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON0_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON0_Ctrl_reg))
#define  EPI_EPI_TCON0_Ctrl_tcon0_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON0_Ctrl_tcon0_mode_shift                                     (8)
#define  EPI_EPI_TCON0_Ctrl_tcon0_en_shift                                       (7)
#define  EPI_EPI_TCON0_Ctrl_tcon0_inv_shift                                      (6)
#define  EPI_EPI_TCON0_Ctrl_tcon0_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON0_Ctrl_tcon0_comb_shift                                     (0)
#define  EPI_EPI_TCON0_Ctrl_tcon0_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON0_Ctrl_tcon0_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON0_Ctrl_tcon0_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON0_Ctrl_tcon0_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON0_Ctrl_tcon0_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON0_Ctrl_tcon0_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON0_Ctrl_tcon0_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON0_Ctrl_tcon0_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON0_Ctrl_tcon0_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON0_Ctrl_tcon0_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON0_Ctrl_tcon0_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON0_Ctrl_tcon0_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON0_Ctrl_get_tcon0_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON0_Ctrl_get_tcon0_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON0_Ctrl_get_tcon0_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON0_Ctrl_get_tcon0_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON0_Ctrl_get_tcon0_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON0_Ctrl_get_tcon0_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3                                      0x1802683C
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_reg_addr                             "0xB802683C"
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_reg                                  0xB802683C
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_inst_addr                            "0x0170"
#define  set_EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_across_frame_int_shift         (28)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_hl_num_shift                   (12)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_tcon0_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_get_tcon0_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_get_tcon0_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_get_tcon0_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON0_ACROSS_LINE_CONTROL3_get_tcon0_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL                                      0x18026840
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_reg_addr                             "0xB8026840"
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_reg                                  0xB8026840
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_inst_addr                            "0x0171"
#define  set_EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_tcon0_frame_offset_shift             (16)
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_tcon0_frame_period_shift             (0)
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_tcon0_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_tcon0_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_tcon0_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_tcon0_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_get_tcon0_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON0_ACROSS_FRAME_CONTROL_get_tcon0_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON0_FRAME_HL_CONTROL                                          0x18026844
#define  EPI_EPI_TCON0_FRAME_HL_CONTROL_reg_addr                                 "0xB8026844"
#define  EPI_EPI_TCON0_FRAME_HL_CONTROL_reg                                      0xB8026844
#define  EPI_EPI_TCON0_FRAME_HL_CONTROL_inst_addr                                "0x0172"
#define  set_EPI_EPI_TCON0_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON0_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON0_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON0_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON0_FRAME_HL_CONTROL_tcon0_hl_shift                           (16)
#define  EPI_EPI_TCON0_FRAME_HL_CONTROL_tcon0_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON0_FRAME_HL_CONTROL_tcon0_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON0_FRAME_HL_CONTROL_get_tcon0_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON0_H_OFFSET_SHIFT                                            0x18026848
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_reg_addr                                   "0xB8026848"
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_reg                                        0xB8026848
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_inst_addr                                  "0x0173"
#define  set_EPI_EPI_TCON0_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON0_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON0_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON0_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_tcon0_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_tcon0_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_tcon0_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_tcon0_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_tcon0_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_tcon0_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_tcon0_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_tcon0_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_tcon0_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_get_tcon0_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_get_tcon0_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON0_H_OFFSET_SHIFT_get_tcon0_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON1_HSE                                                       0x1802684C
#define  EPI_EPI_TCON1_HSE_reg_addr                                              "0xB802684C"
#define  EPI_EPI_TCON1_HSE_reg                                                   0xB802684C
#define  EPI_EPI_TCON1_HSE_inst_addr                                             "0x0174"
#define  set_EPI_EPI_TCON1_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON1_HSE_reg)=data)
#define  get_EPI_EPI_TCON1_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON1_HSE_reg))
#define  EPI_EPI_TCON1_HSE_dummy_1_shift                                         (31)
#define  EPI_EPI_TCON1_HSE_tcon1_hstart_shift                                    (16)
#define  EPI_EPI_TCON1_HSE_tcon1_hend_shift                                      (0)
#define  EPI_EPI_TCON1_HSE_dummy_1_mask                                          (0x80000000)
#define  EPI_EPI_TCON1_HSE_tcon1_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON1_HSE_tcon1_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON1_HSE_dummy_1(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON1_HSE_tcon1_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON1_HSE_tcon1_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON1_HSE_get_dummy_1(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON1_HSE_get_tcon1_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON1_HSE_get_tcon1_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON1_VSE                                                       0x18026850
#define  EPI_EPI_TCON1_VSE_reg_addr                                              "0xB8026850"
#define  EPI_EPI_TCON1_VSE_reg                                                   0xB8026850
#define  EPI_EPI_TCON1_VSE_inst_addr                                             "0x0175"
#define  set_EPI_EPI_TCON1_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON1_VSE_reg)=data)
#define  get_EPI_EPI_TCON1_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON1_VSE_reg))
#define  EPI_EPI_TCON1_VSE_tcon1_vstart_shift                                    (16)
#define  EPI_EPI_TCON1_VSE_tcon1_vend_shift                                      (0)
#define  EPI_EPI_TCON1_VSE_tcon1_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON1_VSE_tcon1_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON1_VSE_tcon1_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON1_VSE_tcon1_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON1_VSE_get_tcon1_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON1_VSE_get_tcon1_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON1_Ctrl                                                      0x18026854
#define  EPI_EPI_TCON1_Ctrl_reg_addr                                             "0xB8026854"
#define  EPI_EPI_TCON1_Ctrl_reg                                                  0xB8026854
#define  EPI_EPI_TCON1_Ctrl_inst_addr                                            "0x0176"
#define  set_EPI_EPI_TCON1_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON1_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON1_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON1_Ctrl_reg))
#define  EPI_EPI_TCON1_Ctrl_tcon1_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON1_Ctrl_tcon1_mode_shift                                     (8)
#define  EPI_EPI_TCON1_Ctrl_tcon1_en_shift                                       (7)
#define  EPI_EPI_TCON1_Ctrl_tcon1_inv_shift                                      (6)
#define  EPI_EPI_TCON1_Ctrl_tcon1_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON1_Ctrl_tcon1_comb_shift                                     (0)
#define  EPI_EPI_TCON1_Ctrl_tcon1_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON1_Ctrl_tcon1_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON1_Ctrl_tcon1_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON1_Ctrl_tcon1_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON1_Ctrl_tcon1_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON1_Ctrl_tcon1_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON1_Ctrl_tcon1_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON1_Ctrl_tcon1_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON1_Ctrl_tcon1_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON1_Ctrl_tcon1_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON1_Ctrl_tcon1_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON1_Ctrl_tcon1_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON1_Ctrl_get_tcon1_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON1_Ctrl_get_tcon1_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON1_Ctrl_get_tcon1_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON1_Ctrl_get_tcon1_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON1_Ctrl_get_tcon1_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON1_Ctrl_get_tcon1_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3                                      0x18026858
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_reg_addr                             "0xB8026858"
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_reg                                  0xB8026858
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_inst_addr                            "0x0177"
#define  set_EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_across_frame_int_shift         (28)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_hl_num_shift                   (12)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_tcon1_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_get_tcon1_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_get_tcon1_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_get_tcon1_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON1_ACROSS_LINE_CONTROL3_get_tcon1_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL                                      0x1802685C
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_reg_addr                             "0xB802685C"
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_reg                                  0xB802685C
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_inst_addr                            "0x0178"
#define  set_EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_tcon1_frame_offset_shift             (16)
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_tcon1_frame_period_shift             (0)
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_tcon1_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_tcon1_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_tcon1_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_tcon1_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_get_tcon1_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON1_ACROSS_FRAME_CONTROL_get_tcon1_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON1_FRAME_HL_CONTROL                                          0x18026860
#define  EPI_EPI_TCON1_FRAME_HL_CONTROL_reg_addr                                 "0xB8026860"
#define  EPI_EPI_TCON1_FRAME_HL_CONTROL_reg                                      0xB8026860
#define  EPI_EPI_TCON1_FRAME_HL_CONTROL_inst_addr                                "0x0179"
#define  set_EPI_EPI_TCON1_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON1_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON1_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON1_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON1_FRAME_HL_CONTROL_tcon1_hl_shift                           (16)
#define  EPI_EPI_TCON1_FRAME_HL_CONTROL_tcon1_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON1_FRAME_HL_CONTROL_tcon1_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON1_FRAME_HL_CONTROL_get_tcon1_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON1_H_OFFSET_SHIFT                                            0x18026864
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_reg_addr                                   "0xB8026864"
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_reg                                        0xB8026864
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_inst_addr                                  "0x017A"
#define  set_EPI_EPI_TCON1_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON1_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON1_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON1_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_tcon1_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_tcon1_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_tcon1_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_tcon1_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_tcon1_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_tcon1_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_tcon1_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_tcon1_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_tcon1_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_get_tcon1_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_get_tcon1_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON1_H_OFFSET_SHIFT_get_tcon1_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON2_HSE                                                       0x18026868
#define  EPI_EPI_TCON2_HSE_reg_addr                                              "0xB8026868"
#define  EPI_EPI_TCON2_HSE_reg                                                   0xB8026868
#define  EPI_EPI_TCON2_HSE_inst_addr                                             "0x017B"
#define  set_EPI_EPI_TCON2_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON2_HSE_reg)=data)
#define  get_EPI_EPI_TCON2_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON2_HSE_reg))
#define  EPI_EPI_TCON2_HSE_dummy_2_shift                                         (31)
#define  EPI_EPI_TCON2_HSE_tcon2_hstart_shift                                    (16)
#define  EPI_EPI_TCON2_HSE_tcon2_hend_shift                                      (0)
#define  EPI_EPI_TCON2_HSE_dummy_2_mask                                          (0x80000000)
#define  EPI_EPI_TCON2_HSE_tcon2_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON2_HSE_tcon2_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON2_HSE_dummy_2(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON2_HSE_tcon2_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON2_HSE_tcon2_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON2_HSE_get_dummy_2(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON2_HSE_get_tcon2_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON2_HSE_get_tcon2_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON2_VSE                                                       0x1802686C
#define  EPI_EPI_TCON2_VSE_reg_addr                                              "0xB802686C"
#define  EPI_EPI_TCON2_VSE_reg                                                   0xB802686C
#define  EPI_EPI_TCON2_VSE_inst_addr                                             "0x017C"
#define  set_EPI_EPI_TCON2_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON2_VSE_reg)=data)
#define  get_EPI_EPI_TCON2_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON2_VSE_reg))
#define  EPI_EPI_TCON2_VSE_tcon2_vstart_shift                                    (16)
#define  EPI_EPI_TCON2_VSE_tcon2_vend_shift                                      (0)
#define  EPI_EPI_TCON2_VSE_tcon2_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON2_VSE_tcon2_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON2_VSE_tcon2_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON2_VSE_tcon2_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON2_VSE_get_tcon2_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON2_VSE_get_tcon2_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON2_Ctrl                                                      0x18026870
#define  EPI_EPI_TCON2_Ctrl_reg_addr                                             "0xB8026870"
#define  EPI_EPI_TCON2_Ctrl_reg                                                  0xB8026870
#define  EPI_EPI_TCON2_Ctrl_inst_addr                                            "0x017D"
#define  set_EPI_EPI_TCON2_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON2_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON2_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON2_Ctrl_reg))
#define  EPI_EPI_TCON2_Ctrl_tcon2_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON2_Ctrl_tcon2_mode_shift                                     (8)
#define  EPI_EPI_TCON2_Ctrl_tcon2_en_shift                                       (7)
#define  EPI_EPI_TCON2_Ctrl_tcon2_inv_shift                                      (6)
#define  EPI_EPI_TCON2_Ctrl_tcon2_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON2_Ctrl_tcon2_comb_shift                                     (0)
#define  EPI_EPI_TCON2_Ctrl_tcon2_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON2_Ctrl_tcon2_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON2_Ctrl_tcon2_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON2_Ctrl_tcon2_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON2_Ctrl_tcon2_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON2_Ctrl_tcon2_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON2_Ctrl_tcon2_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON2_Ctrl_tcon2_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON2_Ctrl_tcon2_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON2_Ctrl_tcon2_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON2_Ctrl_tcon2_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON2_Ctrl_tcon2_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON2_Ctrl_get_tcon2_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON2_Ctrl_get_tcon2_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON2_Ctrl_get_tcon2_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON2_Ctrl_get_tcon2_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON2_Ctrl_get_tcon2_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON2_Ctrl_get_tcon2_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3                                      0x18026874
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_reg_addr                             "0xB8026874"
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_reg                                  0xB8026874
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_inst_addr                            "0x017E"
#define  set_EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_across_frame_int_shift         (28)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_hl_num_shift                   (12)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_tcon2_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_get_tcon2_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_get_tcon2_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_get_tcon2_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON2_ACROSS_LINE_CONTROL3_get_tcon2_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL                                      0x18026878
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_reg_addr                             "0xB8026878"
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_reg                                  0xB8026878
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_inst_addr                            "0x017F"
#define  set_EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_tcon2_frame_offset_shift             (16)
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_tcon2_frame_period_shift             (0)
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_tcon2_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_tcon2_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_tcon2_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_tcon2_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_get_tcon2_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON2_ACROSS_FRAME_CONTROL_get_tcon2_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON2_FRAME_HL_CONTROL                                          0x1802687C
#define  EPI_EPI_TCON2_FRAME_HL_CONTROL_reg_addr                                 "0xB802687C"
#define  EPI_EPI_TCON2_FRAME_HL_CONTROL_reg                                      0xB802687C
#define  EPI_EPI_TCON2_FRAME_HL_CONTROL_inst_addr                                "0x0180"
#define  set_EPI_EPI_TCON2_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON2_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON2_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON2_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON2_FRAME_HL_CONTROL_tcon2_hl_shift                           (16)
#define  EPI_EPI_TCON2_FRAME_HL_CONTROL_tcon2_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON2_FRAME_HL_CONTROL_tcon2_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON2_FRAME_HL_CONTROL_get_tcon2_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON2_H_OFFSET_SHIFT                                            0x18026880
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_reg_addr                                   "0xB8026880"
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_reg                                        0xB8026880
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_inst_addr                                  "0x0181"
#define  set_EPI_EPI_TCON2_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON2_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON2_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON2_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_tcon2_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_tcon2_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_tcon2_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_tcon2_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_tcon2_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_tcon2_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_tcon2_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_tcon2_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_tcon2_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_get_tcon2_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_get_tcon2_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON2_H_OFFSET_SHIFT_get_tcon2_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON3_HSE                                                       0x18026884
#define  EPI_EPI_TCON3_HSE_reg_addr                                              "0xB8026884"
#define  EPI_EPI_TCON3_HSE_reg                                                   0xB8026884
#define  EPI_EPI_TCON3_HSE_inst_addr                                             "0x0182"
#define  set_EPI_EPI_TCON3_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON3_HSE_reg)=data)
#define  get_EPI_EPI_TCON3_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON3_HSE_reg))
#define  EPI_EPI_TCON3_HSE_dummy_3_shift                                         (31)
#define  EPI_EPI_TCON3_HSE_tcon3_hstart_shift                                    (16)
#define  EPI_EPI_TCON3_HSE_tcon3_hend_shift                                      (0)
#define  EPI_EPI_TCON3_HSE_dummy_3_mask                                          (0x80000000)
#define  EPI_EPI_TCON3_HSE_tcon3_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON3_HSE_tcon3_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON3_HSE_dummy_3(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON3_HSE_tcon3_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON3_HSE_tcon3_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON3_HSE_get_dummy_3(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON3_HSE_get_tcon3_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON3_HSE_get_tcon3_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON3_VSE                                                       0x18026888
#define  EPI_EPI_TCON3_VSE_reg_addr                                              "0xB8026888"
#define  EPI_EPI_TCON3_VSE_reg                                                   0xB8026888
#define  EPI_EPI_TCON3_VSE_inst_addr                                             "0x0183"
#define  set_EPI_EPI_TCON3_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON3_VSE_reg)=data)
#define  get_EPI_EPI_TCON3_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON3_VSE_reg))
#define  EPI_EPI_TCON3_VSE_tcon3_vstart_shift                                    (16)
#define  EPI_EPI_TCON3_VSE_tcon3_vend_shift                                      (0)
#define  EPI_EPI_TCON3_VSE_tcon3_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON3_VSE_tcon3_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON3_VSE_tcon3_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON3_VSE_tcon3_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON3_VSE_get_tcon3_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON3_VSE_get_tcon3_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON3_Ctrl                                                      0x1802688C
#define  EPI_EPI_TCON3_Ctrl_reg_addr                                             "0xB802688C"
#define  EPI_EPI_TCON3_Ctrl_reg                                                  0xB802688C
#define  EPI_EPI_TCON3_Ctrl_inst_addr                                            "0x0184"
#define  set_EPI_EPI_TCON3_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON3_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON3_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON3_Ctrl_reg))
#define  EPI_EPI_TCON3_Ctrl_tcon3_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON3_Ctrl_tcon3_mode_shift                                     (8)
#define  EPI_EPI_TCON3_Ctrl_tcon3_en_shift                                       (7)
#define  EPI_EPI_TCON3_Ctrl_tcon3_inv_shift                                      (6)
#define  EPI_EPI_TCON3_Ctrl_tcon3_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON3_Ctrl_tcon3_comb_shift                                     (0)
#define  EPI_EPI_TCON3_Ctrl_tcon3_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON3_Ctrl_tcon3_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON3_Ctrl_tcon3_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON3_Ctrl_tcon3_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON3_Ctrl_tcon3_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON3_Ctrl_tcon3_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON3_Ctrl_tcon3_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON3_Ctrl_tcon3_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON3_Ctrl_tcon3_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON3_Ctrl_tcon3_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON3_Ctrl_tcon3_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON3_Ctrl_tcon3_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON3_Ctrl_get_tcon3_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON3_Ctrl_get_tcon3_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON3_Ctrl_get_tcon3_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON3_Ctrl_get_tcon3_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON3_Ctrl_get_tcon3_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON3_Ctrl_get_tcon3_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3                                      0x18026890
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_reg_addr                             "0xB8026890"
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_reg                                  0xB8026890
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_inst_addr                            "0x0185"
#define  set_EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_across_frame_int_shift         (28)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_hl_num_shift                   (12)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_tcon3_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_get_tcon3_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_get_tcon3_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_get_tcon3_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON3_ACROSS_LINE_CONTROL3_get_tcon3_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL                                      0x18026894
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_reg_addr                             "0xB8026894"
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_reg                                  0xB8026894
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_inst_addr                            "0x0186"
#define  set_EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_tcon3_frame_offset_shift             (16)
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_tcon3_frame_period_shift             (0)
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_tcon3_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_tcon3_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_tcon3_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_tcon3_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_get_tcon3_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON3_ACROSS_FRAME_CONTROL_get_tcon3_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON3_FRAME_HL_CONTROL                                          0x18026898
#define  EPI_EPI_TCON3_FRAME_HL_CONTROL_reg_addr                                 "0xB8026898"
#define  EPI_EPI_TCON3_FRAME_HL_CONTROL_reg                                      0xB8026898
#define  EPI_EPI_TCON3_FRAME_HL_CONTROL_inst_addr                                "0x0187"
#define  set_EPI_EPI_TCON3_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON3_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON3_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON3_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON3_FRAME_HL_CONTROL_tcon3_hl_shift                           (16)
#define  EPI_EPI_TCON3_FRAME_HL_CONTROL_tcon3_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON3_FRAME_HL_CONTROL_tcon3_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON3_FRAME_HL_CONTROL_get_tcon3_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON3_H_OFFSET_SHIFT                                            0x1802689C
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_reg_addr                                   "0xB802689C"
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_reg                                        0xB802689C
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_inst_addr                                  "0x0188"
#define  set_EPI_EPI_TCON3_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON3_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON3_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON3_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_tcon3_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_tcon3_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_tcon3_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_tcon3_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_tcon3_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_tcon3_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_tcon3_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_tcon3_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_tcon3_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_get_tcon3_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_get_tcon3_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON3_H_OFFSET_SHIFT_get_tcon3_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON4_HSE                                                       0x180268A0
#define  EPI_EPI_TCON4_HSE_reg_addr                                              "0xB80268A0"
#define  EPI_EPI_TCON4_HSE_reg                                                   0xB80268A0
#define  EPI_EPI_TCON4_HSE_inst_addr                                             "0x0189"
#define  set_EPI_EPI_TCON4_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON4_HSE_reg)=data)
#define  get_EPI_EPI_TCON4_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON4_HSE_reg))
#define  EPI_EPI_TCON4_HSE_dummy_4_shift                                         (31)
#define  EPI_EPI_TCON4_HSE_tcon4_hstart_shift                                    (16)
#define  EPI_EPI_TCON4_HSE_tcon4_hend_shift                                      (0)
#define  EPI_EPI_TCON4_HSE_dummy_4_mask                                          (0x80000000)
#define  EPI_EPI_TCON4_HSE_tcon4_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON4_HSE_tcon4_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON4_HSE_dummy_4(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON4_HSE_tcon4_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON4_HSE_tcon4_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON4_HSE_get_dummy_4(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON4_HSE_get_tcon4_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON4_HSE_get_tcon4_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON4_VSE                                                       0x180268A4
#define  EPI_EPI_TCON4_VSE_reg_addr                                              "0xB80268A4"
#define  EPI_EPI_TCON4_VSE_reg                                                   0xB80268A4
#define  EPI_EPI_TCON4_VSE_inst_addr                                             "0x018A"
#define  set_EPI_EPI_TCON4_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON4_VSE_reg)=data)
#define  get_EPI_EPI_TCON4_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON4_VSE_reg))
#define  EPI_EPI_TCON4_VSE_tcon4_vstart_shift                                    (16)
#define  EPI_EPI_TCON4_VSE_tcon4_vend_shift                                      (0)
#define  EPI_EPI_TCON4_VSE_tcon4_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON4_VSE_tcon4_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON4_VSE_tcon4_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON4_VSE_tcon4_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON4_VSE_get_tcon4_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON4_VSE_get_tcon4_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON4_Ctrl                                                      0x180268A8
#define  EPI_EPI_TCON4_Ctrl_reg_addr                                             "0xB80268A8"
#define  EPI_EPI_TCON4_Ctrl_reg                                                  0xB80268A8
#define  EPI_EPI_TCON4_Ctrl_inst_addr                                            "0x018B"
#define  set_EPI_EPI_TCON4_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON4_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON4_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON4_Ctrl_reg))
#define  EPI_EPI_TCON4_Ctrl_tcon4_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON4_Ctrl_tcon4_mode_shift                                     (8)
#define  EPI_EPI_TCON4_Ctrl_tcon4_en_shift                                       (7)
#define  EPI_EPI_TCON4_Ctrl_tcon4_inv_shift                                      (6)
#define  EPI_EPI_TCON4_Ctrl_tcon4_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON4_Ctrl_tcon4_comb_shift                                     (0)
#define  EPI_EPI_TCON4_Ctrl_tcon4_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON4_Ctrl_tcon4_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON4_Ctrl_tcon4_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON4_Ctrl_tcon4_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON4_Ctrl_tcon4_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON4_Ctrl_tcon4_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON4_Ctrl_tcon4_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON4_Ctrl_tcon4_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON4_Ctrl_tcon4_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON4_Ctrl_tcon4_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON4_Ctrl_tcon4_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON4_Ctrl_tcon4_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON4_Ctrl_get_tcon4_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON4_Ctrl_get_tcon4_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON4_Ctrl_get_tcon4_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON4_Ctrl_get_tcon4_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON4_Ctrl_get_tcon4_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON4_Ctrl_get_tcon4_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3                                      0x180268AC
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_reg_addr                             "0xB80268AC"
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_reg                                  0xB80268AC
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_inst_addr                            "0x018C"
#define  set_EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_across_frame_int_shift         (28)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_hl_num_shift                   (12)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_tcon4_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_get_tcon4_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_get_tcon4_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_get_tcon4_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON4_ACROSS_LINE_CONTROL3_get_tcon4_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL                                      0x180268B0
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_reg_addr                             "0xB80268B0"
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_reg                                  0xB80268B0
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_inst_addr                            "0x018D"
#define  set_EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_tcon4_frame_offset_shift             (16)
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_tcon4_frame_period_shift             (0)
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_tcon4_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_tcon4_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_tcon4_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_tcon4_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_get_tcon4_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON4_ACROSS_FRAME_CONTROL_get_tcon4_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON4_FRAME_HL_CONTROL                                          0x180268B4
#define  EPI_EPI_TCON4_FRAME_HL_CONTROL_reg_addr                                 "0xB80268B4"
#define  EPI_EPI_TCON4_FRAME_HL_CONTROL_reg                                      0xB80268B4
#define  EPI_EPI_TCON4_FRAME_HL_CONTROL_inst_addr                                "0x018E"
#define  set_EPI_EPI_TCON4_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON4_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON4_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON4_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON4_FRAME_HL_CONTROL_tcon4_hl_shift                           (16)
#define  EPI_EPI_TCON4_FRAME_HL_CONTROL_tcon4_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON4_FRAME_HL_CONTROL_tcon4_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON4_FRAME_HL_CONTROL_get_tcon4_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON4_H_OFFSET_SHIFT                                            0x180268B8
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_reg_addr                                   "0xB80268B8"
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_reg                                        0xB80268B8
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_inst_addr                                  "0x018F"
#define  set_EPI_EPI_TCON4_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON4_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON4_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON4_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_tcon4_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_tcon4_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_tcon4_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_tcon4_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_tcon4_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_tcon4_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_tcon4_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_tcon4_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_tcon4_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_get_tcon4_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_get_tcon4_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON4_H_OFFSET_SHIFT_get_tcon4_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON5_HSE                                                       0x180268BC
#define  EPI_EPI_TCON5_HSE_reg_addr                                              "0xB80268BC"
#define  EPI_EPI_TCON5_HSE_reg                                                   0xB80268BC
#define  EPI_EPI_TCON5_HSE_inst_addr                                             "0x0190"
#define  set_EPI_EPI_TCON5_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON5_HSE_reg)=data)
#define  get_EPI_EPI_TCON5_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON5_HSE_reg))
#define  EPI_EPI_TCON5_HSE_dummy_5_shift                                         (31)
#define  EPI_EPI_TCON5_HSE_tcon5_hstart_shift                                    (16)
#define  EPI_EPI_TCON5_HSE_tcon5_hend_shift                                      (0)
#define  EPI_EPI_TCON5_HSE_dummy_5_mask                                          (0x80000000)
#define  EPI_EPI_TCON5_HSE_tcon5_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON5_HSE_tcon5_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON5_HSE_dummy_5(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON5_HSE_tcon5_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON5_HSE_tcon5_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON5_HSE_get_dummy_5(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON5_HSE_get_tcon5_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON5_HSE_get_tcon5_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON5_VSE                                                       0x180268C0
#define  EPI_EPI_TCON5_VSE_reg_addr                                              "0xB80268C0"
#define  EPI_EPI_TCON5_VSE_reg                                                   0xB80268C0
#define  EPI_EPI_TCON5_VSE_inst_addr                                             "0x0191"
#define  set_EPI_EPI_TCON5_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON5_VSE_reg)=data)
#define  get_EPI_EPI_TCON5_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON5_VSE_reg))
#define  EPI_EPI_TCON5_VSE_tcon5_vstart_shift                                    (16)
#define  EPI_EPI_TCON5_VSE_tcon5_vend_shift                                      (0)
#define  EPI_EPI_TCON5_VSE_tcon5_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON5_VSE_tcon5_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON5_VSE_tcon5_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON5_VSE_tcon5_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON5_VSE_get_tcon5_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON5_VSE_get_tcon5_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON5_Ctrl                                                      0x180268C4
#define  EPI_EPI_TCON5_Ctrl_reg_addr                                             "0xB80268C4"
#define  EPI_EPI_TCON5_Ctrl_reg                                                  0xB80268C4
#define  EPI_EPI_TCON5_Ctrl_inst_addr                                            "0x0192"
#define  set_EPI_EPI_TCON5_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON5_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON5_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON5_Ctrl_reg))
#define  EPI_EPI_TCON5_Ctrl_tcon5_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON5_Ctrl_tcon5_mode_shift                                     (8)
#define  EPI_EPI_TCON5_Ctrl_tcon5_en_shift                                       (7)
#define  EPI_EPI_TCON5_Ctrl_tcon5_inv_shift                                      (6)
#define  EPI_EPI_TCON5_Ctrl_tcon5_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON5_Ctrl_tcon5_comb_shift                                     (0)
#define  EPI_EPI_TCON5_Ctrl_tcon5_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON5_Ctrl_tcon5_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON5_Ctrl_tcon5_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON5_Ctrl_tcon5_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON5_Ctrl_tcon5_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON5_Ctrl_tcon5_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON5_Ctrl_tcon5_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON5_Ctrl_tcon5_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON5_Ctrl_tcon5_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON5_Ctrl_tcon5_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON5_Ctrl_tcon5_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON5_Ctrl_tcon5_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON5_Ctrl_get_tcon5_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON5_Ctrl_get_tcon5_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON5_Ctrl_get_tcon5_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON5_Ctrl_get_tcon5_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON5_Ctrl_get_tcon5_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON5_Ctrl_get_tcon5_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3                                      0x180268C8
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_reg_addr                             "0xB80268C8"
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_reg                                  0xB80268C8
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_inst_addr                            "0x0193"
#define  set_EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_across_frame_int_shift         (28)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_hl_num_shift                   (12)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_tcon5_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_get_tcon5_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_get_tcon5_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_get_tcon5_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON5_ACROSS_LINE_CONTROL3_get_tcon5_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL                                      0x180268CC
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_reg_addr                             "0xB80268CC"
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_reg                                  0xB80268CC
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_inst_addr                            "0x0194"
#define  set_EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_tcon5_frame_offset_shift             (16)
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_tcon5_frame_period_shift             (0)
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_tcon5_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_tcon5_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_tcon5_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_tcon5_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_get_tcon5_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON5_ACROSS_FRAME_CONTROL_get_tcon5_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON5_FRAME_HL_CONTROL                                          0x180268D0
#define  EPI_EPI_TCON5_FRAME_HL_CONTROL_reg_addr                                 "0xB80268D0"
#define  EPI_EPI_TCON5_FRAME_HL_CONTROL_reg                                      0xB80268D0
#define  EPI_EPI_TCON5_FRAME_HL_CONTROL_inst_addr                                "0x0195"
#define  set_EPI_EPI_TCON5_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON5_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON5_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON5_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON5_FRAME_HL_CONTROL_tcon5_hl_shift                           (16)
#define  EPI_EPI_TCON5_FRAME_HL_CONTROL_tcon5_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON5_FRAME_HL_CONTROL_tcon5_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON5_FRAME_HL_CONTROL_get_tcon5_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON5_H_OFFSET_SHIFT                                            0x180268D4
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_reg_addr                                   "0xB80268D4"
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_reg                                        0xB80268D4
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_inst_addr                                  "0x0196"
#define  set_EPI_EPI_TCON5_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON5_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON5_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON5_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_tcon5_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_tcon5_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_tcon5_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_tcon5_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_tcon5_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_tcon5_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_tcon5_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_tcon5_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_tcon5_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_get_tcon5_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_get_tcon5_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON5_H_OFFSET_SHIFT_get_tcon5_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON6_HSE                                                       0x180268D8
#define  EPI_EPI_TCON6_HSE_reg_addr                                              "0xB80268D8"
#define  EPI_EPI_TCON6_HSE_reg                                                   0xB80268D8
#define  EPI_EPI_TCON6_HSE_inst_addr                                             "0x0197"
#define  set_EPI_EPI_TCON6_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON6_HSE_reg)=data)
#define  get_EPI_EPI_TCON6_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON6_HSE_reg))
#define  EPI_EPI_TCON6_HSE_dummy_6_shift                                         (31)
#define  EPI_EPI_TCON6_HSE_tcon6_hstart_shift                                    (16)
#define  EPI_EPI_TCON6_HSE_tcon6_hend_shift                                      (0)
#define  EPI_EPI_TCON6_HSE_dummy_6_mask                                          (0x80000000)
#define  EPI_EPI_TCON6_HSE_tcon6_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON6_HSE_tcon6_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON6_HSE_dummy_6(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON6_HSE_tcon6_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON6_HSE_tcon6_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON6_HSE_get_dummy_6(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON6_HSE_get_tcon6_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON6_HSE_get_tcon6_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON6_VSE                                                       0x180268DC
#define  EPI_EPI_TCON6_VSE_reg_addr                                              "0xB80268DC"
#define  EPI_EPI_TCON6_VSE_reg                                                   0xB80268DC
#define  EPI_EPI_TCON6_VSE_inst_addr                                             "0x0198"
#define  set_EPI_EPI_TCON6_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON6_VSE_reg)=data)
#define  get_EPI_EPI_TCON6_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON6_VSE_reg))
#define  EPI_EPI_TCON6_VSE_tcon6_vstart_shift                                    (16)
#define  EPI_EPI_TCON6_VSE_tcon6_vend_shift                                      (0)
#define  EPI_EPI_TCON6_VSE_tcon6_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON6_VSE_tcon6_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON6_VSE_tcon6_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON6_VSE_tcon6_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON6_VSE_get_tcon6_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON6_VSE_get_tcon6_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON6_Ctrl                                                      0x180268E0
#define  EPI_EPI_TCON6_Ctrl_reg_addr                                             "0xB80268E0"
#define  EPI_EPI_TCON6_Ctrl_reg                                                  0xB80268E0
#define  EPI_EPI_TCON6_Ctrl_inst_addr                                            "0x0199"
#define  set_EPI_EPI_TCON6_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON6_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON6_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON6_Ctrl_reg))
#define  EPI_EPI_TCON6_Ctrl_tcon6_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON6_Ctrl_tcon6_mode_shift                                     (8)
#define  EPI_EPI_TCON6_Ctrl_tcon6_en_shift                                       (7)
#define  EPI_EPI_TCON6_Ctrl_tcon6_inv_shift                                      (6)
#define  EPI_EPI_TCON6_Ctrl_tcon6_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON6_Ctrl_tcon6_comb_shift                                     (0)
#define  EPI_EPI_TCON6_Ctrl_tcon6_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON6_Ctrl_tcon6_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON6_Ctrl_tcon6_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON6_Ctrl_tcon6_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON6_Ctrl_tcon6_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON6_Ctrl_tcon6_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON6_Ctrl_tcon6_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON6_Ctrl_tcon6_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON6_Ctrl_tcon6_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON6_Ctrl_tcon6_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON6_Ctrl_tcon6_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON6_Ctrl_tcon6_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON6_Ctrl_get_tcon6_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON6_Ctrl_get_tcon6_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON6_Ctrl_get_tcon6_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON6_Ctrl_get_tcon6_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON6_Ctrl_get_tcon6_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON6_Ctrl_get_tcon6_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3                                      0x180268E4
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_reg_addr                             "0xB80268E4"
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_reg                                  0xB80268E4
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_inst_addr                            "0x019A"
#define  set_EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_across_frame_int_shift         (28)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_hl_num_shift                   (12)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_tcon6_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_get_tcon6_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_get_tcon6_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_get_tcon6_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON6_ACROSS_LINE_CONTROL3_get_tcon6_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL                                      0x180268E8
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_reg_addr                             "0xB80268E8"
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_reg                                  0xB80268E8
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_inst_addr                            "0x019B"
#define  set_EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_tcon6_frame_offset_shift             (16)
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_tcon6_frame_period_shift             (0)
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_tcon6_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_tcon6_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_tcon6_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_tcon6_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_get_tcon6_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON6_ACROSS_FRAME_CONTROL_get_tcon6_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON6_FRAME_HL_CONTROL                                          0x180268EC
#define  EPI_EPI_TCON6_FRAME_HL_CONTROL_reg_addr                                 "0xB80268EC"
#define  EPI_EPI_TCON6_FRAME_HL_CONTROL_reg                                      0xB80268EC
#define  EPI_EPI_TCON6_FRAME_HL_CONTROL_inst_addr                                "0x019C"
#define  set_EPI_EPI_TCON6_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON6_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON6_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON6_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON6_FRAME_HL_CONTROL_tcon6_hl_shift                           (16)
#define  EPI_EPI_TCON6_FRAME_HL_CONTROL_tcon6_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON6_FRAME_HL_CONTROL_tcon6_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON6_FRAME_HL_CONTROL_get_tcon6_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON6_H_OFFSET_SHIFT                                            0x180268F0
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_reg_addr                                   "0xB80268F0"
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_reg                                        0xB80268F0
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_inst_addr                                  "0x019D"
#define  set_EPI_EPI_TCON6_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON6_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON6_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON6_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_tcon6_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_tcon6_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_tcon6_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_tcon6_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_tcon6_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_tcon6_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_tcon6_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_tcon6_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_tcon6_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_get_tcon6_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_get_tcon6_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON6_H_OFFSET_SHIFT_get_tcon6_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON7_HSE                                                       0x180268F4
#define  EPI_EPI_TCON7_HSE_reg_addr                                              "0xB80268F4"
#define  EPI_EPI_TCON7_HSE_reg                                                   0xB80268F4
#define  EPI_EPI_TCON7_HSE_inst_addr                                             "0x019E"
#define  set_EPI_EPI_TCON7_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON7_HSE_reg)=data)
#define  get_EPI_EPI_TCON7_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON7_HSE_reg))
#define  EPI_EPI_TCON7_HSE_dummy_7_shift                                         (31)
#define  EPI_EPI_TCON7_HSE_tcon7_hstart_shift                                    (16)
#define  EPI_EPI_TCON7_HSE_tcon7_hend_shift                                      (0)
#define  EPI_EPI_TCON7_HSE_dummy_7_mask                                          (0x80000000)
#define  EPI_EPI_TCON7_HSE_tcon7_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON7_HSE_tcon7_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON7_HSE_dummy_7(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON7_HSE_tcon7_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON7_HSE_tcon7_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON7_HSE_get_dummy_7(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON7_HSE_get_tcon7_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON7_HSE_get_tcon7_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON7_VSE                                                       0x180268F8
#define  EPI_EPI_TCON7_VSE_reg_addr                                              "0xB80268F8"
#define  EPI_EPI_TCON7_VSE_reg                                                   0xB80268F8
#define  EPI_EPI_TCON7_VSE_inst_addr                                             "0x019F"
#define  set_EPI_EPI_TCON7_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON7_VSE_reg)=data)
#define  get_EPI_EPI_TCON7_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON7_VSE_reg))
#define  EPI_EPI_TCON7_VSE_tcon7_vstart_shift                                    (16)
#define  EPI_EPI_TCON7_VSE_tcon7_vend_shift                                      (0)
#define  EPI_EPI_TCON7_VSE_tcon7_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON7_VSE_tcon7_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON7_VSE_tcon7_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON7_VSE_tcon7_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON7_VSE_get_tcon7_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON7_VSE_get_tcon7_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON7_Ctrl                                                      0x180268FC
#define  EPI_EPI_TCON7_Ctrl_reg_addr                                             "0xB80268FC"
#define  EPI_EPI_TCON7_Ctrl_reg                                                  0xB80268FC
#define  EPI_EPI_TCON7_Ctrl_inst_addr                                            "0x01A0"
#define  set_EPI_EPI_TCON7_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON7_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON7_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON7_Ctrl_reg))
#define  EPI_EPI_TCON7_Ctrl_tcon7_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON7_Ctrl_tcon7_mode_shift                                     (8)
#define  EPI_EPI_TCON7_Ctrl_tcon7_en_shift                                       (7)
#define  EPI_EPI_TCON7_Ctrl_tcon7_inv_shift                                      (6)
#define  EPI_EPI_TCON7_Ctrl_tcon7_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON7_Ctrl_tcon7_comb_shift                                     (0)
#define  EPI_EPI_TCON7_Ctrl_tcon7_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON7_Ctrl_tcon7_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON7_Ctrl_tcon7_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON7_Ctrl_tcon7_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON7_Ctrl_tcon7_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON7_Ctrl_tcon7_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON7_Ctrl_tcon7_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON7_Ctrl_tcon7_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON7_Ctrl_tcon7_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON7_Ctrl_tcon7_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON7_Ctrl_tcon7_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON7_Ctrl_tcon7_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON7_Ctrl_get_tcon7_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON7_Ctrl_get_tcon7_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON7_Ctrl_get_tcon7_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON7_Ctrl_get_tcon7_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON7_Ctrl_get_tcon7_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON7_Ctrl_get_tcon7_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3                                      0x18026900
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_reg_addr                             "0xB8026900"
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_reg                                  0xB8026900
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_inst_addr                            "0x01A1"
#define  set_EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_across_frame_int_shift         (28)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_hl_num_shift                   (12)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_tcon7_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_get_tcon7_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_get_tcon7_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_get_tcon7_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON7_ACROSS_LINE_CONTROL3_get_tcon7_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL                                      0x18026904
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_reg_addr                             "0xB8026904"
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_reg                                  0xB8026904
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_inst_addr                            "0x01A2"
#define  set_EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_tcon7_frame_offset_shift             (16)
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_tcon7_frame_period_shift             (0)
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_tcon7_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_tcon7_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_tcon7_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_tcon7_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_get_tcon7_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON7_ACROSS_FRAME_CONTROL_get_tcon7_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON7_FRAME_HL_CONTROL                                          0x18026908
#define  EPI_EPI_TCON7_FRAME_HL_CONTROL_reg_addr                                 "0xB8026908"
#define  EPI_EPI_TCON7_FRAME_HL_CONTROL_reg                                      0xB8026908
#define  EPI_EPI_TCON7_FRAME_HL_CONTROL_inst_addr                                "0x01A3"
#define  set_EPI_EPI_TCON7_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON7_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON7_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON7_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON7_FRAME_HL_CONTROL_tcon7_hl_shift                           (16)
#define  EPI_EPI_TCON7_FRAME_HL_CONTROL_tcon7_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON7_FRAME_HL_CONTROL_tcon7_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON7_FRAME_HL_CONTROL_get_tcon7_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON7_H_OFFSET_SHIFT                                            0x1802690C
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_reg_addr                                   "0xB802690C"
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_reg                                        0xB802690C
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_inst_addr                                  "0x01A4"
#define  set_EPI_EPI_TCON7_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON7_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON7_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON7_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_tcon7_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_tcon7_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_tcon7_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_tcon7_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_tcon7_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_tcon7_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_tcon7_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_tcon7_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_tcon7_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_get_tcon7_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_get_tcon7_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON7_H_OFFSET_SHIFT_get_tcon7_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON8_HSE                                                       0x18026910
#define  EPI_EPI_TCON8_HSE_reg_addr                                              "0xB8026910"
#define  EPI_EPI_TCON8_HSE_reg                                                   0xB8026910
#define  EPI_EPI_TCON8_HSE_inst_addr                                             "0x01A5"
#define  set_EPI_EPI_TCON8_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON8_HSE_reg)=data)
#define  get_EPI_EPI_TCON8_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON8_HSE_reg))
#define  EPI_EPI_TCON8_HSE_dummy_8_shift                                         (31)
#define  EPI_EPI_TCON8_HSE_tcon8_hstart_shift                                    (16)
#define  EPI_EPI_TCON8_HSE_tcon8_hend_shift                                      (0)
#define  EPI_EPI_TCON8_HSE_dummy_8_mask                                          (0x80000000)
#define  EPI_EPI_TCON8_HSE_tcon8_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON8_HSE_tcon8_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON8_HSE_dummy_8(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON8_HSE_tcon8_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON8_HSE_tcon8_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON8_HSE_get_dummy_8(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON8_HSE_get_tcon8_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON8_HSE_get_tcon8_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON8_VSE                                                       0x18026914
#define  EPI_EPI_TCON8_VSE_reg_addr                                              "0xB8026914"
#define  EPI_EPI_TCON8_VSE_reg                                                   0xB8026914
#define  EPI_EPI_TCON8_VSE_inst_addr                                             "0x01A6"
#define  set_EPI_EPI_TCON8_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON8_VSE_reg)=data)
#define  get_EPI_EPI_TCON8_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON8_VSE_reg))
#define  EPI_EPI_TCON8_VSE_tcon8_vstart_shift                                    (16)
#define  EPI_EPI_TCON8_VSE_tcon8_vend_shift                                      (0)
#define  EPI_EPI_TCON8_VSE_tcon8_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON8_VSE_tcon8_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON8_VSE_tcon8_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON8_VSE_tcon8_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON8_VSE_get_tcon8_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON8_VSE_get_tcon8_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON8_Ctrl                                                      0x18026918
#define  EPI_EPI_TCON8_Ctrl_reg_addr                                             "0xB8026918"
#define  EPI_EPI_TCON8_Ctrl_reg                                                  0xB8026918
#define  EPI_EPI_TCON8_Ctrl_inst_addr                                            "0x01A7"
#define  set_EPI_EPI_TCON8_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON8_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON8_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON8_Ctrl_reg))
#define  EPI_EPI_TCON8_Ctrl_tcon8_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON8_Ctrl_tcon8_mode_shift                                     (8)
#define  EPI_EPI_TCON8_Ctrl_tcon8_en_shift                                       (7)
#define  EPI_EPI_TCON8_Ctrl_tcon8_inv_shift                                      (6)
#define  EPI_EPI_TCON8_Ctrl_tcon8_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON8_Ctrl_tcon8_comb_shift                                     (0)
#define  EPI_EPI_TCON8_Ctrl_tcon8_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON8_Ctrl_tcon8_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON8_Ctrl_tcon8_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON8_Ctrl_tcon8_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON8_Ctrl_tcon8_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON8_Ctrl_tcon8_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON8_Ctrl_tcon8_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON8_Ctrl_tcon8_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON8_Ctrl_tcon8_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON8_Ctrl_tcon8_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON8_Ctrl_tcon8_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON8_Ctrl_tcon8_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON8_Ctrl_get_tcon8_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON8_Ctrl_get_tcon8_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON8_Ctrl_get_tcon8_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON8_Ctrl_get_tcon8_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON8_Ctrl_get_tcon8_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON8_Ctrl_get_tcon8_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3                                      0x1802691C
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_reg_addr                             "0xB802691C"
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_reg                                  0xB802691C
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_inst_addr                            "0x01A8"
#define  set_EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_across_frame_int_shift         (28)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_hl_num_shift                   (12)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_tcon8_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_get_tcon8_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_get_tcon8_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_get_tcon8_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON8_ACROSS_LINE_CONTROL3_get_tcon8_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL                                      0x18026920
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_reg_addr                             "0xB8026920"
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_reg                                  0xB8026920
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_inst_addr                            "0x01A9"
#define  set_EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_tcon8_frame_offset_shift             (16)
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_tcon8_frame_period_shift             (0)
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_tcon8_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_tcon8_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_tcon8_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_tcon8_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_get_tcon8_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON8_ACROSS_FRAME_CONTROL_get_tcon8_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON8_FRAME_HL_CONTROL                                          0x18026924
#define  EPI_EPI_TCON8_FRAME_HL_CONTROL_reg_addr                                 "0xB8026924"
#define  EPI_EPI_TCON8_FRAME_HL_CONTROL_reg                                      0xB8026924
#define  EPI_EPI_TCON8_FRAME_HL_CONTROL_inst_addr                                "0x01AA"
#define  set_EPI_EPI_TCON8_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON8_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON8_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON8_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON8_FRAME_HL_CONTROL_tcon8_hl_shift                           (16)
#define  EPI_EPI_TCON8_FRAME_HL_CONTROL_tcon8_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON8_FRAME_HL_CONTROL_tcon8_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON8_FRAME_HL_CONTROL_get_tcon8_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON8_H_OFFSET_SHIFT                                            0x18026928
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_reg_addr                                   "0xB8026928"
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_reg                                        0xB8026928
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_inst_addr                                  "0x01AB"
#define  set_EPI_EPI_TCON8_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON8_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON8_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON8_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_tcon8_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_tcon8_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_tcon8_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_tcon8_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_tcon8_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_tcon8_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_tcon8_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_tcon8_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_tcon8_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_get_tcon8_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_get_tcon8_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON8_H_OFFSET_SHIFT_get_tcon8_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON9_HSE                                                       0x1802692C
#define  EPI_EPI_TCON9_HSE_reg_addr                                              "0xB802692C"
#define  EPI_EPI_TCON9_HSE_reg                                                   0xB802692C
#define  EPI_EPI_TCON9_HSE_inst_addr                                             "0x01AC"
#define  set_EPI_EPI_TCON9_HSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON9_HSE_reg)=data)
#define  get_EPI_EPI_TCON9_HSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON9_HSE_reg))
#define  EPI_EPI_TCON9_HSE_dummy_9_shift                                         (31)
#define  EPI_EPI_TCON9_HSE_tcon9_hstart_shift                                    (16)
#define  EPI_EPI_TCON9_HSE_tcon9_hend_shift                                      (0)
#define  EPI_EPI_TCON9_HSE_dummy_9_mask                                          (0x80000000)
#define  EPI_EPI_TCON9_HSE_tcon9_hstart_mask                                     (0x7FFF0000)
#define  EPI_EPI_TCON9_HSE_tcon9_hend_mask                                       (0x00007FFF)
#define  EPI_EPI_TCON9_HSE_dummy_9(data)                                         (0x80000000&((data)<<31))
#define  EPI_EPI_TCON9_HSE_tcon9_hstart(data)                                    (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON9_HSE_tcon9_hend(data)                                      (0x00007FFF&(data))
#define  EPI_EPI_TCON9_HSE_get_dummy_9(data)                                     ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON9_HSE_get_tcon9_hstart(data)                                ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON9_HSE_get_tcon9_hend(data)                                  (0x00007FFF&(data))

#define  EPI_EPI_TCON9_VSE                                                       0x18026930
#define  EPI_EPI_TCON9_VSE_reg_addr                                              "0xB8026930"
#define  EPI_EPI_TCON9_VSE_reg                                                   0xB8026930
#define  EPI_EPI_TCON9_VSE_inst_addr                                             "0x01AD"
#define  set_EPI_EPI_TCON9_VSE_reg(data)                                         (*((volatile unsigned int*)EPI_EPI_TCON9_VSE_reg)=data)
#define  get_EPI_EPI_TCON9_VSE_reg                                               (*((volatile unsigned int*)EPI_EPI_TCON9_VSE_reg))
#define  EPI_EPI_TCON9_VSE_tcon9_vstart_shift                                    (16)
#define  EPI_EPI_TCON9_VSE_tcon9_vend_shift                                      (0)
#define  EPI_EPI_TCON9_VSE_tcon9_vstart_mask                                     (0x1FFF0000)
#define  EPI_EPI_TCON9_VSE_tcon9_vend_mask                                       (0x00001FFF)
#define  EPI_EPI_TCON9_VSE_tcon9_vstart(data)                                    (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON9_VSE_tcon9_vend(data)                                      (0x00001FFF&(data))
#define  EPI_EPI_TCON9_VSE_get_tcon9_vstart(data)                                ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON9_VSE_get_tcon9_vend(data)                                  (0x00001FFF&(data))

#define  EPI_EPI_TCON9_Ctrl                                                      0x18026934
#define  EPI_EPI_TCON9_Ctrl_reg_addr                                             "0xB8026934"
#define  EPI_EPI_TCON9_Ctrl_reg                                                  0xB8026934
#define  EPI_EPI_TCON9_Ctrl_inst_addr                                            "0x01AE"
#define  set_EPI_EPI_TCON9_Ctrl_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON9_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON9_Ctrl_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON9_Ctrl_reg))
#define  EPI_EPI_TCON9_Ctrl_tcon9_across_ctrl3_reset_shift                       (11)
#define  EPI_EPI_TCON9_Ctrl_tcon9_mode_shift                                     (8)
#define  EPI_EPI_TCON9_Ctrl_tcon9_en_shift                                       (7)
#define  EPI_EPI_TCON9_Ctrl_tcon9_inv_shift                                      (6)
#define  EPI_EPI_TCON9_Ctrl_tcon9_frame_tog_en_shift                             (3)
#define  EPI_EPI_TCON9_Ctrl_tcon9_comb_shift                                     (0)
#define  EPI_EPI_TCON9_Ctrl_tcon9_across_ctrl3_reset_mask                        (0x00000800)
#define  EPI_EPI_TCON9_Ctrl_tcon9_mode_mask                                      (0x00000700)
#define  EPI_EPI_TCON9_Ctrl_tcon9_en_mask                                        (0x00000080)
#define  EPI_EPI_TCON9_Ctrl_tcon9_inv_mask                                       (0x00000040)
#define  EPI_EPI_TCON9_Ctrl_tcon9_frame_tog_en_mask                              (0x00000008)
#define  EPI_EPI_TCON9_Ctrl_tcon9_comb_mask                                      (0x00000007)
#define  EPI_EPI_TCON9_Ctrl_tcon9_across_ctrl3_reset(data)                       (0x00000800&((data)<<11))
#define  EPI_EPI_TCON9_Ctrl_tcon9_mode(data)                                     (0x00000700&((data)<<8))
#define  EPI_EPI_TCON9_Ctrl_tcon9_en(data)                                       (0x00000080&((data)<<7))
#define  EPI_EPI_TCON9_Ctrl_tcon9_inv(data)                                      (0x00000040&((data)<<6))
#define  EPI_EPI_TCON9_Ctrl_tcon9_frame_tog_en(data)                             (0x00000008&((data)<<3))
#define  EPI_EPI_TCON9_Ctrl_tcon9_comb(data)                                     (0x00000007&(data))
#define  EPI_EPI_TCON9_Ctrl_get_tcon9_across_ctrl3_reset(data)                   ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON9_Ctrl_get_tcon9_mode(data)                                 ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON9_Ctrl_get_tcon9_en(data)                                   ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON9_Ctrl_get_tcon9_inv(data)                                  ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON9_Ctrl_get_tcon9_frame_tog_en(data)                         ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON9_Ctrl_get_tcon9_comb(data)                                 (0x00000007&(data))

#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3                                      0x18026938
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_reg_addr                             "0xB8026938"
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_reg                                  0xB8026938
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_inst_addr                            "0x01AF"
#define  set_EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_reg                              (*((volatile unsigned int*)EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_across_frame_int_shift         (28)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_across_ctrl3_rp_shift          (16)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_hl_num_shift                   (12)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_across_ctrl3_hp_shift          (0)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_across_frame_int_mask          (0x10000000)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_across_ctrl3_rp_mask           (0x0FFF0000)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_hl_num_mask                    (0x0000F000)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_across_ctrl3_hp_mask           (0x00000FFF)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_across_frame_int(data)         (0x10000000&((data)<<28))
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_across_ctrl3_rp(data)          (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_hl_num(data)                   (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_tcon9_across_ctrl3_hp(data)          (0x00000FFF&(data))
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_get_tcon9_across_frame_int(data)     ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_get_tcon9_across_ctrl3_rp(data)      ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_get_tcon9_hl_num(data)               ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON9_ACROSS_LINE_CONTROL3_get_tcon9_across_ctrl3_hp(data)      (0x00000FFF&(data))

#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL                                      0x1802693C
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_reg_addr                             "0xB802693C"
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_reg                                  0xB802693C
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_inst_addr                            "0x01B0"
#define  set_EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_reg(data)                        (*((volatile unsigned int*)EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_reg                              (*((volatile unsigned int*)EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_tcon9_frame_offset_shift             (16)
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_tcon9_frame_period_shift             (0)
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_tcon9_frame_offset_mask              (0x0FFF0000)
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_tcon9_frame_period_mask              (0x00000FFF)
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_tcon9_frame_offset(data)             (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_tcon9_frame_period(data)             (0x00000FFF&(data))
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_get_tcon9_frame_offset(data)         ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON9_ACROSS_FRAME_CONTROL_get_tcon9_frame_period(data)         (0x00000FFF&(data))

#define  EPI_EPI_TCON9_FRAME_HL_CONTROL                                          0x18026940
#define  EPI_EPI_TCON9_FRAME_HL_CONTROL_reg_addr                                 "0xB8026940"
#define  EPI_EPI_TCON9_FRAME_HL_CONTROL_reg                                      0xB8026940
#define  EPI_EPI_TCON9_FRAME_HL_CONTROL_inst_addr                                "0x01B1"
#define  set_EPI_EPI_TCON9_FRAME_HL_CONTROL_reg(data)                            (*((volatile unsigned int*)EPI_EPI_TCON9_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON9_FRAME_HL_CONTROL_reg                                  (*((volatile unsigned int*)EPI_EPI_TCON9_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON9_FRAME_HL_CONTROL_tcon9_hl_shift                           (16)
#define  EPI_EPI_TCON9_FRAME_HL_CONTROL_tcon9_hl_mask                            (0xFFFF0000)
#define  EPI_EPI_TCON9_FRAME_HL_CONTROL_tcon9_hl(data)                           (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON9_FRAME_HL_CONTROL_get_tcon9_hl(data)                       ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON9_H_OFFSET_SHIFT                                            0x18026944
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_reg_addr                                   "0xB8026944"
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_reg                                        0xB8026944
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_inst_addr                                  "0x01B2"
#define  set_EPI_EPI_TCON9_H_OFFSET_SHIFT_reg(data)                              (*((volatile unsigned int*)EPI_EPI_TCON9_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON9_H_OFFSET_SHIFT_reg                                    (*((volatile unsigned int*)EPI_EPI_TCON9_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_tcon9_hoffset_shift_en_shift               (18)
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_tcon9_hoffset_shift_thd_shift              (6)
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_tcon9_hoffset_shift_value_shift            (0)
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_tcon9_hoffset_shift_en_mask                (0x00040000)
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_tcon9_hoffset_shift_thd_mask               (0x0003FFC0)
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_tcon9_hoffset_shift_value_mask             (0x0000003F)
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_tcon9_hoffset_shift_en(data)               (0x00040000&((data)<<18))
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_tcon9_hoffset_shift_thd(data)              (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_tcon9_hoffset_shift_value(data)            (0x0000003F&(data))
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_get_tcon9_hoffset_shift_en(data)           ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_get_tcon9_hoffset_shift_thd(data)          ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON9_H_OFFSET_SHIFT_get_tcon9_hoffset_shift_value(data)        (0x0000003F&(data))

#define  EPI_EPI_TCON10_HSE                                                      0x18026948
#define  EPI_EPI_TCON10_HSE_reg_addr                                             "0xB8026948"
#define  EPI_EPI_TCON10_HSE_reg                                                  0xB8026948
#define  EPI_EPI_TCON10_HSE_inst_addr                                            "0x01B3"
#define  set_EPI_EPI_TCON10_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON10_HSE_reg)=data)
#define  get_EPI_EPI_TCON10_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON10_HSE_reg))
#define  EPI_EPI_TCON10_HSE_dummy_10_shift                                       (31)
#define  EPI_EPI_TCON10_HSE_tcon10_hstart_shift                                  (16)
#define  EPI_EPI_TCON10_HSE_tcon10_hend_shift                                    (0)
#define  EPI_EPI_TCON10_HSE_dummy_10_mask                                        (0x80000000)
#define  EPI_EPI_TCON10_HSE_tcon10_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON10_HSE_tcon10_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON10_HSE_dummy_10(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON10_HSE_tcon10_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON10_HSE_tcon10_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON10_HSE_get_dummy_10(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON10_HSE_get_tcon10_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON10_HSE_get_tcon10_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON10_VSE                                                      0x1802694C
#define  EPI_EPI_TCON10_VSE_reg_addr                                             "0xB802694C"
#define  EPI_EPI_TCON10_VSE_reg                                                  0xB802694C
#define  EPI_EPI_TCON10_VSE_inst_addr                                            "0x01B4"
#define  set_EPI_EPI_TCON10_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON10_VSE_reg)=data)
#define  get_EPI_EPI_TCON10_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON10_VSE_reg))
#define  EPI_EPI_TCON10_VSE_tcon10_vstart_shift                                  (16)
#define  EPI_EPI_TCON10_VSE_tcon10_vend_shift                                    (0)
#define  EPI_EPI_TCON10_VSE_tcon10_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON10_VSE_tcon10_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON10_VSE_tcon10_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON10_VSE_tcon10_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON10_VSE_get_tcon10_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON10_VSE_get_tcon10_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON10_Ctrl                                                     0x18026950
#define  EPI_EPI_TCON10_Ctrl_reg_addr                                            "0xB8026950"
#define  EPI_EPI_TCON10_Ctrl_reg                                                 0xB8026950
#define  EPI_EPI_TCON10_Ctrl_inst_addr                                           "0x01B5"
#define  set_EPI_EPI_TCON10_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON10_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON10_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON10_Ctrl_reg))
#define  EPI_EPI_TCON10_Ctrl_tcon10_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON10_Ctrl_tcon10_mode_shift                                   (8)
#define  EPI_EPI_TCON10_Ctrl_tcon10_en_shift                                     (7)
#define  EPI_EPI_TCON10_Ctrl_tcon10_inv_shift                                    (6)
#define  EPI_EPI_TCON10_Ctrl_tcon10_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON10_Ctrl_tcon10_comb_shift                                   (0)
#define  EPI_EPI_TCON10_Ctrl_tcon10_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON10_Ctrl_tcon10_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON10_Ctrl_tcon10_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON10_Ctrl_tcon10_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON10_Ctrl_tcon10_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON10_Ctrl_tcon10_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON10_Ctrl_tcon10_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON10_Ctrl_tcon10_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON10_Ctrl_tcon10_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON10_Ctrl_tcon10_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON10_Ctrl_tcon10_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON10_Ctrl_tcon10_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON10_Ctrl_get_tcon10_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON10_Ctrl_get_tcon10_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON10_Ctrl_get_tcon10_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON10_Ctrl_get_tcon10_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON10_Ctrl_get_tcon10_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON10_Ctrl_get_tcon10_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3                                     0x18026954
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_reg_addr                            "0xB8026954"
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_reg                                 0xB8026954
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_inst_addr                           "0x01B6"
#define  set_EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_across_frame_int_shift       (28)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_hl_num_shift                 (12)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_tcon10_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_get_tcon10_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_get_tcon10_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_get_tcon10_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON10_ACROSS_LINE_CONTROL3_get_tcon10_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL                                     0x18026958
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_reg_addr                            "0xB8026958"
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_reg                                 0xB8026958
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_inst_addr                           "0x01B7"
#define  set_EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_tcon10_frame_offset_shift           (16)
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_tcon10_frame_period_shift           (0)
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_tcon10_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_tcon10_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_tcon10_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_tcon10_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_get_tcon10_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON10_ACROSS_FRAME_CONTROL_get_tcon10_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON10_FRAME_HL_CONTROL                                         0x1802695C
#define  EPI_EPI_TCON10_FRAME_HL_CONTROL_reg_addr                                "0xB802695C"
#define  EPI_EPI_TCON10_FRAME_HL_CONTROL_reg                                     0xB802695C
#define  EPI_EPI_TCON10_FRAME_HL_CONTROL_inst_addr                               "0x01B8"
#define  set_EPI_EPI_TCON10_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON10_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON10_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON10_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON10_FRAME_HL_CONTROL_tcon10_hl_shift                         (16)
#define  EPI_EPI_TCON10_FRAME_HL_CONTROL_tcon10_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON10_FRAME_HL_CONTROL_tcon10_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON10_FRAME_HL_CONTROL_get_tcon10_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON10_H_OFFSET_SHIFT                                           0x18026960
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_reg_addr                                  "0xB8026960"
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_reg                                       0xB8026960
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_inst_addr                                 "0x01B9"
#define  set_EPI_EPI_TCON10_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON10_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON10_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON10_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_tcon10_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_tcon10_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_tcon10_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_tcon10_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_tcon10_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_tcon10_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_tcon10_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_tcon10_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_tcon10_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_get_tcon10_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_get_tcon10_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON10_H_OFFSET_SHIFT_get_tcon10_hoffset_shift_value(data)      (0x0000003F&(data))

#define  EPI_EPI_TCON11_HSE                                                      0x18026964
#define  EPI_EPI_TCON11_HSE_reg_addr                                             "0xB8026964"
#define  EPI_EPI_TCON11_HSE_reg                                                  0xB8026964
#define  EPI_EPI_TCON11_HSE_inst_addr                                            "0x01BA"
#define  set_EPI_EPI_TCON11_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON11_HSE_reg)=data)
#define  get_EPI_EPI_TCON11_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON11_HSE_reg))
#define  EPI_EPI_TCON11_HSE_dummy_11_shift                                       (31)
#define  EPI_EPI_TCON11_HSE_tcon11_hstart_shift                                  (16)
#define  EPI_EPI_TCON11_HSE_tcon11_hend_shift                                    (0)
#define  EPI_EPI_TCON11_HSE_dummy_11_mask                                        (0x80000000)
#define  EPI_EPI_TCON11_HSE_tcon11_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON11_HSE_tcon11_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON11_HSE_dummy_11(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON11_HSE_tcon11_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON11_HSE_tcon11_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON11_HSE_get_dummy_11(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON11_HSE_get_tcon11_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON11_HSE_get_tcon11_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON11_VSE                                                      0x18026968
#define  EPI_EPI_TCON11_VSE_reg_addr                                             "0xB8026968"
#define  EPI_EPI_TCON11_VSE_reg                                                  0xB8026968
#define  EPI_EPI_TCON11_VSE_inst_addr                                            "0x01BB"
#define  set_EPI_EPI_TCON11_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON11_VSE_reg)=data)
#define  get_EPI_EPI_TCON11_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON11_VSE_reg))
#define  EPI_EPI_TCON11_VSE_tcon11_vstart_shift                                  (16)
#define  EPI_EPI_TCON11_VSE_tcon11_vend_shift                                    (0)
#define  EPI_EPI_TCON11_VSE_tcon11_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON11_VSE_tcon11_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON11_VSE_tcon11_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON11_VSE_tcon11_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON11_VSE_get_tcon11_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON11_VSE_get_tcon11_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON11_Ctrl                                                     0x1802696C
#define  EPI_EPI_TCON11_Ctrl_reg_addr                                            "0xB802696C"
#define  EPI_EPI_TCON11_Ctrl_reg                                                 0xB802696C
#define  EPI_EPI_TCON11_Ctrl_inst_addr                                           "0x01BC"
#define  set_EPI_EPI_TCON11_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON11_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON11_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON11_Ctrl_reg))
#define  EPI_EPI_TCON11_Ctrl_tcon11_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON11_Ctrl_tcon11_mode_shift                                   (8)
#define  EPI_EPI_TCON11_Ctrl_tcon11_en_shift                                     (7)
#define  EPI_EPI_TCON11_Ctrl_tcon11_inv_shift                                    (6)
#define  EPI_EPI_TCON11_Ctrl_tcon11_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON11_Ctrl_tcon11_comb_shift                                   (0)
#define  EPI_EPI_TCON11_Ctrl_tcon11_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON11_Ctrl_tcon11_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON11_Ctrl_tcon11_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON11_Ctrl_tcon11_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON11_Ctrl_tcon11_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON11_Ctrl_tcon11_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON11_Ctrl_tcon11_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON11_Ctrl_tcon11_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON11_Ctrl_tcon11_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON11_Ctrl_tcon11_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON11_Ctrl_tcon11_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON11_Ctrl_tcon11_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON11_Ctrl_get_tcon11_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON11_Ctrl_get_tcon11_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON11_Ctrl_get_tcon11_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON11_Ctrl_get_tcon11_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON11_Ctrl_get_tcon11_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON11_Ctrl_get_tcon11_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3                                     0x18026970
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_reg_addr                            "0xB8026970"
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_reg                                 0xB8026970
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_inst_addr                           "0x01BD"
#define  set_EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_across_frame_int_shift       (28)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_hl_num_shift                 (12)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_tcon11_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_get_tcon11_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_get_tcon11_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_get_tcon11_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON11_ACROSS_LINE_CONTROL3_get_tcon11_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL                                     0x18026974
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_reg_addr                            "0xB8026974"
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_reg                                 0xB8026974
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_inst_addr                           "0x01BE"
#define  set_EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_tcon11_frame_offset_shift           (16)
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_tcon11_frame_period_shift           (0)
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_tcon11_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_tcon11_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_tcon11_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_tcon11_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_get_tcon11_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON11_ACROSS_FRAME_CONTROL_get_tcon11_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON11_FRAME_HL_CONTROL                                         0x18026978
#define  EPI_EPI_TCON11_FRAME_HL_CONTROL_reg_addr                                "0xB8026978"
#define  EPI_EPI_TCON11_FRAME_HL_CONTROL_reg                                     0xB8026978
#define  EPI_EPI_TCON11_FRAME_HL_CONTROL_inst_addr                               "0x01BF"
#define  set_EPI_EPI_TCON11_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON11_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON11_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON11_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON11_FRAME_HL_CONTROL_tcon11_hl_shift                         (16)
#define  EPI_EPI_TCON11_FRAME_HL_CONTROL_tcon11_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON11_FRAME_HL_CONTROL_tcon11_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON11_FRAME_HL_CONTROL_get_tcon11_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON11_H_OFFSET_SHIFT                                           0x1802697C
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_reg_addr                                  "0xB802697C"
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_reg                                       0xB802697C
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_inst_addr                                 "0x01C0"
#define  set_EPI_EPI_TCON11_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON11_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON11_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON11_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_tcon11_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_tcon11_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_tcon11_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_tcon11_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_tcon11_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_tcon11_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_tcon11_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_tcon11_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_tcon11_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_get_tcon11_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_get_tcon11_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON11_H_OFFSET_SHIFT_get_tcon11_hoffset_shift_value(data)      (0x0000003F&(data))

#define  EPI_EPI_TCON12_HSE                                                      0x18026980
#define  EPI_EPI_TCON12_HSE_reg_addr                                             "0xB8026980"
#define  EPI_EPI_TCON12_HSE_reg                                                  0xB8026980
#define  EPI_EPI_TCON12_HSE_inst_addr                                            "0x01C1"
#define  set_EPI_EPI_TCON12_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON12_HSE_reg)=data)
#define  get_EPI_EPI_TCON12_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON12_HSE_reg))
#define  EPI_EPI_TCON12_HSE_dummy_12_shift                                       (31)
#define  EPI_EPI_TCON12_HSE_tcon12_hstart_shift                                  (16)
#define  EPI_EPI_TCON12_HSE_tcon12_hend_shift                                    (0)
#define  EPI_EPI_TCON12_HSE_dummy_12_mask                                        (0x80000000)
#define  EPI_EPI_TCON12_HSE_tcon12_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON12_HSE_tcon12_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON12_HSE_dummy_12(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON12_HSE_tcon12_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON12_HSE_tcon12_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON12_HSE_get_dummy_12(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON12_HSE_get_tcon12_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON12_HSE_get_tcon12_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON12_VSE                                                      0x18026984
#define  EPI_EPI_TCON12_VSE_reg_addr                                             "0xB8026984"
#define  EPI_EPI_TCON12_VSE_reg                                                  0xB8026984
#define  EPI_EPI_TCON12_VSE_inst_addr                                            "0x01C2"
#define  set_EPI_EPI_TCON12_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON12_VSE_reg)=data)
#define  get_EPI_EPI_TCON12_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON12_VSE_reg))
#define  EPI_EPI_TCON12_VSE_tcon12_vstart_shift                                  (16)
#define  EPI_EPI_TCON12_VSE_tcon12_vend_shift                                    (0)
#define  EPI_EPI_TCON12_VSE_tcon12_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON12_VSE_tcon12_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON12_VSE_tcon12_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON12_VSE_tcon12_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON12_VSE_get_tcon12_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON12_VSE_get_tcon12_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON12_Ctrl                                                     0x18026988
#define  EPI_EPI_TCON12_Ctrl_reg_addr                                            "0xB8026988"
#define  EPI_EPI_TCON12_Ctrl_reg                                                 0xB8026988
#define  EPI_EPI_TCON12_Ctrl_inst_addr                                           "0x01C3"
#define  set_EPI_EPI_TCON12_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON12_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON12_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON12_Ctrl_reg))
#define  EPI_EPI_TCON12_Ctrl_tcon12_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON12_Ctrl_tcon12_mode_shift                                   (8)
#define  EPI_EPI_TCON12_Ctrl_tcon12_en_shift                                     (7)
#define  EPI_EPI_TCON12_Ctrl_tcon12_inv_shift                                    (6)
#define  EPI_EPI_TCON12_Ctrl_tcon12_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON12_Ctrl_tcon12_comb_shift                                   (0)
#define  EPI_EPI_TCON12_Ctrl_tcon12_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON12_Ctrl_tcon12_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON12_Ctrl_tcon12_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON12_Ctrl_tcon12_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON12_Ctrl_tcon12_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON12_Ctrl_tcon12_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON12_Ctrl_tcon12_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON12_Ctrl_tcon12_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON12_Ctrl_tcon12_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON12_Ctrl_tcon12_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON12_Ctrl_tcon12_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON12_Ctrl_tcon12_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON12_Ctrl_get_tcon12_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON12_Ctrl_get_tcon12_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON12_Ctrl_get_tcon12_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON12_Ctrl_get_tcon12_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON12_Ctrl_get_tcon12_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON12_Ctrl_get_tcon12_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3                                     0x1802698C
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_reg_addr                            "0xB802698C"
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_reg                                 0xB802698C
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_inst_addr                           "0x01C4"
#define  set_EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_across_frame_int_shift       (28)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_hl_num_shift                 (12)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_tcon12_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_get_tcon12_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_get_tcon12_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_get_tcon12_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON12_ACROSS_LINE_CONTROL3_get_tcon12_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL                                     0x18026990
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_reg_addr                            "0xB8026990"
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_reg                                 0xB8026990
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_inst_addr                           "0x01C5"
#define  set_EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_tcon12_frame_offset_shift           (16)
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_tcon12_frame_period_shift           (0)
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_tcon12_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_tcon12_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_tcon12_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_tcon12_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_get_tcon12_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON12_ACROSS_FRAME_CONTROL_get_tcon12_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON12_FRAME_HL_CONTROL                                         0x18026994
#define  EPI_EPI_TCON12_FRAME_HL_CONTROL_reg_addr                                "0xB8026994"
#define  EPI_EPI_TCON12_FRAME_HL_CONTROL_reg                                     0xB8026994
#define  EPI_EPI_TCON12_FRAME_HL_CONTROL_inst_addr                               "0x01C6"
#define  set_EPI_EPI_TCON12_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON12_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON12_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON12_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON12_FRAME_HL_CONTROL_tcon12_hl_shift                         (16)
#define  EPI_EPI_TCON12_FRAME_HL_CONTROL_tcon12_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON12_FRAME_HL_CONTROL_tcon12_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON12_FRAME_HL_CONTROL_get_tcon12_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON12_H_OFFSET_SHIFT                                           0x18026998
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_reg_addr                                  "0xB8026998"
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_reg                                       0xB8026998
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_inst_addr                                 "0x01C7"
#define  set_EPI_EPI_TCON12_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON12_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON12_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON12_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_tcon12_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_tcon12_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_tcon12_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_tcon12_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_tcon12_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_tcon12_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_tcon12_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_tcon12_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_tcon12_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_get_tcon12_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_get_tcon12_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON12_H_OFFSET_SHIFT_get_tcon12_hoffset_shift_value(data)      (0x0000003F&(data))

#define  EPI_EPI_TCON13_HSE                                                      0x1802699C
#define  EPI_EPI_TCON13_HSE_reg_addr                                             "0xB802699C"
#define  EPI_EPI_TCON13_HSE_reg                                                  0xB802699C
#define  EPI_EPI_TCON13_HSE_inst_addr                                            "0x01C8"
#define  set_EPI_EPI_TCON13_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON13_HSE_reg)=data)
#define  get_EPI_EPI_TCON13_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON13_HSE_reg))
#define  EPI_EPI_TCON13_HSE_dummy_13_shift                                       (31)
#define  EPI_EPI_TCON13_HSE_tcon13_hstart_shift                                  (16)
#define  EPI_EPI_TCON13_HSE_tcon13_hend_shift                                    (0)
#define  EPI_EPI_TCON13_HSE_dummy_13_mask                                        (0x80000000)
#define  EPI_EPI_TCON13_HSE_tcon13_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON13_HSE_tcon13_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON13_HSE_dummy_13(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON13_HSE_tcon13_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON13_HSE_tcon13_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON13_HSE_get_dummy_13(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON13_HSE_get_tcon13_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON13_HSE_get_tcon13_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON13_VSE                                                      0x180269A0
#define  EPI_EPI_TCON13_VSE_reg_addr                                             "0xB80269A0"
#define  EPI_EPI_TCON13_VSE_reg                                                  0xB80269A0
#define  EPI_EPI_TCON13_VSE_inst_addr                                            "0x01C9"
#define  set_EPI_EPI_TCON13_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON13_VSE_reg)=data)
#define  get_EPI_EPI_TCON13_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON13_VSE_reg))
#define  EPI_EPI_TCON13_VSE_tcon13_vstart_shift                                  (16)
#define  EPI_EPI_TCON13_VSE_tcon13_vend_shift                                    (0)
#define  EPI_EPI_TCON13_VSE_tcon13_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON13_VSE_tcon13_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON13_VSE_tcon13_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON13_VSE_tcon13_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON13_VSE_get_tcon13_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON13_VSE_get_tcon13_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON13_Ctrl                                                     0x180269A4
#define  EPI_EPI_TCON13_Ctrl_reg_addr                                            "0xB80269A4"
#define  EPI_EPI_TCON13_Ctrl_reg                                                 0xB80269A4
#define  EPI_EPI_TCON13_Ctrl_inst_addr                                           "0x01CA"
#define  set_EPI_EPI_TCON13_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON13_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON13_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON13_Ctrl_reg))
#define  EPI_EPI_TCON13_Ctrl_tcon13_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON13_Ctrl_tcon13_mode_shift                                   (8)
#define  EPI_EPI_TCON13_Ctrl_tcon13_en_shift                                     (7)
#define  EPI_EPI_TCON13_Ctrl_tcon13_inv_shift                                    (6)
#define  EPI_EPI_TCON13_Ctrl_tcon13_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON13_Ctrl_tcon13_comb_shift                                   (0)
#define  EPI_EPI_TCON13_Ctrl_tcon13_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON13_Ctrl_tcon13_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON13_Ctrl_tcon13_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON13_Ctrl_tcon13_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON13_Ctrl_tcon13_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON13_Ctrl_tcon13_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON13_Ctrl_tcon13_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON13_Ctrl_tcon13_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON13_Ctrl_tcon13_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON13_Ctrl_tcon13_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON13_Ctrl_tcon13_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON13_Ctrl_tcon13_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON13_Ctrl_get_tcon13_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON13_Ctrl_get_tcon13_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON13_Ctrl_get_tcon13_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON13_Ctrl_get_tcon13_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON13_Ctrl_get_tcon13_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON13_Ctrl_get_tcon13_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3                                     0x180269A8
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_reg_addr                            "0xB80269A8"
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_reg                                 0xB80269A8
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_inst_addr                           "0x01CB"
#define  set_EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_across_frame_int_shift       (28)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_hl_num_shift                 (12)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_tcon13_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_get_tcon13_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_get_tcon13_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_get_tcon13_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON13_ACROSS_LINE_CONTROL3_get_tcon13_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL                                     0x180269AC
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_reg_addr                            "0xB80269AC"
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_reg                                 0xB80269AC
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_inst_addr                           "0x01CC"
#define  set_EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_tcon13_frame_offset_shift           (16)
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_tcon13_frame_period_shift           (0)
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_tcon13_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_tcon13_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_tcon13_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_tcon13_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_get_tcon13_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON13_ACROSS_FRAME_CONTROL_get_tcon13_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON13_FRAME_HL_CONTROL                                         0x180269B0
#define  EPI_EPI_TCON13_FRAME_HL_CONTROL_reg_addr                                "0xB80269B0"
#define  EPI_EPI_TCON13_FRAME_HL_CONTROL_reg                                     0xB80269B0
#define  EPI_EPI_TCON13_FRAME_HL_CONTROL_inst_addr                               "0x01CD"
#define  set_EPI_EPI_TCON13_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON13_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON13_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON13_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON13_FRAME_HL_CONTROL_tcon13_hl_shift                         (16)
#define  EPI_EPI_TCON13_FRAME_HL_CONTROL_tcon13_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON13_FRAME_HL_CONTROL_tcon13_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON13_FRAME_HL_CONTROL_get_tcon13_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON13_H_OFFSET_SHIFT                                           0x180269B4
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_reg_addr                                  "0xB80269B4"
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_reg                                       0xB80269B4
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_inst_addr                                 "0x01CE"
#define  set_EPI_EPI_TCON13_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON13_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON13_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON13_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_tcon13_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_tcon13_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_tcon13_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_tcon13_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_tcon13_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_tcon13_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_tcon13_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_tcon13_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_tcon13_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_get_tcon13_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_get_tcon13_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON13_H_OFFSET_SHIFT_get_tcon13_hoffset_shift_value(data)      (0x0000003F&(data))

#define  EPI_EPI_TCON14_HSE                                                      0x180269B8
#define  EPI_EPI_TCON14_HSE_reg_addr                                             "0xB80269B8"
#define  EPI_EPI_TCON14_HSE_reg                                                  0xB80269B8
#define  EPI_EPI_TCON14_HSE_inst_addr                                            "0x01CF"
#define  set_EPI_EPI_TCON14_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON14_HSE_reg)=data)
#define  get_EPI_EPI_TCON14_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON14_HSE_reg))
#define  EPI_EPI_TCON14_HSE_dummy_14_shift                                       (31)
#define  EPI_EPI_TCON14_HSE_tcon14_hstart_shift                                  (16)
#define  EPI_EPI_TCON14_HSE_tcon14_hend_shift                                    (0)
#define  EPI_EPI_TCON14_HSE_dummy_14_mask                                        (0x80000000)
#define  EPI_EPI_TCON14_HSE_tcon14_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON14_HSE_tcon14_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON14_HSE_dummy_14(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON14_HSE_tcon14_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON14_HSE_tcon14_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON14_HSE_get_dummy_14(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON14_HSE_get_tcon14_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON14_HSE_get_tcon14_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON14_VSE                                                      0x180269BC
#define  EPI_EPI_TCON14_VSE_reg_addr                                             "0xB80269BC"
#define  EPI_EPI_TCON14_VSE_reg                                                  0xB80269BC
#define  EPI_EPI_TCON14_VSE_inst_addr                                            "0x01D0"
#define  set_EPI_EPI_TCON14_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON14_VSE_reg)=data)
#define  get_EPI_EPI_TCON14_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON14_VSE_reg))
#define  EPI_EPI_TCON14_VSE_tcon14_vstart_shift                                  (16)
#define  EPI_EPI_TCON14_VSE_tcon14_vend_shift                                    (0)
#define  EPI_EPI_TCON14_VSE_tcon14_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON14_VSE_tcon14_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON14_VSE_tcon14_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON14_VSE_tcon14_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON14_VSE_get_tcon14_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON14_VSE_get_tcon14_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON14_Ctrl                                                     0x180269C0
#define  EPI_EPI_TCON14_Ctrl_reg_addr                                            "0xB80269C0"
#define  EPI_EPI_TCON14_Ctrl_reg                                                 0xB80269C0
#define  EPI_EPI_TCON14_Ctrl_inst_addr                                           "0x01D1"
#define  set_EPI_EPI_TCON14_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON14_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON14_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON14_Ctrl_reg))
#define  EPI_EPI_TCON14_Ctrl_tcon14_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON14_Ctrl_tcon14_mode_shift                                   (8)
#define  EPI_EPI_TCON14_Ctrl_tcon14_en_shift                                     (7)
#define  EPI_EPI_TCON14_Ctrl_tcon14_inv_shift                                    (6)
#define  EPI_EPI_TCON14_Ctrl_tcon14_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON14_Ctrl_tcon14_comb_shift                                   (0)
#define  EPI_EPI_TCON14_Ctrl_tcon14_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON14_Ctrl_tcon14_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON14_Ctrl_tcon14_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON14_Ctrl_tcon14_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON14_Ctrl_tcon14_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON14_Ctrl_tcon14_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON14_Ctrl_tcon14_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON14_Ctrl_tcon14_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON14_Ctrl_tcon14_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON14_Ctrl_tcon14_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON14_Ctrl_tcon14_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON14_Ctrl_tcon14_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON14_Ctrl_get_tcon14_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON14_Ctrl_get_tcon14_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON14_Ctrl_get_tcon14_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON14_Ctrl_get_tcon14_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON14_Ctrl_get_tcon14_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON14_Ctrl_get_tcon14_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3                                     0x180269C4
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_reg_addr                            "0xB80269C4"
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_reg                                 0xB80269C4
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_inst_addr                           "0x01D2"
#define  set_EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_across_frame_int_shift       (28)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_hl_num_shift                 (12)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_tcon14_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_get_tcon14_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_get_tcon14_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_get_tcon14_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON14_ACROSS_LINE_CONTROL3_get_tcon14_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL                                     0x180269C8
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_reg_addr                            "0xB80269C8"
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_reg                                 0xB80269C8
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_inst_addr                           "0x01D3"
#define  set_EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_tcon14_frame_offset_shift           (16)
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_tcon14_frame_period_shift           (0)
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_tcon14_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_tcon14_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_tcon14_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_tcon14_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_get_tcon14_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON14_ACROSS_FRAME_CONTROL_get_tcon14_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON14_FRAME_HL_CONTROL                                         0x180269CC
#define  EPI_EPI_TCON14_FRAME_HL_CONTROL_reg_addr                                "0xB80269CC"
#define  EPI_EPI_TCON14_FRAME_HL_CONTROL_reg                                     0xB80269CC
#define  EPI_EPI_TCON14_FRAME_HL_CONTROL_inst_addr                               "0x01D4"
#define  set_EPI_EPI_TCON14_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON14_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON14_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON14_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON14_FRAME_HL_CONTROL_tcon14_hl_shift                         (16)
#define  EPI_EPI_TCON14_FRAME_HL_CONTROL_tcon14_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON14_FRAME_HL_CONTROL_tcon14_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON14_FRAME_HL_CONTROL_get_tcon14_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON14_H_OFFSET_SHIFT                                           0x180269D0
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_reg_addr                                  "0xB80269D0"
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_reg                                       0xB80269D0
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_inst_addr                                 "0x01D5"
#define  set_EPI_EPI_TCON14_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON14_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON14_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON14_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_tcon14_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_tcon14_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_tcon14_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_tcon14_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_tcon14_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_tcon14_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_tcon14_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_tcon14_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_tcon14_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_get_tcon14_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_get_tcon14_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON14_H_OFFSET_SHIFT_get_tcon14_hoffset_shift_value(data)      (0x0000003F&(data))

#define  EPI_EPI_TCON15_HSE                                                      0x180269D4
#define  EPI_EPI_TCON15_HSE_reg_addr                                             "0xB80269D4"
#define  EPI_EPI_TCON15_HSE_reg                                                  0xB80269D4
#define  EPI_EPI_TCON15_HSE_inst_addr                                            "0x01D6"
#define  set_EPI_EPI_TCON15_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON15_HSE_reg)=data)
#define  get_EPI_EPI_TCON15_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON15_HSE_reg))
#define  EPI_EPI_TCON15_HSE_dummy_15_shift                                       (31)
#define  EPI_EPI_TCON15_HSE_tcon15_hstart_shift                                  (16)
#define  EPI_EPI_TCON15_HSE_tcon15_hend_shift                                    (0)
#define  EPI_EPI_TCON15_HSE_dummy_15_mask                                        (0x80000000)
#define  EPI_EPI_TCON15_HSE_tcon15_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON15_HSE_tcon15_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON15_HSE_dummy_15(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON15_HSE_tcon15_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON15_HSE_tcon15_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON15_HSE_get_dummy_15(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON15_HSE_get_tcon15_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON15_HSE_get_tcon15_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON15_VSE                                                      0x180269D8
#define  EPI_EPI_TCON15_VSE_reg_addr                                             "0xB80269D8"
#define  EPI_EPI_TCON15_VSE_reg                                                  0xB80269D8
#define  EPI_EPI_TCON15_VSE_inst_addr                                            "0x01D7"
#define  set_EPI_EPI_TCON15_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON15_VSE_reg)=data)
#define  get_EPI_EPI_TCON15_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON15_VSE_reg))
#define  EPI_EPI_TCON15_VSE_tcon15_vstart_shift                                  (16)
#define  EPI_EPI_TCON15_VSE_tcon15_vend_shift                                    (0)
#define  EPI_EPI_TCON15_VSE_tcon15_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON15_VSE_tcon15_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON15_VSE_tcon15_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON15_VSE_tcon15_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON15_VSE_get_tcon15_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON15_VSE_get_tcon15_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON15_Ctrl                                                     0x180269DC
#define  EPI_EPI_TCON15_Ctrl_reg_addr                                            "0xB80269DC"
#define  EPI_EPI_TCON15_Ctrl_reg                                                 0xB80269DC
#define  EPI_EPI_TCON15_Ctrl_inst_addr                                           "0x01D8"
#define  set_EPI_EPI_TCON15_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON15_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON15_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON15_Ctrl_reg))
#define  EPI_EPI_TCON15_Ctrl_tcon15_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON15_Ctrl_tcon15_mode_shift                                   (8)
#define  EPI_EPI_TCON15_Ctrl_tcon15_en_shift                                     (7)
#define  EPI_EPI_TCON15_Ctrl_tcon15_inv_shift                                    (6)
#define  EPI_EPI_TCON15_Ctrl_tcon15_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON15_Ctrl_tcon15_comb_shift                                   (0)
#define  EPI_EPI_TCON15_Ctrl_tcon15_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON15_Ctrl_tcon15_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON15_Ctrl_tcon15_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON15_Ctrl_tcon15_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON15_Ctrl_tcon15_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON15_Ctrl_tcon15_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON15_Ctrl_tcon15_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON15_Ctrl_tcon15_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON15_Ctrl_tcon15_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON15_Ctrl_tcon15_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON15_Ctrl_tcon15_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON15_Ctrl_tcon15_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON15_Ctrl_get_tcon15_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON15_Ctrl_get_tcon15_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON15_Ctrl_get_tcon15_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON15_Ctrl_get_tcon15_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON15_Ctrl_get_tcon15_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON15_Ctrl_get_tcon15_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3                                     0x180269E0
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_reg_addr                            "0xB80269E0"
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_reg                                 0xB80269E0
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_inst_addr                           "0x01D9"
#define  set_EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_across_frame_int_shift       (28)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_hl_num_shift                 (12)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_tcon15_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_get_tcon15_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_get_tcon15_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_get_tcon15_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON15_ACROSS_LINE_CONTROL3_get_tcon15_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL                                     0x180269E4
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_reg_addr                            "0xB80269E4"
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_reg                                 0xB80269E4
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_inst_addr                           "0x01DA"
#define  set_EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_tcon15_frame_offset_shift           (16)
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_tcon15_frame_period_shift           (0)
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_tcon15_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_tcon15_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_tcon15_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_tcon15_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_get_tcon15_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON15_ACROSS_FRAME_CONTROL_get_tcon15_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON15_FRAME_HL_CONTROL                                         0x180269E8
#define  EPI_EPI_TCON15_FRAME_HL_CONTROL_reg_addr                                "0xB80269E8"
#define  EPI_EPI_TCON15_FRAME_HL_CONTROL_reg                                     0xB80269E8
#define  EPI_EPI_TCON15_FRAME_HL_CONTROL_inst_addr                               "0x01DB"
#define  set_EPI_EPI_TCON15_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON15_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON15_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON15_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON15_FRAME_HL_CONTROL_tcon15_hl_shift                         (16)
#define  EPI_EPI_TCON15_FRAME_HL_CONTROL_tcon15_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON15_FRAME_HL_CONTROL_tcon15_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON15_FRAME_HL_CONTROL_get_tcon15_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON15_H_OFFSET_SHIFT                                           0x180269EC
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_reg_addr                                  "0xB80269EC"
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_reg                                       0xB80269EC
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_inst_addr                                 "0x01DC"
#define  set_EPI_EPI_TCON15_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON15_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON15_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON15_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_tcon15_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_tcon15_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_tcon15_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_tcon15_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_tcon15_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_tcon15_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_tcon15_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_tcon15_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_tcon15_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_get_tcon15_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_get_tcon15_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON15_H_OFFSET_SHIFT_get_tcon15_hoffset_shift_value(data)      (0x0000003F&(data))

#define  EPI_EPI_TCON16_HSE                                                      0x180269F0
#define  EPI_EPI_TCON16_HSE_reg_addr                                             "0xB80269F0"
#define  EPI_EPI_TCON16_HSE_reg                                                  0xB80269F0
#define  EPI_EPI_TCON16_HSE_inst_addr                                            "0x01DD"
#define  set_EPI_EPI_TCON16_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON16_HSE_reg)=data)
#define  get_EPI_EPI_TCON16_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON16_HSE_reg))
#define  EPI_EPI_TCON16_HSE_dummy_16_shift                                       (31)
#define  EPI_EPI_TCON16_HSE_tcon16_hstart_shift                                  (16)
#define  EPI_EPI_TCON16_HSE_tcon16_hend_shift                                    (0)
#define  EPI_EPI_TCON16_HSE_dummy_16_mask                                        (0x80000000)
#define  EPI_EPI_TCON16_HSE_tcon16_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON16_HSE_tcon16_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON16_HSE_dummy_16(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON16_HSE_tcon16_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON16_HSE_tcon16_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON16_HSE_get_dummy_16(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON16_HSE_get_tcon16_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON16_HSE_get_tcon16_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON16_VSE                                                      0x180269F4
#define  EPI_EPI_TCON16_VSE_reg_addr                                             "0xB80269F4"
#define  EPI_EPI_TCON16_VSE_reg                                                  0xB80269F4
#define  EPI_EPI_TCON16_VSE_inst_addr                                            "0x01DE"
#define  set_EPI_EPI_TCON16_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON16_VSE_reg)=data)
#define  get_EPI_EPI_TCON16_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON16_VSE_reg))
#define  EPI_EPI_TCON16_VSE_tcon16_vstart_shift                                  (16)
#define  EPI_EPI_TCON16_VSE_tcon16_vend_shift                                    (0)
#define  EPI_EPI_TCON16_VSE_tcon16_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON16_VSE_tcon16_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON16_VSE_tcon16_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON16_VSE_tcon16_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON16_VSE_get_tcon16_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON16_VSE_get_tcon16_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON16_Ctrl                                                     0x180269F8
#define  EPI_EPI_TCON16_Ctrl_reg_addr                                            "0xB80269F8"
#define  EPI_EPI_TCON16_Ctrl_reg                                                 0xB80269F8
#define  EPI_EPI_TCON16_Ctrl_inst_addr                                           "0x01DF"
#define  set_EPI_EPI_TCON16_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON16_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON16_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON16_Ctrl_reg))
#define  EPI_EPI_TCON16_Ctrl_tcon16_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON16_Ctrl_tcon16_mode_shift                                   (8)
#define  EPI_EPI_TCON16_Ctrl_tcon16_en_shift                                     (7)
#define  EPI_EPI_TCON16_Ctrl_tcon16_inv_shift                                    (6)
#define  EPI_EPI_TCON16_Ctrl_tcon16_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON16_Ctrl_tcon16_comb_shift                                   (0)
#define  EPI_EPI_TCON16_Ctrl_tcon16_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON16_Ctrl_tcon16_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON16_Ctrl_tcon16_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON16_Ctrl_tcon16_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON16_Ctrl_tcon16_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON16_Ctrl_tcon16_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON16_Ctrl_tcon16_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON16_Ctrl_tcon16_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON16_Ctrl_tcon16_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON16_Ctrl_tcon16_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON16_Ctrl_tcon16_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON16_Ctrl_tcon16_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON16_Ctrl_get_tcon16_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON16_Ctrl_get_tcon16_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON16_Ctrl_get_tcon16_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON16_Ctrl_get_tcon16_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON16_Ctrl_get_tcon16_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON16_Ctrl_get_tcon16_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3                                     0x180269FC
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_reg_addr                            "0xB80269FC"
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_reg                                 0xB80269FC
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_inst_addr                           "0x01E0"
#define  set_EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_across_frame_int_shift       (28)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_hl_num_shift                 (12)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_tcon16_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_get_tcon16_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_get_tcon16_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_get_tcon16_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON16_ACROSS_LINE_CONTROL3_get_tcon16_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL                                     0x18026A00
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_reg_addr                            "0xB8026A00"
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_reg                                 0xB8026A00
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_inst_addr                           "0x01E1"
#define  set_EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_tcon16_frame_offset_shift           (16)
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_tcon16_frame_period_shift           (0)
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_tcon16_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_tcon16_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_tcon16_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_tcon16_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_get_tcon16_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON16_ACROSS_FRAME_CONTROL_get_tcon16_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON16_FRAME_HL_CONTROL                                         0x18026A04
#define  EPI_EPI_TCON16_FRAME_HL_CONTROL_reg_addr                                "0xB8026A04"
#define  EPI_EPI_TCON16_FRAME_HL_CONTROL_reg                                     0xB8026A04
#define  EPI_EPI_TCON16_FRAME_HL_CONTROL_inst_addr                               "0x01E2"
#define  set_EPI_EPI_TCON16_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON16_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON16_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON16_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON16_FRAME_HL_CONTROL_tcon16_hl_shift                         (16)
#define  EPI_EPI_TCON16_FRAME_HL_CONTROL_tcon16_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON16_FRAME_HL_CONTROL_tcon16_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON16_FRAME_HL_CONTROL_get_tcon16_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON16_H_OFFSET_SHIFT                                           0x18026A08
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_reg_addr                                  "0xB8026A08"
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_reg                                       0xB8026A08
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_inst_addr                                 "0x01E3"
#define  set_EPI_EPI_TCON16_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON16_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON16_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON16_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_tcon16_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_tcon16_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_tcon16_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_tcon16_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_tcon16_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_tcon16_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_tcon16_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_tcon16_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_tcon16_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_get_tcon16_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_get_tcon16_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON16_H_OFFSET_SHIFT_get_tcon16_hoffset_shift_value(data)      (0x0000003F&(data))

#define  EPI_EPI_TCON17_HSE                                                      0x18026A0C
#define  EPI_EPI_TCON17_HSE_reg_addr                                             "0xB8026A0C"
#define  EPI_EPI_TCON17_HSE_reg                                                  0xB8026A0C
#define  EPI_EPI_TCON17_HSE_inst_addr                                            "0x01E4"
#define  set_EPI_EPI_TCON17_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON17_HSE_reg)=data)
#define  get_EPI_EPI_TCON17_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON17_HSE_reg))
#define  EPI_EPI_TCON17_HSE_dummy_17_shift                                       (31)
#define  EPI_EPI_TCON17_HSE_tcon17_hstart_shift                                  (16)
#define  EPI_EPI_TCON17_HSE_tcon17_hend_shift                                    (0)
#define  EPI_EPI_TCON17_HSE_dummy_17_mask                                        (0x80000000)
#define  EPI_EPI_TCON17_HSE_tcon17_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON17_HSE_tcon17_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON17_HSE_dummy_17(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON17_HSE_tcon17_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON17_HSE_tcon17_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON17_HSE_get_dummy_17(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON17_HSE_get_tcon17_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON17_HSE_get_tcon17_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON17_VSE                                                      0x18026A10
#define  EPI_EPI_TCON17_VSE_reg_addr                                             "0xB8026A10"
#define  EPI_EPI_TCON17_VSE_reg                                                  0xB8026A10
#define  EPI_EPI_TCON17_VSE_inst_addr                                            "0x01E5"
#define  set_EPI_EPI_TCON17_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON17_VSE_reg)=data)
#define  get_EPI_EPI_TCON17_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON17_VSE_reg))
#define  EPI_EPI_TCON17_VSE_tcon17_vstart_shift                                  (16)
#define  EPI_EPI_TCON17_VSE_tcon17_vend_shift                                    (0)
#define  EPI_EPI_TCON17_VSE_tcon17_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON17_VSE_tcon17_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON17_VSE_tcon17_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON17_VSE_tcon17_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON17_VSE_get_tcon17_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON17_VSE_get_tcon17_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON17_Ctrl                                                     0x18026A14
#define  EPI_EPI_TCON17_Ctrl_reg_addr                                            "0xB8026A14"
#define  EPI_EPI_TCON17_Ctrl_reg                                                 0xB8026A14
#define  EPI_EPI_TCON17_Ctrl_inst_addr                                           "0x01E6"
#define  set_EPI_EPI_TCON17_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON17_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON17_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON17_Ctrl_reg))
#define  EPI_EPI_TCON17_Ctrl_tcon17_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON17_Ctrl_tcon17_mode_shift                                   (8)
#define  EPI_EPI_TCON17_Ctrl_tcon17_en_shift                                     (7)
#define  EPI_EPI_TCON17_Ctrl_tcon17_inv_shift                                    (6)
#define  EPI_EPI_TCON17_Ctrl_tcon17_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON17_Ctrl_tcon17_comb_shift                                   (0)
#define  EPI_EPI_TCON17_Ctrl_tcon17_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON17_Ctrl_tcon17_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON17_Ctrl_tcon17_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON17_Ctrl_tcon17_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON17_Ctrl_tcon17_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON17_Ctrl_tcon17_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON17_Ctrl_tcon17_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON17_Ctrl_tcon17_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON17_Ctrl_tcon17_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON17_Ctrl_tcon17_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON17_Ctrl_tcon17_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON17_Ctrl_tcon17_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON17_Ctrl_get_tcon17_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON17_Ctrl_get_tcon17_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON17_Ctrl_get_tcon17_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON17_Ctrl_get_tcon17_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON17_Ctrl_get_tcon17_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON17_Ctrl_get_tcon17_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3                                     0x18026A18
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_reg_addr                            "0xB8026A18"
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_reg                                 0xB8026A18
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_inst_addr                           "0x01E7"
#define  set_EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_across_frame_int_shift       (28)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_hl_num_shift                 (12)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_tcon17_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_get_tcon17_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_get_tcon17_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_get_tcon17_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON17_ACROSS_LINE_CONTROL3_get_tcon17_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL                                     0x18026A1C
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_reg_addr                            "0xB8026A1C"
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_reg                                 0xB8026A1C
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_inst_addr                           "0x01E8"
#define  set_EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_tcon17_frame_offset_shift           (16)
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_tcon17_frame_period_shift           (0)
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_tcon17_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_tcon17_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_tcon17_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_tcon17_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_get_tcon17_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON17_ACROSS_FRAME_CONTROL_get_tcon17_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON17_FRAME_HL_CONTROL                                         0x18026A20
#define  EPI_EPI_TCON17_FRAME_HL_CONTROL_reg_addr                                "0xB8026A20"
#define  EPI_EPI_TCON17_FRAME_HL_CONTROL_reg                                     0xB8026A20
#define  EPI_EPI_TCON17_FRAME_HL_CONTROL_inst_addr                               "0x01E9"
#define  set_EPI_EPI_TCON17_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON17_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON17_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON17_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON17_FRAME_HL_CONTROL_tcon17_hl_shift                         (16)
#define  EPI_EPI_TCON17_FRAME_HL_CONTROL_tcon17_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON17_FRAME_HL_CONTROL_tcon17_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON17_FRAME_HL_CONTROL_get_tcon17_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON17_H_OFFSET_SHIFT                                           0x18026A24
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_reg_addr                                  "0xB8026A24"
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_reg                                       0xB8026A24
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_inst_addr                                 "0x01EA"
#define  set_EPI_EPI_TCON17_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON17_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON17_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON17_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_tcon17_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_tcon17_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_tcon17_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_tcon17_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_tcon17_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_tcon17_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_tcon17_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_tcon17_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_tcon17_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_get_tcon17_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_get_tcon17_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON17_H_OFFSET_SHIFT_get_tcon17_hoffset_shift_value(data)      (0x0000003F&(data))

#define  EPI_EPI_TCON18_HSE                                                      0x18026A28
#define  EPI_EPI_TCON18_HSE_reg_addr                                             "0xB8026A28"
#define  EPI_EPI_TCON18_HSE_reg                                                  0xB8026A28
#define  EPI_EPI_TCON18_HSE_inst_addr                                            "0x01EB"
#define  set_EPI_EPI_TCON18_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON18_HSE_reg)=data)
#define  get_EPI_EPI_TCON18_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON18_HSE_reg))
#define  EPI_EPI_TCON18_HSE_dummy_18_shift                                       (31)
#define  EPI_EPI_TCON18_HSE_tcon18_hstart_shift                                  (16)
#define  EPI_EPI_TCON18_HSE_tcon18_hend_shift                                    (0)
#define  EPI_EPI_TCON18_HSE_dummy_18_mask                                        (0x80000000)
#define  EPI_EPI_TCON18_HSE_tcon18_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON18_HSE_tcon18_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON18_HSE_dummy_18(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON18_HSE_tcon18_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON18_HSE_tcon18_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON18_HSE_get_dummy_18(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON18_HSE_get_tcon18_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON18_HSE_get_tcon18_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON18_VSE                                                      0x18026A2C
#define  EPI_EPI_TCON18_VSE_reg_addr                                             "0xB8026A2C"
#define  EPI_EPI_TCON18_VSE_reg                                                  0xB8026A2C
#define  EPI_EPI_TCON18_VSE_inst_addr                                            "0x01EC"
#define  set_EPI_EPI_TCON18_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON18_VSE_reg)=data)
#define  get_EPI_EPI_TCON18_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON18_VSE_reg))
#define  EPI_EPI_TCON18_VSE_tcon18_vstart_shift                                  (16)
#define  EPI_EPI_TCON18_VSE_tcon18_vend_shift                                    (0)
#define  EPI_EPI_TCON18_VSE_tcon18_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON18_VSE_tcon18_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON18_VSE_tcon18_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON18_VSE_tcon18_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON18_VSE_get_tcon18_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON18_VSE_get_tcon18_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON18_Ctrl                                                     0x18026A30
#define  EPI_EPI_TCON18_Ctrl_reg_addr                                            "0xB8026A30"
#define  EPI_EPI_TCON18_Ctrl_reg                                                 0xB8026A30
#define  EPI_EPI_TCON18_Ctrl_inst_addr                                           "0x01ED"
#define  set_EPI_EPI_TCON18_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON18_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON18_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON18_Ctrl_reg))
#define  EPI_EPI_TCON18_Ctrl_tcon18_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON18_Ctrl_tcon18_mode_shift                                   (8)
#define  EPI_EPI_TCON18_Ctrl_tcon18_en_shift                                     (7)
#define  EPI_EPI_TCON18_Ctrl_tcon18_inv_shift                                    (6)
#define  EPI_EPI_TCON18_Ctrl_tcon18_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON18_Ctrl_tcon18_comb_shift                                   (0)
#define  EPI_EPI_TCON18_Ctrl_tcon18_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON18_Ctrl_tcon18_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON18_Ctrl_tcon18_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON18_Ctrl_tcon18_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON18_Ctrl_tcon18_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON18_Ctrl_tcon18_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON18_Ctrl_tcon18_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON18_Ctrl_tcon18_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON18_Ctrl_tcon18_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON18_Ctrl_tcon18_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON18_Ctrl_tcon18_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON18_Ctrl_tcon18_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON18_Ctrl_get_tcon18_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON18_Ctrl_get_tcon18_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON18_Ctrl_get_tcon18_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON18_Ctrl_get_tcon18_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON18_Ctrl_get_tcon18_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON18_Ctrl_get_tcon18_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3                                     0x18026A34
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_reg_addr                            "0xB8026A34"
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_reg                                 0xB8026A34
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_inst_addr                           "0x01EE"
#define  set_EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_across_frame_int_shift       (28)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_hl_num_shift                 (12)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_tcon18_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_get_tcon18_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_get_tcon18_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_get_tcon18_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON18_ACROSS_LINE_CONTROL3_get_tcon18_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL                                     0x18026A38
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_reg_addr                            "0xB8026A38"
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_reg                                 0xB8026A38
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_inst_addr                           "0x01EF"
#define  set_EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_tcon18_frame_offset_shift           (16)
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_tcon18_frame_period_shift           (0)
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_tcon18_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_tcon18_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_tcon18_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_tcon18_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_get_tcon18_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON18_ACROSS_FRAME_CONTROL_get_tcon18_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON18_FRAME_HL_CONTROL                                         0x18026A3C
#define  EPI_EPI_TCON18_FRAME_HL_CONTROL_reg_addr                                "0xB8026A3C"
#define  EPI_EPI_TCON18_FRAME_HL_CONTROL_reg                                     0xB8026A3C
#define  EPI_EPI_TCON18_FRAME_HL_CONTROL_inst_addr                               "0x01F0"
#define  set_EPI_EPI_TCON18_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON18_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON18_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON18_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON18_FRAME_HL_CONTROL_tcon18_hl_shift                         (16)
#define  EPI_EPI_TCON18_FRAME_HL_CONTROL_tcon18_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON18_FRAME_HL_CONTROL_tcon18_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON18_FRAME_HL_CONTROL_get_tcon18_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON18_H_OFFSET_SHIFT                                           0x18026A40
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_reg_addr                                  "0xB8026A40"
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_reg                                       0xB8026A40
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_inst_addr                                 "0x01F1"
#define  set_EPI_EPI_TCON18_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON18_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON18_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON18_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_tcon18_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_tcon18_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_tcon18_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_tcon18_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_tcon18_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_tcon18_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_tcon18_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_tcon18_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_tcon18_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_get_tcon18_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_get_tcon18_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON18_H_OFFSET_SHIFT_get_tcon18_hoffset_shift_value(data)      (0x0000003F&(data))

#define  EPI_EPI_TCON19_HSE                                                      0x18026A44
#define  EPI_EPI_TCON19_HSE_reg_addr                                             "0xB8026A44"
#define  EPI_EPI_TCON19_HSE_reg                                                  0xB8026A44
#define  EPI_EPI_TCON19_HSE_inst_addr                                            "0x01F2"
#define  set_EPI_EPI_TCON19_HSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON19_HSE_reg)=data)
#define  get_EPI_EPI_TCON19_HSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON19_HSE_reg))
#define  EPI_EPI_TCON19_HSE_dummy_19_shift                                       (31)
#define  EPI_EPI_TCON19_HSE_tcon19_hstart_shift                                  (16)
#define  EPI_EPI_TCON19_HSE_tcon19_hend_shift                                    (0)
#define  EPI_EPI_TCON19_HSE_dummy_19_mask                                        (0x80000000)
#define  EPI_EPI_TCON19_HSE_tcon19_hstart_mask                                   (0x7FFF0000)
#define  EPI_EPI_TCON19_HSE_tcon19_hend_mask                                     (0x00007FFF)
#define  EPI_EPI_TCON19_HSE_dummy_19(data)                                       (0x80000000&((data)<<31))
#define  EPI_EPI_TCON19_HSE_tcon19_hstart(data)                                  (0x7FFF0000&((data)<<16))
#define  EPI_EPI_TCON19_HSE_tcon19_hend(data)                                    (0x00007FFF&(data))
#define  EPI_EPI_TCON19_HSE_get_dummy_19(data)                                   ((0x80000000&(data))>>31)
#define  EPI_EPI_TCON19_HSE_get_tcon19_hstart(data)                              ((0x7FFF0000&(data))>>16)
#define  EPI_EPI_TCON19_HSE_get_tcon19_hend(data)                                (0x00007FFF&(data))

#define  EPI_EPI_TCON19_VSE                                                      0x18026A48
#define  EPI_EPI_TCON19_VSE_reg_addr                                             "0xB8026A48"
#define  EPI_EPI_TCON19_VSE_reg                                                  0xB8026A48
#define  EPI_EPI_TCON19_VSE_inst_addr                                            "0x01F3"
#define  set_EPI_EPI_TCON19_VSE_reg(data)                                        (*((volatile unsigned int*)EPI_EPI_TCON19_VSE_reg)=data)
#define  get_EPI_EPI_TCON19_VSE_reg                                              (*((volatile unsigned int*)EPI_EPI_TCON19_VSE_reg))
#define  EPI_EPI_TCON19_VSE_tcon19_vstart_shift                                  (16)
#define  EPI_EPI_TCON19_VSE_tcon19_vend_shift                                    (0)
#define  EPI_EPI_TCON19_VSE_tcon19_vstart_mask                                   (0x1FFF0000)
#define  EPI_EPI_TCON19_VSE_tcon19_vend_mask                                     (0x00001FFF)
#define  EPI_EPI_TCON19_VSE_tcon19_vstart(data)                                  (0x1FFF0000&((data)<<16))
#define  EPI_EPI_TCON19_VSE_tcon19_vend(data)                                    (0x00001FFF&(data))
#define  EPI_EPI_TCON19_VSE_get_tcon19_vstart(data)                              ((0x1FFF0000&(data))>>16)
#define  EPI_EPI_TCON19_VSE_get_tcon19_vend(data)                                (0x00001FFF&(data))

#define  EPI_EPI_TCON19_Ctrl                                                     0x18026A4C
#define  EPI_EPI_TCON19_Ctrl_reg_addr                                            "0xB8026A4C"
#define  EPI_EPI_TCON19_Ctrl_reg                                                 0xB8026A4C
#define  EPI_EPI_TCON19_Ctrl_inst_addr                                           "0x01F4"
#define  set_EPI_EPI_TCON19_Ctrl_reg(data)                                       (*((volatile unsigned int*)EPI_EPI_TCON19_Ctrl_reg)=data)
#define  get_EPI_EPI_TCON19_Ctrl_reg                                             (*((volatile unsigned int*)EPI_EPI_TCON19_Ctrl_reg))
#define  EPI_EPI_TCON19_Ctrl_tcon19_across_ctrl3_reset_shift                     (11)
#define  EPI_EPI_TCON19_Ctrl_tcon19_mode_shift                                   (8)
#define  EPI_EPI_TCON19_Ctrl_tcon19_en_shift                                     (7)
#define  EPI_EPI_TCON19_Ctrl_tcon19_inv_shift                                    (6)
#define  EPI_EPI_TCON19_Ctrl_tcon19_frame_tog_en_shift                           (3)
#define  EPI_EPI_TCON19_Ctrl_tcon19_comb_shift                                   (0)
#define  EPI_EPI_TCON19_Ctrl_tcon19_across_ctrl3_reset_mask                      (0x00000800)
#define  EPI_EPI_TCON19_Ctrl_tcon19_mode_mask                                    (0x00000700)
#define  EPI_EPI_TCON19_Ctrl_tcon19_en_mask                                      (0x00000080)
#define  EPI_EPI_TCON19_Ctrl_tcon19_inv_mask                                     (0x00000040)
#define  EPI_EPI_TCON19_Ctrl_tcon19_frame_tog_en_mask                            (0x00000008)
#define  EPI_EPI_TCON19_Ctrl_tcon19_comb_mask                                    (0x00000007)
#define  EPI_EPI_TCON19_Ctrl_tcon19_across_ctrl3_reset(data)                     (0x00000800&((data)<<11))
#define  EPI_EPI_TCON19_Ctrl_tcon19_mode(data)                                   (0x00000700&((data)<<8))
#define  EPI_EPI_TCON19_Ctrl_tcon19_en(data)                                     (0x00000080&((data)<<7))
#define  EPI_EPI_TCON19_Ctrl_tcon19_inv(data)                                    (0x00000040&((data)<<6))
#define  EPI_EPI_TCON19_Ctrl_tcon19_frame_tog_en(data)                           (0x00000008&((data)<<3))
#define  EPI_EPI_TCON19_Ctrl_tcon19_comb(data)                                   (0x00000007&(data))
#define  EPI_EPI_TCON19_Ctrl_get_tcon19_across_ctrl3_reset(data)                 ((0x00000800&(data))>>11)
#define  EPI_EPI_TCON19_Ctrl_get_tcon19_mode(data)                               ((0x00000700&(data))>>8)
#define  EPI_EPI_TCON19_Ctrl_get_tcon19_en(data)                                 ((0x00000080&(data))>>7)
#define  EPI_EPI_TCON19_Ctrl_get_tcon19_inv(data)                                ((0x00000040&(data))>>6)
#define  EPI_EPI_TCON19_Ctrl_get_tcon19_frame_tog_en(data)                       ((0x00000008&(data))>>3)
#define  EPI_EPI_TCON19_Ctrl_get_tcon19_comb(data)                               (0x00000007&(data))

#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3                                     0x18026A50
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_reg_addr                            "0xB8026A50"
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_reg                                 0xB8026A50
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_inst_addr                           "0x01F5"
#define  set_EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_reg)=data)
#define  get_EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_reg                             (*((volatile unsigned int*)EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_reg))
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_across_frame_int_shift       (28)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_across_ctrl3_rp_shift        (16)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_hl_num_shift                 (12)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_across_ctrl3_hp_shift        (0)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_across_frame_int_mask        (0x10000000)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_across_ctrl3_rp_mask         (0x0FFF0000)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_hl_num_mask                  (0x0000F000)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_across_ctrl3_hp_mask         (0x00000FFF)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_across_frame_int(data)       (0x10000000&((data)<<28))
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_across_ctrl3_rp(data)        (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_hl_num(data)                 (0x0000F000&((data)<<12))
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_tcon19_across_ctrl3_hp(data)        (0x00000FFF&(data))
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_get_tcon19_across_frame_int(data)   ((0x10000000&(data))>>28)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_get_tcon19_across_ctrl3_rp(data)    ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_get_tcon19_hl_num(data)             ((0x0000F000&(data))>>12)
#define  EPI_EPI_TCON19_ACROSS_LINE_CONTROL3_get_tcon19_across_ctrl3_hp(data)    (0x00000FFF&(data))

#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL                                     0x18026A54
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_reg_addr                            "0xB8026A54"
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_reg                                 0xB8026A54
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_inst_addr                           "0x01F6"
#define  set_EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_reg(data)                       (*((volatile unsigned int*)EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_reg                             (*((volatile unsigned int*)EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_reg))
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_tcon19_frame_offset_shift           (16)
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_tcon19_frame_period_shift           (0)
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_tcon19_frame_offset_mask            (0x0FFF0000)
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_tcon19_frame_period_mask            (0x00000FFF)
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_tcon19_frame_offset(data)           (0x0FFF0000&((data)<<16))
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_tcon19_frame_period(data)           (0x00000FFF&(data))
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_get_tcon19_frame_offset(data)       ((0x0FFF0000&(data))>>16)
#define  EPI_EPI_TCON19_ACROSS_FRAME_CONTROL_get_tcon19_frame_period(data)       (0x00000FFF&(data))

#define  EPI_EPI_TCON19_FRAME_HL_CONTROL                                         0x18026A58
#define  EPI_EPI_TCON19_FRAME_HL_CONTROL_reg_addr                                "0xB8026A58"
#define  EPI_EPI_TCON19_FRAME_HL_CONTROL_reg                                     0xB8026A58
#define  EPI_EPI_TCON19_FRAME_HL_CONTROL_inst_addr                               "0x01F7"
#define  set_EPI_EPI_TCON19_FRAME_HL_CONTROL_reg(data)                           (*((volatile unsigned int*)EPI_EPI_TCON19_FRAME_HL_CONTROL_reg)=data)
#define  get_EPI_EPI_TCON19_FRAME_HL_CONTROL_reg                                 (*((volatile unsigned int*)EPI_EPI_TCON19_FRAME_HL_CONTROL_reg))
#define  EPI_EPI_TCON19_FRAME_HL_CONTROL_tcon19_hl_shift                         (16)
#define  EPI_EPI_TCON19_FRAME_HL_CONTROL_tcon19_hl_mask                          (0xFFFF0000)
#define  EPI_EPI_TCON19_FRAME_HL_CONTROL_tcon19_hl(data)                         (0xFFFF0000&((data)<<16))
#define  EPI_EPI_TCON19_FRAME_HL_CONTROL_get_tcon19_hl(data)                     ((0xFFFF0000&(data))>>16)

#define  EPI_EPI_TCON19_H_OFFSET_SHIFT                                           0x18026A5C
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_reg_addr                                  "0xB8026A5C"
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_reg                                       0xB8026A5C
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_inst_addr                                 "0x01F8"
#define  set_EPI_EPI_TCON19_H_OFFSET_SHIFT_reg(data)                             (*((volatile unsigned int*)EPI_EPI_TCON19_H_OFFSET_SHIFT_reg)=data)
#define  get_EPI_EPI_TCON19_H_OFFSET_SHIFT_reg                                   (*((volatile unsigned int*)EPI_EPI_TCON19_H_OFFSET_SHIFT_reg))
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_tcon19_hoffset_shift_en_shift             (18)
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_tcon19_hoffset_shift_thd_shift            (6)
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_tcon19_hoffset_shift_value_shift          (0)
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_tcon19_hoffset_shift_en_mask              (0x00040000)
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_tcon19_hoffset_shift_thd_mask             (0x0003FFC0)
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_tcon19_hoffset_shift_value_mask           (0x0000003F)
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_tcon19_hoffset_shift_en(data)             (0x00040000&((data)<<18))
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_tcon19_hoffset_shift_thd(data)            (0x0003FFC0&((data)<<6))
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_tcon19_hoffset_shift_value(data)          (0x0000003F&(data))
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_get_tcon19_hoffset_shift_en(data)         ((0x00040000&(data))>>18)
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_get_tcon19_hoffset_shift_thd(data)        ((0x0003FFC0&(data))>>6)
#define  EPI_EPI_TCON19_H_OFFSET_SHIFT_get_tcon19_hoffset_shift_value(data)      (0x0000003F&(data))

#ifndef LITTLE_ENDIAN //apply BIG_ENDIAN

//======EPI register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_0:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_0:4;
    };
}epi_epi_packet_ctr1_0_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_1:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_1:4;
    };
}epi_epi_packet_ctr1_0_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_2:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_2:4;
    };
}epi_epi_packet_ctr1_0_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_3:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_3:4;
    };
}epi_epi_packet_ctr1_0_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_4:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_4:4;
    };
}epi_epi_packet_ctr1_0_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_5:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_5:4;
    };
}epi_epi_packet_ctr1_0_5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_6:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_6:4;
    };
}epi_epi_packet_ctr1_0_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_7:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_7:4;
    };
}epi_epi_packet_ctr1_0_7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_8:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_8:4;
    };
}epi_epi_packet_ctr1_0_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_9:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_9:4;
    };
}epi_epi_packet_ctr1_0_9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_10:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_10:4;
    };
}epi_epi_packet_ctr1_0_10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_11:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_11:4;
    };
}epi_epi_packet_ctr1_0_11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_12:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_12:4;
    };
}epi_epi_packet_ctr1_0_12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_13:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_13:4;
    };
}epi_epi_packet_ctr1_0_13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_14:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_14:4;
    };
}epi_epi_packet_ctr1_0_14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_15:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_15:4;
    };
}epi_epi_packet_ctr1_0_15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_16:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_16:4;
    };
}epi_epi_packet_ctr1_0_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_17:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_17:4;
    };
}epi_epi_packet_ctr1_0_17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_18:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_18:4;
    };
}epi_epi_packet_ctr1_0_18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_19:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_19:4;
    };
}epi_epi_packet_ctr1_0_19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_20:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_20:4;
    };
}epi_epi_packet_ctr1_0_20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_21:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_21:4;
    };
}epi_epi_packet_ctr1_0_21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_22:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_22:4;
    };
}epi_epi_packet_ctr1_0_22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_23:4;
        RBus_UInt32  res2:12;
        RBus_UInt32  phase1_preamble_num_23:4;
    };
}epi_epi_packet_ctr1_0_23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_data_unfl:1;
        RBus_UInt32  epi_data_unfl_clr:1;
        RBus_UInt32  prbs7_tx_en:1;
        RBus_UInt32  epi_bit_mode:2;
        RBus_UInt32  bist_mode_select:3;
        RBus_UInt32  data_mode_change:1;
        RBus_UInt32  pn_swap:1;
        RBus_UInt32  bist_pattern_0:18;
        RBus_UInt32  res1:1;
        RBus_UInt32  epi_version:3;
    };
}epi_epi_packet_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  force_ctsfifo_rstn_epi:1;
        RBus_UInt32  dummy18026064_30_29:2;
        RBus_UInt32  epi_reset:1;
        RBus_UInt32  res1:1;
        RBus_UInt32  ctrl_start_en:1;
        RBus_UInt32  ctrl3_en:1;
        RBus_UInt32  data_start_en:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  bist_pattern_1:18;
        RBus_UInt32  hw_lock:1;
        RBus_UInt32  epi_lock:1;
        RBus_UInt32  epi_lock_sel:1;
        RBus_UInt32  res3:1;
    };
}epi_epi_clock_ctrl0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:18;
        RBus_UInt32  avcom_pol_sel:6;
        RBus_UInt32  res2:2;
        RBus_UInt32  avcom_h2dot_sel:6;
    };
}epi_epi_clock_ctrl1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  two_pixel_mode:1;
        RBus_UInt32  ext_subpixel_mode:1;
        RBus_UInt32  res1:5;
        RBus_UInt32  port_num:5;
        RBus_UInt32  res2:3;
        RBus_UInt32  epi_enable:1;
        RBus_UInt32  back_value:2;
        RBus_UInt32  front_value:2;
        RBus_UInt32  res3:2;
        RBus_UInt32  dummy1802606c_9:1;
        RBus_UInt32  res4:9;
    };
}epi_epi_port_option_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_dbg_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_otpin_ver_sel:1;
        RBus_UInt32  res2:3;
        RBus_UInt32  dummy18026070_24_20:5;
        RBus_UInt32  res3:3;
        RBus_UInt32  epi_otpin_port_sel:5;
        RBus_UInt32  res4:1;
        RBus_UInt32  front_cmd:3;
        RBus_UInt32  res5:1;
        RBus_UInt32  front_data:3;
        RBus_UInt32  res6:1;
        RBus_UInt32  front_rlc:3;
    };
}epi_epi_cmpi_front_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  front_dummy_num:5;
        RBus_UInt32  res2:11;
        RBus_UInt32  back_dummy_num:5;
    };
}epi_epi_dummy_en_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  f15_dummy_color_sel:2;
        RBus_UInt32  f14_dummy_color_sel:2;
        RBus_UInt32  f13_dummy_color_sel:2;
        RBus_UInt32  f12_dummy_color_sel:2;
        RBus_UInt32  f11_dummy_color_sel:2;
        RBus_UInt32  f10_dummy_color_sel:2;
        RBus_UInt32  f9_dummy_color_sel:2;
        RBus_UInt32  f8_dummy_color_sel:2;
        RBus_UInt32  f7_dummy_color_sel:2;
        RBus_UInt32  f6_dummy_color_sel:2;
        RBus_UInt32  f5_dummy_color_sel:2;
        RBus_UInt32  f4_dummy_color_sel:2;
        RBus_UInt32  f3_dummy_color_sel:2;
        RBus_UInt32  f2_dummy_color_sel:2;
        RBus_UInt32  f1_dummy_color_sel:2;
        RBus_UInt32  f0_dummy_color_sel:2;
    };
}epi_epi_dummy_sel_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  b0_dummy_color_sel:2;
        RBus_UInt32  b1_dummy_color_sel:2;
        RBus_UInt32  b2_dummy_color_sel:2;
        RBus_UInt32  b3_dummy_color_sel:2;
        RBus_UInt32  b4_dummy_color_sel:2;
        RBus_UInt32  b5_dummy_color_sel:2;
        RBus_UInt32  b6_dummy_color_sel:2;
        RBus_UInt32  b7_dummy_color_sel:2;
        RBus_UInt32  b8_dummy_color_sel:2;
        RBus_UInt32  b9_dummy_color_sel:2;
        RBus_UInt32  b10_dummy_color_sel:2;
        RBus_UInt32  b11_dummy_color_sel:2;
        RBus_UInt32  b12_dummy_color_sel:2;
        RBus_UInt32  b13_dummy_color_sel:2;
        RBus_UInt32  b14_dummy_color_sel:2;
        RBus_UInt32  b15_dummy_color_sel:2;
    };
}epi_epi_dummy_sel_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  dummy_color_0:30;
    };
}epi_epi_dummy_color_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  dummy_color_1:30;
    };
}epi_epi_dummy_color_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  dummy_color_2:30;
    };
}epi_epi_dummy_color_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  dummy_color_3:30;
    };
}epi_epi_dummy_color_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  crc_mismatch_count:16;
        RBus_UInt32  dummy18026090_15_9:7;
        RBus_UInt32  crc_port_sel:5;
        RBus_UInt32  dummy18026090_3:1;
        RBus_UInt32  crc_mismatch_clear:1;
        RBus_UInt32  crc_conti:1;
        RBus_UInt32  crc_start:1;
    };
}epi_epi_crc_ctrl_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  crc_result:32;
    };
}epi_epi_crc_ctrl_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  crc_golden:32;
    };
}epi_epi_crc_ctrl_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  epi_src_sel:1;
        RBus_UInt32  epi_src_data:30;
    };
}epi_epi_data_src_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  inv_dbuf_en:1;
        RBus_UInt32  inv_dbuf_apply:1;
        RBus_UInt32  inv_dbuf_read_sel:1;
    };
}epi_epi_packet_ctr1_inv_dbuf_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:23;
        RBus_UInt32  inv_table_line_cycle:5;
        RBus_UInt32  res2:4;
    };
}epi_epi_packet_ctr1_inv_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_line_1:4;
        RBus_UInt32  inv_line_2:4;
        RBus_UInt32  inv_line_3:4;
        RBus_UInt32  inv_line_4:4;
        RBus_UInt32  inv_line_5:4;
        RBus_UInt32  inv_line_6:4;
        RBus_UInt32  inv_line_7:4;
        RBus_UInt32  inv_line_8:4;
    };
}epi_epi_packet_ctr1_inv_table_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_line_9:4;
        RBus_UInt32  inv_line_10:4;
        RBus_UInt32  inv_line_11:4;
        RBus_UInt32  inv_line_12:4;
        RBus_UInt32  inv_line_13:4;
        RBus_UInt32  inv_line_14:4;
        RBus_UInt32  inv_line_15:4;
        RBus_UInt32  inv_line_16:4;
    };
}epi_epi_packet_ctr1_inv_table_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_line_17:4;
        RBus_UInt32  inv_line_18:4;
        RBus_UInt32  inv_line_19:4;
        RBus_UInt32  inv_line_20:4;
        RBus_UInt32  inv_line_21:4;
        RBus_UInt32  inv_line_22:4;
        RBus_UInt32  inv_line_23:4;
        RBus_UInt32  inv_line_24:4;
    };
}epi_epi_packet_ctr1_inv_table_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_line_25:4;
        RBus_UInt32  inv_line_26:4;
        RBus_UInt32  inv_line_27:4;
        RBus_UInt32  inv_line_28:4;
        RBus_UInt32  inv_line_29:4;
        RBus_UInt32  inv_line_30:4;
        RBus_UInt32  inv_line_31:4;
        RBus_UInt32  inv_line_32:4;
    };
}epi_epi_packet_ctr1_inv_table_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  rlc_en:1;
    };
}epi_epi_cmpi_rlc_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  scr_tcon_source2:5;
        RBus_UInt32  scr_tcon_enb_en:1;
        RBus_UInt32  scr_out_swap:1;
        RBus_UInt32  scr_tcon_rst_sel:1;
        RBus_UInt32  scr_every_line_rst:1;
        RBus_UInt32  scr_tcon_rst_en:1;
        RBus_UInt32  scr_tcon_source:6;
    };
}epi_epi_scr_tcon_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  scr8_type:2;
        RBus_UInt32  scr8_sw_rst:1;
        RBus_UInt32  ini_scr8_en:1;
        RBus_UInt32  scr8_rst_mode:1;
        RBus_UInt32  scr8_enable:1;
    };
}epi_epi_scr8_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  scr8_ini_val:24;
    };
}epi_epi_scr8_ini_val_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  scr10_type:2;
        RBus_UInt32  scr10_sw_rst:1;
        RBus_UInt32  ini_scr10_en:1;
        RBus_UInt32  scr10_rst_mode:1;
        RBus_UInt32  scr10_enable:1;
    };
}epi_epi_scr10_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:12;
        RBus_UInt32  scr10_ini_val:20;
    };
}epi_epi_scr10_ini_val_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  scr8cm_sw_rst:1;
        RBus_UInt32  res2:1;
        RBus_UInt32  scr8_cm_rst_mode:1;
        RBus_UInt32  scr8_cm_enable:1;
    };
}epi_epi_scr8cm_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  scr8_cm_ini_val:12;
    };
}epi_epi_scr8cm_ini_val_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  scr10cm_sw_rst:1;
        RBus_UInt32  res2:1;
        RBus_UInt32  scr10_cm_rst_mode:1;
        RBus_UInt32  scr10_cm_enable:1;
    };
}epi_epi_scr10cm_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:22;
        RBus_UInt32  scr10_cm_ini_val:10;
    };
}epi_epi_scr10cm_ini_val_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:15;
        RBus_UInt32  cmpi_pgamma_en:1;
        RBus_UInt32  dummy180261a0_15_12:4;
        RBus_UInt32  res2:2;
        RBus_UInt32  cmpi_back_color_sel:2;
        RBus_UInt32  res3:2;
        RBus_UInt32  cmpi_middle_color_sel:2;
        RBus_UInt32  res4:2;
        RBus_UInt32  cmpi_front_color_sel:2;
    };
}epi_epi_cmpi_pg_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_cmd_st:24;
    };
}epi_epi_cmpi_pg_cmd_st_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_cmd_cmd1:24;
    };
}epi_epi_cmpi_pg_cmd_cmd1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_cmd_cmd2:24;
    };
}epi_epi_cmpi_pg_cmd_cmd2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  cmpi_pg_cmd_cmd3:21;
    };
}epi_epi_cmpi_pg_cmd_cmd3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_start:24;
    };
}epi_epi_cmpi_pg_start_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_data0:24;
    };
}epi_epi_cmpi_pg_data0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_data1:24;
    };
}epi_epi_cmpi_pg_data1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_data2:24;
    };
}epi_epi_cmpi_pg_data2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_data3:24;
    };
}epi_epi_cmpi_pg_data3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_data4:24;
    };
}epi_epi_cmpi_pg_data4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_data5:24;
    };
}epi_epi_cmpi_pg_data5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_data6:24;
    };
}epi_epi_cmpi_pg_data6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  cmpi_pg_data7:21;
    };
}epi_epi_cmpi_pg_data7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  cmpi_pg_data8:21;
    };
}epi_epi_cmpi_pg_data8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  cmpi_pg_data9:21;
    };
}epi_epi_cmpi_pg_data9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  cmpi_pg_end:24;
    };
}epi_epi_cmpi_pg_end_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  ls_port_en:24;
    };
}epi_epi_ls_port_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  hs_port_en:24;
    };
}epi_epi_hs_port_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  constant_update_mode:1;
        RBus_UInt32  res1:7;
        RBus_UInt32  data_port_en:24;
    };
}epi_epi_data_port_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  sw_cal:1;
        RBus_UInt32  res1:17;
        RBus_UInt32  sw_cal_value:14;
    };
}epi_epi_den_fall_loca_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  soe_table_line_cycle:2;
        RBus_UInt32  ctr12_ref_soe:2;
    };
}epi_epi_soe_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane0_soe0:18;
    };
}epi_epi_soe_line0_lane0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane0_soe1:18;
    };
}epi_epi_soe_line1_lane0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane0_soe2:18;
    };
}epi_epi_soe_line2_lane0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane0_soe3:18;
    };
}epi_epi_soe_line3_lane0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane1_soe0:18;
    };
}epi_epi_soe_line0_lane1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane1_soe1:18;
    };
}epi_epi_soe_line1_lane1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane1_soe2:18;
    };
}epi_epi_soe_line2_lane1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane1_soe3:18;
    };
}epi_epi_soe_line3_lane1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane2_soe0:18;
    };
}epi_epi_soe_line0_lane2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane2_soe1:18;
    };
}epi_epi_soe_line1_lane2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane2_soe2:18;
    };
}epi_epi_soe_line2_lane2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane2_soe3:18;
    };
}epi_epi_soe_line3_lane2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane3_soe0:18;
    };
}epi_epi_soe_line0_lane3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane3_soe1:18;
    };
}epi_epi_soe_line1_lane3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane3_soe2:18;
    };
}epi_epi_soe_line2_lane3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane3_soe3:18;
    };
}epi_epi_soe_line3_lane3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane4_soe0:18;
    };
}epi_epi_soe_line0_lane4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane4_soe1:18;
    };
}epi_epi_soe_line1_lane4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane4_soe2:18;
    };
}epi_epi_soe_line2_lane4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane4_soe3:18;
    };
}epi_epi_soe_line3_lane4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane5_soe0:18;
    };
}epi_epi_soe_line0_lane5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane5_soe1:18;
    };
}epi_epi_soe_line1_lane5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane5_soe2:18;
    };
}epi_epi_soe_line2_lane5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane5_soe3:18;
    };
}epi_epi_soe_line3_lane5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane6_soe0:18;
    };
}epi_epi_soe_line0_lane6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane6_soe1:18;
    };
}epi_epi_soe_line1_lane6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane6_soe2:18;
    };
}epi_epi_soe_line2_lane6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane6_soe3:18;
    };
}epi_epi_soe_line3_lane6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane7_soe0:18;
    };
}epi_epi_soe_line0_lane7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane7_soe1:18;
    };
}epi_epi_soe_line1_lane7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane7_soe2:18;
    };
}epi_epi_soe_line2_lane7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane7_soe3:18;
    };
}epi_epi_soe_line3_lane7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane8_soe0:18;
    };
}epi_epi_soe_line0_lane8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane8_soe1:18;
    };
}epi_epi_soe_line1_lane8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane8_soe2:18;
    };
}epi_epi_soe_line2_lane8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane8_soe3:18;
    };
}epi_epi_soe_line3_lane8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane9_soe0:18;
    };
}epi_epi_soe_line0_lane9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane9_soe1:18;
    };
}epi_epi_soe_line1_lane9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane9_soe2:18;
    };
}epi_epi_soe_line2_lane9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane9_soe3:18;
    };
}epi_epi_soe_line3_lane9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane10_soe0:18;
    };
}epi_epi_soe_line0_lane10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane10_soe1:18;
    };
}epi_epi_soe_line1_lane10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane10_soe2:18;
    };
}epi_epi_soe_line2_lane10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane10_soe3:18;
    };
}epi_epi_soe_line3_lane10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane11_soe0:18;
    };
}epi_epi_soe_line0_lane11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane11_soe1:18;
    };
}epi_epi_soe_line1_lane11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane11_soe2:18;
    };
}epi_epi_soe_line2_lane11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane11_soe3:18;
    };
}epi_epi_soe_line3_lane11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane12_soe0:18;
    };
}epi_epi_soe_line0_lane12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane12_soe1:18;
    };
}epi_epi_soe_line1_lane12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane12_soe2:18;
    };
}epi_epi_soe_line2_lane12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane12_soe3:18;
    };
}epi_epi_soe_line3_lane12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane13_soe0:18;
    };
}epi_epi_soe_line0_lane13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane13_soe1:18;
    };
}epi_epi_soe_line1_lane13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane13_soe2:18;
    };
}epi_epi_soe_line2_lane13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane13_soe3:18;
    };
}epi_epi_soe_line3_lane13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane14_soe0:18;
    };
}epi_epi_soe_line0_lane14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane14_soe1:18;
    };
}epi_epi_soe_line1_lane14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane14_soe2:18;
    };
}epi_epi_soe_line2_lane14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane14_soe3:18;
    };
}epi_epi_soe_line3_lane14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane15_soe0:18;
    };
}epi_epi_soe_line0_lane15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane15_soe1:18;
    };
}epi_epi_soe_line1_lane15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane15_soe2:18;
    };
}epi_epi_soe_line2_lane15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane15_soe3:18;
    };
}epi_epi_soe_line3_lane15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane16_soe0:18;
    };
}epi_epi_soe_line0_lane16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane16_soe1:18;
    };
}epi_epi_soe_line1_lane16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane16_soe2:18;
    };
}epi_epi_soe_line2_lane16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane16_soe3:18;
    };
}epi_epi_soe_line3_lane16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane17_soe0:18;
    };
}epi_epi_soe_line0_lane17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane17_soe1:18;
    };
}epi_epi_soe_line1_lane17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane17_soe2:18;
    };
}epi_epi_soe_line2_lane17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane17_soe3:18;
    };
}epi_epi_soe_line3_lane17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane18_soe0:18;
    };
}epi_epi_soe_line0_lane18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane18_soe1:18;
    };
}epi_epi_soe_line1_lane18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane18_soe2:18;
    };
}epi_epi_soe_line2_lane18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane18_soe3:18;
    };
}epi_epi_soe_line3_lane18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane19_soe0:18;
    };
}epi_epi_soe_line0_lane19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane19_soe1:18;
    };
}epi_epi_soe_line1_lane19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane19_soe2:18;
    };
}epi_epi_soe_line2_lane19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane19_soe3:18;
    };
}epi_epi_soe_line3_lane19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane20_soe0:18;
    };
}epi_epi_soe_line0_lane20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane20_soe1:18;
    };
}epi_epi_soe_line1_lane20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane20_soe2:18;
    };
}epi_epi_soe_line2_lane20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane20_soe3:18;
    };
}epi_epi_soe_line3_lane20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane21_soe0:18;
    };
}epi_epi_soe_line0_lane21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane21_soe1:18;
    };
}epi_epi_soe_line1_lane21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane21_soe2:18;
    };
}epi_epi_soe_line2_lane21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane21_soe3:18;
    };
}epi_epi_soe_line3_lane21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane22_soe0:18;
    };
}epi_epi_soe_line0_lane22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane22_soe1:18;
    };
}epi_epi_soe_line1_lane22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane22_soe2:18;
    };
}epi_epi_soe_line2_lane22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane22_soe3:18;
    };
}epi_epi_soe_line3_lane22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane23_soe0:18;
    };
}epi_epi_soe_line0_lane23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane23_soe1:18;
    };
}epi_epi_soe_line1_lane23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane23_soe2:18;
    };
}epi_epi_soe_line2_lane23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  lane23_soe3:18;
    };
}epi_epi_soe_line3_lane23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_d_st_c4_mux_sel:6;
        RBus_UInt32  epi_d_st_c3_mux_sel:6;
        RBus_UInt32  epi_d_st_c2_mux_sel:6;
        RBus_UInt32  epi_d_st_c1_mux_sel:6;
        RBus_UInt32  epi_d_st_c0_mux_sel:6;
    };
}epi_epi_lane_dst_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_d_st_c9_mux_sel:6;
        RBus_UInt32  epi_d_st_c8_mux_sel:6;
        RBus_UInt32  epi_d_st_c7_mux_sel:6;
        RBus_UInt32  epi_d_st_c6_mux_sel:6;
        RBus_UInt32  epi_d_st_c5_mux_sel:6;
    };
}epi_epi_lane_dst_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_d_st_c14_mux_sel:6;
        RBus_UInt32  epi_d_st_c13_mux_sel:6;
        RBus_UInt32  epi_d_st_c12_mux_sel:6;
        RBus_UInt32  epi_d_st_c11_mux_sel:6;
        RBus_UInt32  epi_d_st_c10_mux_sel:6;
    };
}epi_epi_lane_dst_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_d_st_c19_mux_sel:6;
        RBus_UInt32  epi_d_st_c18_mux_sel:6;
        RBus_UInt32  epi_d_st_c17_mux_sel:6;
        RBus_UInt32  epi_d_st_c16_mux_sel:6;
        RBus_UInt32  epi_d_st_c15_mux_sel:6;
    };
}epi_epi_lane_dst_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_d_st_c24_mux_sel:6;
        RBus_UInt32  epi_d_st_c23_mux_sel:6;
        RBus_UInt32  epi_d_st_c22_mux_sel:6;
        RBus_UInt32  epi_d_st_c21_mux_sel:6;
        RBus_UInt32  epi_d_st_c20_mux_sel:6;
    };
}epi_epi_lane_dst_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_d_st_c29_mux_sel:6;
        RBus_UInt32  epi_d_st_c28_mux_sel:6;
        RBus_UInt32  epi_d_st_c27_mux_sel:6;
        RBus_UInt32  epi_d_st_c26_mux_sel:6;
        RBus_UInt32  epi_d_st_c25_mux_sel:6;
    };
}epi_epi_lane_dst_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_c_st_c4_mux_sel:6;
        RBus_UInt32  epi_c_st_c3_mux_sel:6;
        RBus_UInt32  epi_c_st_c2_mux_sel:6;
        RBus_UInt32  epi_c_st_c1_mux_sel:6;
        RBus_UInt32  epi_c_st_c0_mux_sel:6;
    };
}epi_epi_lane_cst_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_c_st_c9_mux_sel:6;
        RBus_UInt32  epi_c_st_c8_mux_sel:6;
        RBus_UInt32  epi_c_st_c7_mux_sel:6;
        RBus_UInt32  epi_c_st_c6_mux_sel:6;
        RBus_UInt32  epi_c_st_c5_mux_sel:6;
    };
}epi_epi_lane_cst_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_c_st_c14_mux_sel:6;
        RBus_UInt32  epi_c_st_c13_mux_sel:6;
        RBus_UInt32  epi_c_st_c12_mux_sel:6;
        RBus_UInt32  epi_c_st_c11_mux_sel:6;
        RBus_UInt32  epi_c_st_c10_mux_sel:6;
    };
}epi_epi_lane_cst_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_c_st_c19_mux_sel:6;
        RBus_UInt32  epi_c_st_c18_mux_sel:6;
        RBus_UInt32  epi_c_st_c17_mux_sel:6;
        RBus_UInt32  epi_c_st_c16_mux_sel:6;
        RBus_UInt32  epi_c_st_c15_mux_sel:6;
    };
}epi_epi_lane_cst_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_c_st_c24_mux_sel:6;
        RBus_UInt32  epi_c_st_c23_mux_sel:6;
        RBus_UInt32  epi_c_st_c22_mux_sel:6;
        RBus_UInt32  epi_c_st_c21_mux_sel:6;
        RBus_UInt32  epi_c_st_c20_mux_sel:6;
    };
}epi_epi_lane_cst_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_c_st_c29_mux_sel:6;
        RBus_UInt32  epi_c_st_c28_mux_sel:6;
        RBus_UInt32  epi_c_st_c27_mux_sel:6;
        RBus_UInt32  epi_c_st_c26_mux_sel:6;
        RBus_UInt32  epi_c_st_c25_mux_sel:6;
    };
}epi_epi_lane_cst_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr1_c4_mux_sel:6;
        RBus_UInt32  lane_ctr1_c3_mux_sel:6;
        RBus_UInt32  lane_ctr1_c2_mux_sel:6;
        RBus_UInt32  lane_ctr1_c1_mux_sel:6;
        RBus_UInt32  lane_ctr1_c0_mux_sel:6;
    };
}epi_epi_lane_ctr1_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr1_c9_mux_sel:6;
        RBus_UInt32  lane_ctr1_c8_mux_sel:6;
        RBus_UInt32  lane_ctr1_c7_mux_sel:6;
        RBus_UInt32  lane_ctr1_c6_mux_sel:6;
        RBus_UInt32  lane_ctr1_c5_mux_sel:6;
    };
}epi_epi_lane_ctr1_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr1_c14_mux_sel:6;
        RBus_UInt32  lane_ctr1_c13_mux_sel:6;
        RBus_UInt32  lane_ctr1_c12_mux_sel:6;
        RBus_UInt32  lane_ctr1_c11_mux_sel:6;
        RBus_UInt32  lane_ctr1_c10_mux_sel:6;
    };
}epi_epi_lane_ctr1_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr1_c19_mux_sel:6;
        RBus_UInt32  lane_ctr1_c18_mux_sel:6;
        RBus_UInt32  lane_ctr1_c17_mux_sel:6;
        RBus_UInt32  lane_ctr1_c16_mux_sel:6;
        RBus_UInt32  lane_ctr1_c15_mux_sel:6;
    };
}epi_epi_lane_ctr1_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr1_c24_mux_sel:6;
        RBus_UInt32  lane_ctr1_c23_mux_sel:6;
        RBus_UInt32  lane_ctr1_c22_mux_sel:6;
        RBus_UInt32  lane_ctr1_c21_mux_sel:6;
        RBus_UInt32  lane_ctr1_c20_mux_sel:6;
    };
}epi_epi_lane_ctr1_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr1_c29_mux_sel:6;
        RBus_UInt32  lane_ctr1_c28_mux_sel:6;
        RBus_UInt32  lane_ctr1_c27_mux_sel:6;
        RBus_UInt32  lane_ctr1_c26_mux_sel:6;
        RBus_UInt32  lane_ctr1_c25_mux_sel:6;
    };
}epi_epi_lane_ctr1_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr2_c4_mux_sel:6;
        RBus_UInt32  lane_ctr2_c3_mux_sel:6;
        RBus_UInt32  lane_ctr2_c2_mux_sel:6;
        RBus_UInt32  lane_ctr2_c1_mux_sel:6;
        RBus_UInt32  lane_ctr2_c0_mux_sel:6;
    };
}epi_epi_lane_ctr2_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr2_c9_mux_sel:6;
        RBus_UInt32  lane_ctr2_c8_mux_sel:6;
        RBus_UInt32  lane_ctr2_c7_mux_sel:6;
        RBus_UInt32  lane_ctr2_c6_mux_sel:6;
        RBus_UInt32  lane_ctr2_c5_mux_sel:6;
    };
}epi_epi_lane_ctr2_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr2_c14_mux_sel:6;
        RBus_UInt32  lane_ctr2_c13_mux_sel:6;
        RBus_UInt32  lane_ctr2_c12_mux_sel:6;
        RBus_UInt32  lane_ctr2_c11_mux_sel:6;
        RBus_UInt32  lane_ctr2_c10_mux_sel:6;
    };
}epi_epi_lane_ctr2_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr2_c19_mux_sel:6;
        RBus_UInt32  lane_ctr2_c18_mux_sel:6;
        RBus_UInt32  lane_ctr2_c17_mux_sel:6;
        RBus_UInt32  lane_ctr2_c16_mux_sel:6;
        RBus_UInt32  lane_ctr2_c15_mux_sel:6;
    };
}epi_epi_lane_ctr2_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr2_c24_mux_sel:6;
        RBus_UInt32  lane_ctr2_c23_mux_sel:6;
        RBus_UInt32  lane_ctr2_c22_mux_sel:6;
        RBus_UInt32  lane_ctr2_c21_mux_sel:6;
        RBus_UInt32  lane_ctr2_c20_mux_sel:6;
    };
}epi_epi_lane_ctr2_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane_ctr2_c29_mux_sel:6;
        RBus_UInt32  lane_ctr2_c28_mux_sel:6;
        RBus_UInt32  lane_ctr2_c27_mux_sel:6;
        RBus_UInt32  lane_ctr2_c26_mux_sel:6;
        RBus_UInt32  lane_ctr2_c25_mux_sel:6;
    };
}epi_epi_lane_ctr2_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_ctr3_c4_mux_sel:6;
        RBus_UInt32  epi_ctr3_c3_mux_sel:6;
        RBus_UInt32  epi_ctr3_c2_mux_sel:6;
        RBus_UInt32  epi_ctr3_c1_mux_sel:6;
        RBus_UInt32  epi_ctr3_c0_mux_sel:6;
    };
}epi_epi_lane_ctr3_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_ctr3_c9_mux_sel:6;
        RBus_UInt32  epi_ctr3_c8_mux_sel:6;
        RBus_UInt32  epi_ctr3_c7_mux_sel:6;
        RBus_UInt32  epi_ctr3_c6_mux_sel:6;
        RBus_UInt32  epi_ctr3_c5_mux_sel:6;
    };
}epi_epi_lane_ctr3_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_ctr3_c14_mux_sel:6;
        RBus_UInt32  epi_ctr3_c13_mux_sel:6;
        RBus_UInt32  epi_ctr3_c12_mux_sel:6;
        RBus_UInt32  epi_ctr3_c11_mux_sel:6;
        RBus_UInt32  epi_ctr3_c10_mux_sel:6;
    };
}epi_epi_lane_ctr3_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_ctr3_c19_mux_sel:6;
        RBus_UInt32  epi_ctr3_c18_mux_sel:6;
        RBus_UInt32  epi_ctr3_c17_mux_sel:6;
        RBus_UInt32  epi_ctr3_c16_mux_sel:6;
        RBus_UInt32  epi_ctr3_c15_mux_sel:6;
    };
}epi_epi_lane_ctr3_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_ctr3_c24_mux_sel:6;
        RBus_UInt32  epi_ctr3_c23_mux_sel:6;
        RBus_UInt32  epi_ctr3_c22_mux_sel:6;
        RBus_UInt32  epi_ctr3_c21_mux_sel:6;
        RBus_UInt32  epi_ctr3_c20_mux_sel:6;
    };
}epi_epi_lane_ctr3_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_ctr3_c29_mux_sel:6;
        RBus_UInt32  epi_ctr3_c28_mux_sel:6;
        RBus_UInt32  epi_ctr3_c27_mux_sel:6;
        RBus_UInt32  epi_ctr3_c26_mux_sel:6;
        RBus_UInt32  epi_ctr3_c25_mux_sel:6;
    };
}epi_epi_lane_ctr3_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  tcon_c_sel:5;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon_b_sel:5;
        RBus_UInt32  res3:3;
        RBus_UInt32  tcon_a_sel:5;
    };
}epi_epi_tcon_mux_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  tcon_f_sel:5;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon_e_sel:5;
        RBus_UInt32  res3:3;
        RBus_UInt32  tcon_d_sel:5;
    };
}epi_epi_tcon_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  tcon_i_sel:5;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon_h_sel:5;
        RBus_UInt32  res3:3;
        RBus_UInt32  tcon_g_sel:5;
    };
}epi_epi_tcon_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:19;
        RBus_UInt32  tcon_k_sel:5;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon_j_sel:5;
    };
}epi_epi_tcon_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy18026510_31_0:32;
    };
}epi_epi_dummy_reg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  d_st:30;
    };
}epi_epi_lane_dst_data_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  epi_c_st:30;
    };
}epi_epi_lane_cst_data_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane0_ctr1_oe_en:1;
        RBus_UInt32  lane0_ctr1_even:30;
    };
}epi_epi_lane0_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane0_ctr1_odd:30;
    };
}epi_epi_lane0_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane1_ctr1_oe_en:1;
        RBus_UInt32  lane1_ctr1_even:30;
    };
}epi_epi_lane1_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane1_ctr1_odd:30;
    };
}epi_epi_lane1_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane2_ctr1_oe_en:1;
        RBus_UInt32  lane2_ctr1_even:30;
    };
}epi_epi_lane2_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane2_ctr1_odd:30;
    };
}epi_epi_lane2_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane3_ctr1_oe_en:1;
        RBus_UInt32  lane3_ctr1_even:30;
    };
}epi_epi_lane3_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane3_ctr1_odd:30;
    };
}epi_epi_lane3_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane4_ctr1_oe_en:1;
        RBus_UInt32  lane4_ctr1_even:30;
    };
}epi_epi_lane4_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane4_ctr1_odd:30;
    };
}epi_epi_lane4_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane5_ctr1_oe_en:1;
        RBus_UInt32  lane5_ctr1_even:30;
    };
}epi_epi_lane5_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane5_ctr1_odd:30;
    };
}epi_epi_lane5_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane6_ctr1_oe_en:1;
        RBus_UInt32  lane6_ctr1_even:30;
    };
}epi_epi_lane6_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane6_ctr1_odd:30;
    };
}epi_epi_lane6_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane7_ctr1_oe_en:1;
        RBus_UInt32  lane7_ctr1_even:30;
    };
}epi_epi_lane7_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane7_ctr1_odd:30;
    };
}epi_epi_lane7_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane8_ctr1_oe_en:1;
        RBus_UInt32  lane8_ctr1_even:30;
    };
}epi_epi_lane8_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane8_ctr1_odd:30;
    };
}epi_epi_lane8_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane9_ctr1_oe_en:1;
        RBus_UInt32  lane9_ctr1_even:30;
    };
}epi_epi_lane9_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane9_ctr1_odd:30;
    };
}epi_epi_lane9_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane10_ctr1_oe_en:1;
        RBus_UInt32  lane10_ctr1_even:30;
    };
}epi_epi_lane10_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane10_ctr1_odd:30;
    };
}epi_epi_lane10_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane11_ctr1_oe_en:1;
        RBus_UInt32  lane11_ctr1_even:30;
    };
}epi_epi_lane11_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane11_ctr1_odd:30;
    };
}epi_epi_lane11_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane12_ctr1_oe_en:1;
        RBus_UInt32  lane12_ctr1_even:30;
    };
}epi_epi_lane12_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane12_ctr1_odd:30;
    };
}epi_epi_lane12_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane13_ctr1_oe_en:1;
        RBus_UInt32  lane13_ctr1_even:30;
    };
}epi_epi_lane13_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane13_ctr1_odd:30;
    };
}epi_epi_lane13_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane14_ctr1_oe_en:1;
        RBus_UInt32  lane14_ctr1_even:30;
    };
}epi_epi_lane14_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane14_ctr1_odd:30;
    };
}epi_epi_lane14_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane15_ctr1_oe_en:1;
        RBus_UInt32  lane15_ctr1_even:30;
    };
}epi_epi_lane15_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane15_ctr1_odd:30;
    };
}epi_epi_lane15_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane16_ctr1_oe_en:1;
        RBus_UInt32  lane16_ctr1_even:30;
    };
}epi_epi_lane16_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane16_ctr1_odd:30;
    };
}epi_epi_lane16_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane17_ctr1_oe_en:1;
        RBus_UInt32  lane17_ctr1_even:30;
    };
}epi_epi_lane17_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane17_ctr1_odd:30;
    };
}epi_epi_lane17_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane18_ctr1_oe_en:1;
        RBus_UInt32  lane18_ctr1_even:30;
    };
}epi_epi_lane18_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane18_ctr1_odd:30;
    };
}epi_epi_lane18_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane19_ctr1_oe_en:1;
        RBus_UInt32  lane19_ctr1_even:30;
    };
}epi_epi_lane19_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane19_ctr1_odd:30;
    };
}epi_epi_lane19_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane20_ctr1_oe_en:1;
        RBus_UInt32  lane20_ctr1_even:30;
    };
}epi_epi_lane20_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane20_ctr1_odd:30;
    };
}epi_epi_lane20_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane21_ctr1_oe_en:1;
        RBus_UInt32  lane21_ctr1_even:30;
    };
}epi_epi_lane21_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane21_ctr1_odd:30;
    };
}epi_epi_lane21_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane22_ctr1_oe_en:1;
        RBus_UInt32  lane22_ctr1_even:30;
    };
}epi_epi_lane22_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane22_ctr1_odd:30;
    };
}epi_epi_lane22_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane23_ctr1_oe_en:1;
        RBus_UInt32  lane23_ctr1_even:30;
    };
}epi_epi_lane23_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane23_ctr1_odd:30;
    };
}epi_epi_lane23_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane0_ctr2_oe_en:1;
        RBus_UInt32  lane0_ctr2_even:30;
    };
}epi_epi_lane0_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane0_ctr2_odd:30;
    };
}epi_epi_lane0_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane1_ctr2_oe_en:1;
        RBus_UInt32  lane1_ctr2_even:30;
    };
}epi_epi_lane1_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane1_ctr2_odd:30;
    };
}epi_epi_lane1_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane2_ctr2_oe_en:1;
        RBus_UInt32  lane2_ctr2_even:30;
    };
}epi_epi_lane2_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane2_ctr2_odd:30;
    };
}epi_epi_lane2_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane3_ctr2_oe_en:1;
        RBus_UInt32  lane3_ctr2_even:30;
    };
}epi_epi_lane3_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane3_ctr2_odd:30;
    };
}epi_epi_lane3_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane4_ctr2_oe_en:1;
        RBus_UInt32  lane4_ctr2_even:30;
    };
}epi_epi_lane4_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane4_ctr2_odd:30;
    };
}epi_epi_lane4_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane5_ctr2_oe_en:1;
        RBus_UInt32  lane5_ctr2_even:30;
    };
}epi_epi_lane5_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane5_ctr2_odd:30;
    };
}epi_epi_lane5_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane6_ctr2_oe_en:1;
        RBus_UInt32  lane6_ctr2_even:30;
    };
}epi_epi_lane6_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane6_ctr2_odd:30;
    };
}epi_epi_lane6_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane7_ctr2_oe_en:1;
        RBus_UInt32  lane7_ctr2_even:30;
    };
}epi_epi_lane7_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane7_ctr2_odd:30;
    };
}epi_epi_lane7_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane8_ctr2_oe_en:1;
        RBus_UInt32  lane8_ctr2_even:30;
    };
}epi_epi_lane8_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane8_ctr2_odd:30;
    };
}epi_epi_lane8_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane9_ctr2_oe_en:1;
        RBus_UInt32  lane9_ctr2_even:30;
    };
}epi_epi_lane9_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane9_ctr2_odd:30;
    };
}epi_epi_lane9_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane10_ctr2_oe_en:1;
        RBus_UInt32  lane10_ctr2_even:30;
    };
}epi_epi_lane10_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane10_ctr2_odd:30;
    };
}epi_epi_lane10_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane11_ctr2_oe_en:1;
        RBus_UInt32  lane11_ctr2_even:30;
    };
}epi_epi_lane11_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane11_ctr2_odd:30;
    };
}epi_epi_lane11_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane12_ctr2_oe_en:1;
        RBus_UInt32  lane12_ctr2_even:30;
    };
}epi_epi_lane12_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane12_ctr2_odd:30;
    };
}epi_epi_lane12_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane13_ctr2_oe_en:1;
        RBus_UInt32  lane13_ctr2_even:30;
    };
}epi_epi_lane13_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane13_ctr2_odd:30;
    };
}epi_epi_lane13_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane14_ctr2_oe_en:1;
        RBus_UInt32  lane14_ctr2_even:30;
    };
}epi_epi_lane14_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane14_ctr2_odd:30;
    };
}epi_epi_lane14_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane15_ctr2_oe_en:1;
        RBus_UInt32  lane15_ctr2_even:30;
    };
}epi_epi_lane15_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane15_ctr2_odd:30;
    };
}epi_epi_lane15_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane16_ctr2_oe_en:1;
        RBus_UInt32  lane16_ctr2_even:30;
    };
}epi_epi_lane16_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane16_ctr2_odd:30;
    };
}epi_epi_lane16_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane17_ctr2_oe_en:1;
        RBus_UInt32  lane17_ctr2_even:30;
    };
}epi_epi_lane17_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane17_ctr2_odd:30;
    };
}epi_epi_lane17_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane18_ctr2_oe_en:1;
        RBus_UInt32  lane18_ctr2_even:30;
    };
}epi_epi_lane18_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane18_ctr2_odd:30;
    };
}epi_epi_lane18_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane19_ctr2_oe_en:1;
        RBus_UInt32  lane19_ctr2_even:30;
    };
}epi_epi_lane19_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane19_ctr2_odd:30;
    };
}epi_epi_lane19_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane20_ctr2_oe_en:1;
        RBus_UInt32  lane20_ctr2_even:30;
    };
}epi_epi_lane20_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane20_ctr2_odd:30;
    };
}epi_epi_lane20_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane21_ctr2_oe_en:1;
        RBus_UInt32  lane21_ctr2_even:30;
    };
}epi_epi_lane21_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane21_ctr2_odd:30;
    };
}epi_epi_lane21_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane22_ctr2_oe_en:1;
        RBus_UInt32  lane22_ctr2_even:30;
    };
}epi_epi_lane22_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane22_ctr2_odd:30;
    };
}epi_epi_lane22_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane23_ctr2_oe_en:1;
        RBus_UInt32  lane23_ctr2_even:30;
    };
}epi_epi_lane23_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane23_ctr2_odd:30;
    };
}epi_epi_lane23_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane0_ctr3_oe_en:1;
        RBus_UInt32  lane0_ctr3_even:30;
    };
}epi_epi_lane0_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane0_ctr3_odd:30;
    };
}epi_epi_lane0_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane1_ctr3_oe_en:1;
        RBus_UInt32  lane1_ctr3_even:30;
    };
}epi_epi_lane1_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane1_ctr3_odd:30;
    };
}epi_epi_lane1_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane2_ctr3_oe_en:1;
        RBus_UInt32  lane2_ctr3_even:30;
    };
}epi_epi_lane2_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane2_ctr3_odd:30;
    };
}epi_epi_lane2_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane3_ctr3_oe_en:1;
        RBus_UInt32  lane3_ctr3_even:30;
    };
}epi_epi_lane3_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane3_ctr3_odd:30;
    };
}epi_epi_lane3_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane4_ctr3_oe_en:1;
        RBus_UInt32  lane4_ctr3_even:30;
    };
}epi_epi_lane4_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane4_ctr3_odd:30;
    };
}epi_epi_lane4_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane5_ctr3_oe_en:1;
        RBus_UInt32  lane5_ctr3_even:30;
    };
}epi_epi_lane5_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane5_ctr3_odd:30;
    };
}epi_epi_lane5_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane6_ctr3_oe_en:1;
        RBus_UInt32  lane6_ctr3_even:30;
    };
}epi_epi_lane6_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane6_ctr3_odd:30;
    };
}epi_epi_lane6_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane7_ctr3_oe_en:1;
        RBus_UInt32  lane7_ctr3_even:30;
    };
}epi_epi_lane7_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane7_ctr3_odd:30;
    };
}epi_epi_lane7_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane8_ctr3_oe_en:1;
        RBus_UInt32  lane8_ctr3_even:30;
    };
}epi_epi_lane8_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane8_ctr3_odd:30;
    };
}epi_epi_lane8_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane9_ctr3_oe_en:1;
        RBus_UInt32  lane9_ctr3_even:30;
    };
}epi_epi_lane9_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane9_ctr3_odd:30;
    };
}epi_epi_lane9_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane10_ctr3_oe_en:1;
        RBus_UInt32  lane10_ctr3_even:30;
    };
}epi_epi_lane10_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane10_ctr3_odd:30;
    };
}epi_epi_lane10_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane11_ctr3_oe_en:1;
        RBus_UInt32  lane11_ctr3_even:30;
    };
}epi_epi_lane11_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane11_ctr3_odd:30;
    };
}epi_epi_lane11_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane12_ctr3_oe_en:1;
        RBus_UInt32  lane12_ctr3_even:30;
    };
}epi_epi_lane12_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane12_ctr3_odd:30;
    };
}epi_epi_lane12_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane13_ctr3_oe_en:1;
        RBus_UInt32  lane13_ctr3_even:30;
    };
}epi_epi_lane13_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane13_ctr3_odd:30;
    };
}epi_epi_lane13_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane14_ctr3_oe_en:1;
        RBus_UInt32  lane14_ctr3_even:30;
    };
}epi_epi_lane14_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane14_ctr3_odd:30;
    };
}epi_epi_lane14_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane15_ctr3_oe_en:1;
        RBus_UInt32  lane15_ctr3_even:30;
    };
}epi_epi_lane15_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane15_ctr3_odd:30;
    };
}epi_epi_lane15_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane16_ctr3_oe_en:1;
        RBus_UInt32  lane16_ctr3_even:30;
    };
}epi_epi_lane16_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane16_ctr3_odd:30;
    };
}epi_epi_lane16_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane17_ctr3_oe_en:1;
        RBus_UInt32  lane17_ctr3_even:30;
    };
}epi_epi_lane17_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane17_ctr3_odd:30;
    };
}epi_epi_lane17_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane18_ctr3_oe_en:1;
        RBus_UInt32  lane18_ctr3_even:30;
    };
}epi_epi_lane18_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane18_ctr3_odd:30;
    };
}epi_epi_lane18_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane19_ctr3_oe_en:1;
        RBus_UInt32  lane19_ctr3_even:30;
    };
}epi_epi_lane19_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane19_ctr3_odd:30;
    };
}epi_epi_lane19_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane20_ctr3_oe_en:1;
        RBus_UInt32  lane20_ctr3_even:30;
    };
}epi_epi_lane20_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane20_ctr3_odd:30;
    };
}epi_epi_lane20_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane21_ctr3_oe_en:1;
        RBus_UInt32  lane21_ctr3_even:30;
    };
}epi_epi_lane21_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane21_ctr3_odd:30;
    };
}epi_epi_lane21_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane22_ctr3_oe_en:1;
        RBus_UInt32  lane22_ctr3_even:30;
    };
}epi_epi_lane22_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane22_ctr3_odd:30;
    };
}epi_epi_lane22_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  lane23_ctr3_oe_en:1;
        RBus_UInt32  lane23_ctr3_even:30;
    };
}epi_epi_lane23_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:2;
        RBus_UInt32  lane23_ctr3_odd:30;
    };
}epi_epi_lane23_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dbuf_vsync_sel:1;
        RBus_UInt32  vsync_sel:1;
        RBus_UInt32  tcon_en:1;
    };
}epi_epi_tcon_ip_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon_across_frame_en:1;
        RBus_UInt32  res2:10;
        RBus_UInt32  tcon_output:20;
    };
}epi_epi_tcon_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dreg_dbuf1_en_n:1;
        RBus_UInt32  dreg_dbuf1_read_sel:1;
        RBus_UInt32  dreg_dbuf1_set:1;
    };
}epi_epi_double_buffer_ctrl1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dreg_dbuf2_en_n:1;
        RBus_UInt32  dreg_dbuf2_read_sel:1;
        RBus_UInt32  dreg_dbuf2_set:1;
    };
}epi_epi_double_buffer_ctrl2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dreg_dbuf3_en_n:1;
        RBus_UInt32  dreg_dbuf3_read_sel:1;
        RBus_UInt32  dreg_dbuf3_set:1;
    };
}epi_epi_double_buffer_ctrl3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dreg_dbuf4_en_n:1;
        RBus_UInt32  dreg_dbuf4_read_sel:1;
        RBus_UInt32  dreg_dbuf4_set:1;
    };
}epi_epi_double_buffer_ctrl4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dreg_dbuf5_en_n:1;
        RBus_UInt32  dreg_dbuf5_read_sel:1;
        RBus_UInt32  dreg_dbuf5_set:1;
    };
}epi_epi_double_buffer_ctrl5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dreg_dbuf6_en_n:1;
        RBus_UInt32  dreg_dbuf6_read_sel:1;
        RBus_UInt32  dreg_dbuf6_set:1;
    };
}epi_epi_double_buffer_ctrl6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dreg_dbuf7_en_n:1;
        RBus_UInt32  dreg_dbuf7_read_sel:1;
        RBus_UInt32  dreg_dbuf7_set:1;
    };
}epi_epi_double_buffer_ctrl7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dreg_dbuf8_en_n:1;
        RBus_UInt32  dreg_dbuf8_read_sel:1;
        RBus_UInt32  dreg_dbuf8_set:1;
    };
}epi_epi_double_buffer_ctrl8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_0:1;
        RBus_UInt32  tcon0_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon0_hend:15;
    };
}epi_epi_tcon0_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon0_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon0_vend:13;
    };
}epi_epi_tcon0_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon0_across_ctrl3_reset:1;
        RBus_UInt32  tcon0_mode:3;
        RBus_UInt32  tcon0_en:1;
        RBus_UInt32  tcon0_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon0_frame_tog_en:1;
        RBus_UInt32  tcon0_comb:3;
    };
}epi_epi_tcon0_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon0_across_frame_int:1;
        RBus_UInt32  tcon0_across_ctrl3_rp:12;
        RBus_UInt32  tcon0_hl_num:4;
        RBus_UInt32  tcon0_across_ctrl3_hp:12;
    };
}epi_epi_tcon0_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon0_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon0_frame_period:12;
    };
}epi_epi_tcon0_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon0_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon0_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon0_hoffset_shift_en:1;
        RBus_UInt32  tcon0_hoffset_shift_thd:12;
        RBus_UInt32  tcon0_hoffset_shift_value:6;
    };
}epi_epi_tcon0_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_1:1;
        RBus_UInt32  tcon1_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon1_hend:15;
    };
}epi_epi_tcon1_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon1_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon1_vend:13;
    };
}epi_epi_tcon1_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon1_across_ctrl3_reset:1;
        RBus_UInt32  tcon1_mode:3;
        RBus_UInt32  tcon1_en:1;
        RBus_UInt32  tcon1_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon1_frame_tog_en:1;
        RBus_UInt32  tcon1_comb:3;
    };
}epi_epi_tcon1_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon1_across_frame_int:1;
        RBus_UInt32  tcon1_across_ctrl3_rp:12;
        RBus_UInt32  tcon1_hl_num:4;
        RBus_UInt32  tcon1_across_ctrl3_hp:12;
    };
}epi_epi_tcon1_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon1_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon1_frame_period:12;
    };
}epi_epi_tcon1_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon1_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon1_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon1_hoffset_shift_en:1;
        RBus_UInt32  tcon1_hoffset_shift_thd:12;
        RBus_UInt32  tcon1_hoffset_shift_value:6;
    };
}epi_epi_tcon1_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_2:1;
        RBus_UInt32  tcon2_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon2_hend:15;
    };
}epi_epi_tcon2_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon2_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon2_vend:13;
    };
}epi_epi_tcon2_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon2_across_ctrl3_reset:1;
        RBus_UInt32  tcon2_mode:3;
        RBus_UInt32  tcon2_en:1;
        RBus_UInt32  tcon2_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon2_frame_tog_en:1;
        RBus_UInt32  tcon2_comb:3;
    };
}epi_epi_tcon2_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon2_across_frame_int:1;
        RBus_UInt32  tcon2_across_ctrl3_rp:12;
        RBus_UInt32  tcon2_hl_num:4;
        RBus_UInt32  tcon2_across_ctrl3_hp:12;
    };
}epi_epi_tcon2_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon2_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon2_frame_period:12;
    };
}epi_epi_tcon2_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon2_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon2_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon2_hoffset_shift_en:1;
        RBus_UInt32  tcon2_hoffset_shift_thd:12;
        RBus_UInt32  tcon2_hoffset_shift_value:6;
    };
}epi_epi_tcon2_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_3:1;
        RBus_UInt32  tcon3_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon3_hend:15;
    };
}epi_epi_tcon3_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon3_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon3_vend:13;
    };
}epi_epi_tcon3_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon3_across_ctrl3_reset:1;
        RBus_UInt32  tcon3_mode:3;
        RBus_UInt32  tcon3_en:1;
        RBus_UInt32  tcon3_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon3_frame_tog_en:1;
        RBus_UInt32  tcon3_comb:3;
    };
}epi_epi_tcon3_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon3_across_frame_int:1;
        RBus_UInt32  tcon3_across_ctrl3_rp:12;
        RBus_UInt32  tcon3_hl_num:4;
        RBus_UInt32  tcon3_across_ctrl3_hp:12;
    };
}epi_epi_tcon3_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon3_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon3_frame_period:12;
    };
}epi_epi_tcon3_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon3_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon3_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon3_hoffset_shift_en:1;
        RBus_UInt32  tcon3_hoffset_shift_thd:12;
        RBus_UInt32  tcon3_hoffset_shift_value:6;
    };
}epi_epi_tcon3_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_4:1;
        RBus_UInt32  tcon4_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon4_hend:15;
    };
}epi_epi_tcon4_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon4_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon4_vend:13;
    };
}epi_epi_tcon4_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon4_across_ctrl3_reset:1;
        RBus_UInt32  tcon4_mode:3;
        RBus_UInt32  tcon4_en:1;
        RBus_UInt32  tcon4_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon4_frame_tog_en:1;
        RBus_UInt32  tcon4_comb:3;
    };
}epi_epi_tcon4_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon4_across_frame_int:1;
        RBus_UInt32  tcon4_across_ctrl3_rp:12;
        RBus_UInt32  tcon4_hl_num:4;
        RBus_UInt32  tcon4_across_ctrl3_hp:12;
    };
}epi_epi_tcon4_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon4_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon4_frame_period:12;
    };
}epi_epi_tcon4_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon4_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon4_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon4_hoffset_shift_en:1;
        RBus_UInt32  tcon4_hoffset_shift_thd:12;
        RBus_UInt32  tcon4_hoffset_shift_value:6;
    };
}epi_epi_tcon4_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_5:1;
        RBus_UInt32  tcon5_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon5_hend:15;
    };
}epi_epi_tcon5_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon5_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon5_vend:13;
    };
}epi_epi_tcon5_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon5_across_ctrl3_reset:1;
        RBus_UInt32  tcon5_mode:3;
        RBus_UInt32  tcon5_en:1;
        RBus_UInt32  tcon5_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon5_frame_tog_en:1;
        RBus_UInt32  tcon5_comb:3;
    };
}epi_epi_tcon5_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon5_across_frame_int:1;
        RBus_UInt32  tcon5_across_ctrl3_rp:12;
        RBus_UInt32  tcon5_hl_num:4;
        RBus_UInt32  tcon5_across_ctrl3_hp:12;
    };
}epi_epi_tcon5_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon5_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon5_frame_period:12;
    };
}epi_epi_tcon5_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon5_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon5_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon5_hoffset_shift_en:1;
        RBus_UInt32  tcon5_hoffset_shift_thd:12;
        RBus_UInt32  tcon5_hoffset_shift_value:6;
    };
}epi_epi_tcon5_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_6:1;
        RBus_UInt32  tcon6_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon6_hend:15;
    };
}epi_epi_tcon6_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon6_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon6_vend:13;
    };
}epi_epi_tcon6_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon6_across_ctrl3_reset:1;
        RBus_UInt32  tcon6_mode:3;
        RBus_UInt32  tcon6_en:1;
        RBus_UInt32  tcon6_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon6_frame_tog_en:1;
        RBus_UInt32  tcon6_comb:3;
    };
}epi_epi_tcon6_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon6_across_frame_int:1;
        RBus_UInt32  tcon6_across_ctrl3_rp:12;
        RBus_UInt32  tcon6_hl_num:4;
        RBus_UInt32  tcon6_across_ctrl3_hp:12;
    };
}epi_epi_tcon6_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon6_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon6_frame_period:12;
    };
}epi_epi_tcon6_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon6_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon6_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon6_hoffset_shift_en:1;
        RBus_UInt32  tcon6_hoffset_shift_thd:12;
        RBus_UInt32  tcon6_hoffset_shift_value:6;
    };
}epi_epi_tcon6_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_7:1;
        RBus_UInt32  tcon7_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon7_hend:15;
    };
}epi_epi_tcon7_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon7_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon7_vend:13;
    };
}epi_epi_tcon7_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon7_across_ctrl3_reset:1;
        RBus_UInt32  tcon7_mode:3;
        RBus_UInt32  tcon7_en:1;
        RBus_UInt32  tcon7_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon7_frame_tog_en:1;
        RBus_UInt32  tcon7_comb:3;
    };
}epi_epi_tcon7_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon7_across_frame_int:1;
        RBus_UInt32  tcon7_across_ctrl3_rp:12;
        RBus_UInt32  tcon7_hl_num:4;
        RBus_UInt32  tcon7_across_ctrl3_hp:12;
    };
}epi_epi_tcon7_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon7_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon7_frame_period:12;
    };
}epi_epi_tcon7_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon7_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon7_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon7_hoffset_shift_en:1;
        RBus_UInt32  tcon7_hoffset_shift_thd:12;
        RBus_UInt32  tcon7_hoffset_shift_value:6;
    };
}epi_epi_tcon7_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_8:1;
        RBus_UInt32  tcon8_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon8_hend:15;
    };
}epi_epi_tcon8_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon8_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon8_vend:13;
    };
}epi_epi_tcon8_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon8_across_ctrl3_reset:1;
        RBus_UInt32  tcon8_mode:3;
        RBus_UInt32  tcon8_en:1;
        RBus_UInt32  tcon8_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon8_frame_tog_en:1;
        RBus_UInt32  tcon8_comb:3;
    };
}epi_epi_tcon8_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon8_across_frame_int:1;
        RBus_UInt32  tcon8_across_ctrl3_rp:12;
        RBus_UInt32  tcon8_hl_num:4;
        RBus_UInt32  tcon8_across_ctrl3_hp:12;
    };
}epi_epi_tcon8_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon8_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon8_frame_period:12;
    };
}epi_epi_tcon8_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon8_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon8_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon8_hoffset_shift_en:1;
        RBus_UInt32  tcon8_hoffset_shift_thd:12;
        RBus_UInt32  tcon8_hoffset_shift_value:6;
    };
}epi_epi_tcon8_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_9:1;
        RBus_UInt32  tcon9_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon9_hend:15;
    };
}epi_epi_tcon9_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon9_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon9_vend:13;
    };
}epi_epi_tcon9_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon9_across_ctrl3_reset:1;
        RBus_UInt32  tcon9_mode:3;
        RBus_UInt32  tcon9_en:1;
        RBus_UInt32  tcon9_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon9_frame_tog_en:1;
        RBus_UInt32  tcon9_comb:3;
    };
}epi_epi_tcon9_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon9_across_frame_int:1;
        RBus_UInt32  tcon9_across_ctrl3_rp:12;
        RBus_UInt32  tcon9_hl_num:4;
        RBus_UInt32  tcon9_across_ctrl3_hp:12;
    };
}epi_epi_tcon9_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon9_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon9_frame_period:12;
    };
}epi_epi_tcon9_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon9_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon9_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon9_hoffset_shift_en:1;
        RBus_UInt32  tcon9_hoffset_shift_thd:12;
        RBus_UInt32  tcon9_hoffset_shift_value:6;
    };
}epi_epi_tcon9_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_10:1;
        RBus_UInt32  tcon10_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon10_hend:15;
    };
}epi_epi_tcon10_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon10_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon10_vend:13;
    };
}epi_epi_tcon10_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon10_across_ctrl3_reset:1;
        RBus_UInt32  tcon10_mode:3;
        RBus_UInt32  tcon10_en:1;
        RBus_UInt32  tcon10_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon10_frame_tog_en:1;
        RBus_UInt32  tcon10_comb:3;
    };
}epi_epi_tcon10_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon10_across_frame_int:1;
        RBus_UInt32  tcon10_across_ctrl3_rp:12;
        RBus_UInt32  tcon10_hl_num:4;
        RBus_UInt32  tcon10_across_ctrl3_hp:12;
    };
}epi_epi_tcon10_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon10_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon10_frame_period:12;
    };
}epi_epi_tcon10_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon10_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon10_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon10_hoffset_shift_en:1;
        RBus_UInt32  tcon10_hoffset_shift_thd:12;
        RBus_UInt32  tcon10_hoffset_shift_value:6;
    };
}epi_epi_tcon10_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_11:1;
        RBus_UInt32  tcon11_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon11_hend:15;
    };
}epi_epi_tcon11_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon11_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon11_vend:13;
    };
}epi_epi_tcon11_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon11_across_ctrl3_reset:1;
        RBus_UInt32  tcon11_mode:3;
        RBus_UInt32  tcon11_en:1;
        RBus_UInt32  tcon11_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon11_frame_tog_en:1;
        RBus_UInt32  tcon11_comb:3;
    };
}epi_epi_tcon11_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon11_across_frame_int:1;
        RBus_UInt32  tcon11_across_ctrl3_rp:12;
        RBus_UInt32  tcon11_hl_num:4;
        RBus_UInt32  tcon11_across_ctrl3_hp:12;
    };
}epi_epi_tcon11_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon11_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon11_frame_period:12;
    };
}epi_epi_tcon11_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon11_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon11_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon11_hoffset_shift_en:1;
        RBus_UInt32  tcon11_hoffset_shift_thd:12;
        RBus_UInt32  tcon11_hoffset_shift_value:6;
    };
}epi_epi_tcon11_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_12:1;
        RBus_UInt32  tcon12_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon12_hend:15;
    };
}epi_epi_tcon12_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon12_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon12_vend:13;
    };
}epi_epi_tcon12_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon12_across_ctrl3_reset:1;
        RBus_UInt32  tcon12_mode:3;
        RBus_UInt32  tcon12_en:1;
        RBus_UInt32  tcon12_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon12_frame_tog_en:1;
        RBus_UInt32  tcon12_comb:3;
    };
}epi_epi_tcon12_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon12_across_frame_int:1;
        RBus_UInt32  tcon12_across_ctrl3_rp:12;
        RBus_UInt32  tcon12_hl_num:4;
        RBus_UInt32  tcon12_across_ctrl3_hp:12;
    };
}epi_epi_tcon12_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon12_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon12_frame_period:12;
    };
}epi_epi_tcon12_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon12_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon12_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon12_hoffset_shift_en:1;
        RBus_UInt32  tcon12_hoffset_shift_thd:12;
        RBus_UInt32  tcon12_hoffset_shift_value:6;
    };
}epi_epi_tcon12_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_13:1;
        RBus_UInt32  tcon13_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon13_hend:15;
    };
}epi_epi_tcon13_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon13_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon13_vend:13;
    };
}epi_epi_tcon13_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon13_across_ctrl3_reset:1;
        RBus_UInt32  tcon13_mode:3;
        RBus_UInt32  tcon13_en:1;
        RBus_UInt32  tcon13_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon13_frame_tog_en:1;
        RBus_UInt32  tcon13_comb:3;
    };
}epi_epi_tcon13_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon13_across_frame_int:1;
        RBus_UInt32  tcon13_across_ctrl3_rp:12;
        RBus_UInt32  tcon13_hl_num:4;
        RBus_UInt32  tcon13_across_ctrl3_hp:12;
    };
}epi_epi_tcon13_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon13_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon13_frame_period:12;
    };
}epi_epi_tcon13_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon13_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon13_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon13_hoffset_shift_en:1;
        RBus_UInt32  tcon13_hoffset_shift_thd:12;
        RBus_UInt32  tcon13_hoffset_shift_value:6;
    };
}epi_epi_tcon13_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_14:1;
        RBus_UInt32  tcon14_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon14_hend:15;
    };
}epi_epi_tcon14_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon14_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon14_vend:13;
    };
}epi_epi_tcon14_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon14_across_ctrl3_reset:1;
        RBus_UInt32  tcon14_mode:3;
        RBus_UInt32  tcon14_en:1;
        RBus_UInt32  tcon14_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon14_frame_tog_en:1;
        RBus_UInt32  tcon14_comb:3;
    };
}epi_epi_tcon14_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon14_across_frame_int:1;
        RBus_UInt32  tcon14_across_ctrl3_rp:12;
        RBus_UInt32  tcon14_hl_num:4;
        RBus_UInt32  tcon14_across_ctrl3_hp:12;
    };
}epi_epi_tcon14_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon14_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon14_frame_period:12;
    };
}epi_epi_tcon14_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon14_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon14_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon14_hoffset_shift_en:1;
        RBus_UInt32  tcon14_hoffset_shift_thd:12;
        RBus_UInt32  tcon14_hoffset_shift_value:6;
    };
}epi_epi_tcon14_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_15:1;
        RBus_UInt32  tcon15_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon15_hend:15;
    };
}epi_epi_tcon15_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon15_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon15_vend:13;
    };
}epi_epi_tcon15_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon15_across_ctrl3_reset:1;
        RBus_UInt32  tcon15_mode:3;
        RBus_UInt32  tcon15_en:1;
        RBus_UInt32  tcon15_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon15_frame_tog_en:1;
        RBus_UInt32  tcon15_comb:3;
    };
}epi_epi_tcon15_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon15_across_frame_int:1;
        RBus_UInt32  tcon15_across_ctrl3_rp:12;
        RBus_UInt32  tcon15_hl_num:4;
        RBus_UInt32  tcon15_across_ctrl3_hp:12;
    };
}epi_epi_tcon15_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon15_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon15_frame_period:12;
    };
}epi_epi_tcon15_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon15_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon15_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon15_hoffset_shift_en:1;
        RBus_UInt32  tcon15_hoffset_shift_thd:12;
        RBus_UInt32  tcon15_hoffset_shift_value:6;
    };
}epi_epi_tcon15_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_16:1;
        RBus_UInt32  tcon16_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon16_hend:15;
    };
}epi_epi_tcon16_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon16_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon16_vend:13;
    };
}epi_epi_tcon16_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon16_across_ctrl3_reset:1;
        RBus_UInt32  tcon16_mode:3;
        RBus_UInt32  tcon16_en:1;
        RBus_UInt32  tcon16_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon16_frame_tog_en:1;
        RBus_UInt32  tcon16_comb:3;
    };
}epi_epi_tcon16_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon16_across_frame_int:1;
        RBus_UInt32  tcon16_across_ctrl3_rp:12;
        RBus_UInt32  tcon16_hl_num:4;
        RBus_UInt32  tcon16_across_ctrl3_hp:12;
    };
}epi_epi_tcon16_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon16_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon16_frame_period:12;
    };
}epi_epi_tcon16_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon16_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon16_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon16_hoffset_shift_en:1;
        RBus_UInt32  tcon16_hoffset_shift_thd:12;
        RBus_UInt32  tcon16_hoffset_shift_value:6;
    };
}epi_epi_tcon16_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_17:1;
        RBus_UInt32  tcon17_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon17_hend:15;
    };
}epi_epi_tcon17_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon17_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon17_vend:13;
    };
}epi_epi_tcon17_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon17_across_ctrl3_reset:1;
        RBus_UInt32  tcon17_mode:3;
        RBus_UInt32  tcon17_en:1;
        RBus_UInt32  tcon17_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon17_frame_tog_en:1;
        RBus_UInt32  tcon17_comb:3;
    };
}epi_epi_tcon17_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon17_across_frame_int:1;
        RBus_UInt32  tcon17_across_ctrl3_rp:12;
        RBus_UInt32  tcon17_hl_num:4;
        RBus_UInt32  tcon17_across_ctrl3_hp:12;
    };
}epi_epi_tcon17_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon17_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon17_frame_period:12;
    };
}epi_epi_tcon17_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon17_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon17_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon17_hoffset_shift_en:1;
        RBus_UInt32  tcon17_hoffset_shift_thd:12;
        RBus_UInt32  tcon17_hoffset_shift_value:6;
    };
}epi_epi_tcon17_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_18:1;
        RBus_UInt32  tcon18_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon18_hend:15;
    };
}epi_epi_tcon18_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon18_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon18_vend:13;
    };
}epi_epi_tcon18_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon18_across_ctrl3_reset:1;
        RBus_UInt32  tcon18_mode:3;
        RBus_UInt32  tcon18_en:1;
        RBus_UInt32  tcon18_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon18_frame_tog_en:1;
        RBus_UInt32  tcon18_comb:3;
    };
}epi_epi_tcon18_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon18_across_frame_int:1;
        RBus_UInt32  tcon18_across_ctrl3_rp:12;
        RBus_UInt32  tcon18_hl_num:4;
        RBus_UInt32  tcon18_across_ctrl3_hp:12;
    };
}epi_epi_tcon18_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon18_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon18_frame_period:12;
    };
}epi_epi_tcon18_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon18_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon18_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon18_hoffset_shift_en:1;
        RBus_UInt32  tcon18_hoffset_shift_thd:12;
        RBus_UInt32  tcon18_hoffset_shift_value:6;
    };
}epi_epi_tcon18_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_19:1;
        RBus_UInt32  tcon19_hstart:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon19_hend:15;
    };
}epi_epi_tcon19_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon19_vstart:13;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon19_vend:13;
    };
}epi_epi_tcon19_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  tcon19_across_ctrl3_reset:1;
        RBus_UInt32  tcon19_mode:3;
        RBus_UInt32  tcon19_en:1;
        RBus_UInt32  tcon19_inv:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  tcon19_frame_tog_en:1;
        RBus_UInt32  tcon19_comb:3;
    };
}epi_epi_tcon19_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon19_across_frame_int:1;
        RBus_UInt32  tcon19_across_ctrl3_rp:12;
        RBus_UInt32  tcon19_hl_num:4;
        RBus_UInt32  tcon19_across_ctrl3_hp:12;
    };
}epi_epi_tcon19_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon19_frame_offset:12;
        RBus_UInt32  res2:4;
        RBus_UInt32  tcon19_frame_period:12;
    };
}epi_epi_tcon19_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon19_hl:16;
        RBus_UInt32  res1:16;
    };
}epi_epi_tcon19_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  tcon19_hoffset_shift_en:1;
        RBus_UInt32  tcon19_hoffset_shift_thd:12;
        RBus_UInt32  tcon19_hoffset_shift_value:6;
    };
}epi_epi_tcon19_h_offset_shift_RBUS;

#else //apply LITTLE_ENDIAN

//======EPI register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_0:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_0:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_1:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_1:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_2:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_2:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_3:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_3:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_4:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_4:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_5:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_5:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_6:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_6:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_7:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_7:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_8:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_8:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_9:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_9:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_10:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_10:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_11:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_11:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_12:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_12:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_13:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_13:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_14:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_14:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_15:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_15:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_16:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_16:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_17:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_17:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_18:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_18:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_19:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_19:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_20:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_20:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_21:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_21:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_22:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_22:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase1_preamble_num_23:4;
        RBus_UInt32  res1:12;
        RBus_UInt32  phase2_preamble_num_23:4;
        RBus_UInt32  res2:12;
    };
}epi_epi_packet_ctr1_0_23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_version:3;
        RBus_UInt32  res1:1;
        RBus_UInt32  bist_pattern_0:18;
        RBus_UInt32  pn_swap:1;
        RBus_UInt32  data_mode_change:1;
        RBus_UInt32  bist_mode_select:3;
        RBus_UInt32  epi_bit_mode:2;
        RBus_UInt32  prbs7_tx_en:1;
        RBus_UInt32  epi_data_unfl_clr:1;
        RBus_UInt32  epi_data_unfl:1;
    };
}epi_epi_packet_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  epi_lock_sel:1;
        RBus_UInt32  epi_lock:1;
        RBus_UInt32  hw_lock:1;
        RBus_UInt32  bist_pattern_1:18;
        RBus_UInt32  res2:2;
        RBus_UInt32  data_start_en:1;
        RBus_UInt32  ctrl3_en:1;
        RBus_UInt32  ctrl_start_en:1;
        RBus_UInt32  res3:1;
        RBus_UInt32  epi_reset:1;
        RBus_UInt32  dummy18026064_30:2;
        RBus_UInt32  force_ctsfifo_rstn_epi:1;
    };
}epi_epi_clock_ctrl0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  avcom_h2dot_sel:6;
        RBus_UInt32  res1:2;
        RBus_UInt32  avcom_pol_sel:6;
        RBus_UInt32  res2:18;
    };
}epi_epi_clock_ctrl1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:9;
        RBus_UInt32  dummy1802606c_9_9:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  front_value:2;
        RBus_UInt32  back_value:2;
        RBus_UInt32  epi_enable:1;
        RBus_UInt32  res3:3;
        RBus_UInt32  port_num:5;
        RBus_UInt32  res4:5;
        RBus_UInt32  ext_subpixel_mode:1;
        RBus_UInt32  two_pixel_mode:1;
    };
}epi_epi_port_option_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  front_rlc:3;
        RBus_UInt32  res1:1;
        RBus_UInt32  front_data:3;
        RBus_UInt32  res2:1;
        RBus_UInt32  front_cmd:3;
        RBus_UInt32  res3:1;
        RBus_UInt32  epi_otpin_port_sel:5;
        RBus_UInt32  res4:3;
        RBus_UInt32  dummy18026070_24_20:5;
        RBus_UInt32  res5:3;
        RBus_UInt32  epi_otpin_ver_sel:1;
        RBus_UInt32  res6:2;
        RBus_UInt32  epi_dbg_en:1;
    };
}epi_epi_cmpi_front_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  back_dummy_num:5;
        RBus_UInt32  res1:11;
        RBus_UInt32  front_dummy_num:5;
        RBus_UInt32  res2:11;
    };
}epi_epi_dummy_en_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  f0_dummy_color_sel:2;
        RBus_UInt32  f1_dummy_color_sel:2;
        RBus_UInt32  f2_dummy_color_sel:2;
        RBus_UInt32  f3_dummy_color_sel:2;
        RBus_UInt32  f4_dummy_color_sel:2;
        RBus_UInt32  f5_dummy_color_sel:2;
        RBus_UInt32  f6_dummy_color_sel:2;
        RBus_UInt32  f7_dummy_color_sel:2;
        RBus_UInt32  f8_dummy_color_sel:2;
        RBus_UInt32  f9_dummy_color_sel:2;
        RBus_UInt32  f10_dummy_color_sel:2;
        RBus_UInt32  f11_dummy_color_sel:2;
        RBus_UInt32  f12_dummy_color_sel:2;
        RBus_UInt32  f13_dummy_color_sel:2;
        RBus_UInt32  f14_dummy_color_sel:2;
        RBus_UInt32  f15_dummy_color_sel:2;
    };
}epi_epi_dummy_sel_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  b15_dummy_color_sel:2;
        RBus_UInt32  b14_dummy_color_sel:2;
        RBus_UInt32  b13_dummy_color_sel:2;
        RBus_UInt32  b12_dummy_color_sel:2;
        RBus_UInt32  b11_dummy_color_sel:2;
        RBus_UInt32  b10_dummy_color_sel:2;
        RBus_UInt32  b9_dummy_color_sel:2;
        RBus_UInt32  b8_dummy_color_sel:2;
        RBus_UInt32  b7_dummy_color_sel:2;
        RBus_UInt32  b6_dummy_color_sel:2;
        RBus_UInt32  b5_dummy_color_sel:2;
        RBus_UInt32  b4_dummy_color_sel:2;
        RBus_UInt32  b3_dummy_color_sel:2;
        RBus_UInt32  b2_dummy_color_sel:2;
        RBus_UInt32  b1_dummy_color_sel:2;
        RBus_UInt32  b0_dummy_color_sel:2;
    };
}epi_epi_dummy_sel_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_color_0:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_dummy_color_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_color_1:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_dummy_color_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_color_2:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_dummy_color_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy_color_3:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_dummy_color_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  crc_start:1;
        RBus_UInt32  crc_conti:1;
        RBus_UInt32  crc_mismatch_clear:1;
        RBus_UInt32  dummy18026090_3:1;
        RBus_UInt32  crc_port_sel:5;
        RBus_UInt32  dummy18026090_15:7;
        RBus_UInt32  crc_mismatch_count:16;
    };
}epi_epi_crc_ctrl_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  crc_result:32;
    };
}epi_epi_crc_ctrl_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  crc_golden:32;
    };
}epi_epi_crc_ctrl_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_src_data:30;
        RBus_UInt32  epi_src_sel:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_data_src_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_dbuf_read_sel:1;
        RBus_UInt32  inv_dbuf_apply:1;
        RBus_UInt32  inv_dbuf_en:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_packet_ctr1_inv_dbuf_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:4;
        RBus_UInt32  inv_table_line_cycle:5;
        RBus_UInt32  res2:23;
    };
}epi_epi_packet_ctr1_inv_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_line_8:4;
        RBus_UInt32  inv_line_7:4;
        RBus_UInt32  inv_line_6:4;
        RBus_UInt32  inv_line_5:4;
        RBus_UInt32  inv_line_4:4;
        RBus_UInt32  inv_line_3:4;
        RBus_UInt32  inv_line_2:4;
        RBus_UInt32  inv_line_1:4;
    };
}epi_epi_packet_ctr1_inv_table_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_line_16:4;
        RBus_UInt32  inv_line_15:4;
        RBus_UInt32  inv_line_14:4;
        RBus_UInt32  inv_line_13:4;
        RBus_UInt32  inv_line_12:4;
        RBus_UInt32  inv_line_11:4;
        RBus_UInt32  inv_line_10:4;
        RBus_UInt32  inv_line_9:4;
    };
}epi_epi_packet_ctr1_inv_table_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_line_24:4;
        RBus_UInt32  inv_line_23:4;
        RBus_UInt32  inv_line_22:4;
        RBus_UInt32  inv_line_21:4;
        RBus_UInt32  inv_line_20:4;
        RBus_UInt32  inv_line_19:4;
        RBus_UInt32  inv_line_18:4;
        RBus_UInt32  inv_line_17:4;
    };
}epi_epi_packet_ctr1_inv_table_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_line_32:4;
        RBus_UInt32  inv_line_31:4;
        RBus_UInt32  inv_line_30:4;
        RBus_UInt32  inv_line_29:4;
        RBus_UInt32  inv_line_28:4;
        RBus_UInt32  inv_line_27:4;
        RBus_UInt32  inv_line_26:4;
        RBus_UInt32  inv_line_25:4;
    };
}epi_epi_packet_ctr1_inv_table_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rlc_en:1;
        RBus_UInt32  res1:31;
    };
}epi_epi_cmpi_rlc_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr_tcon_source:6;
        RBus_UInt32  scr_tcon_rst_en:1;
        RBus_UInt32  scr_every_line_rst:1;
        RBus_UInt32  scr_tcon_rst_sel:1;
        RBus_UInt32  scr_out_swap:1;
        RBus_UInt32  scr_tcon_enb_en:1;
        RBus_UInt32  scr_tcon_source2:5;
        RBus_UInt32  res1:16;
    };
}epi_epi_scr_tcon_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr8_enable:1;
        RBus_UInt32  scr8_rst_mode:1;
        RBus_UInt32  ini_scr8_en:1;
        RBus_UInt32  scr8_sw_rst:1;
        RBus_UInt32  scr8_type:2;
        RBus_UInt32  res1:26;
    };
}epi_epi_scr8_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr8_ini_val:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_scr8_ini_val_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr10_enable:1;
        RBus_UInt32  scr10_rst_mode:1;
        RBus_UInt32  ini_scr10_en:1;
        RBus_UInt32  scr10_sw_rst:1;
        RBus_UInt32  scr10_type:2;
        RBus_UInt32  res1:26;
    };
}epi_epi_scr10_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr10_ini_val:20;
        RBus_UInt32  res1:12;
    };
}epi_epi_scr10_ini_val_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr8_cm_enable:1;
        RBus_UInt32  scr8_cm_rst_mode:1;
        RBus_UInt32  res1:1;
        RBus_UInt32  scr8cm_sw_rst:1;
        RBus_UInt32  res2:28;
    };
}epi_epi_scr8cm_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr8_cm_ini_val:12;
        RBus_UInt32  res1:20;
    };
}epi_epi_scr8cm_ini_val_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr10_cm_enable:1;
        RBus_UInt32  scr10_cm_rst_mode:1;
        RBus_UInt32  res1:1;
        RBus_UInt32  scr10cm_sw_rst:1;
        RBus_UInt32  res2:28;
    };
}epi_epi_scr10cm_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr10_cm_ini_val:10;
        RBus_UInt32  res1:22;
    };
}epi_epi_scr10cm_ini_val_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_front_color_sel:2;
        RBus_UInt32  res1:2;
        RBus_UInt32  cmpi_middle_color_sel:2;
        RBus_UInt32  res2:2;
        RBus_UInt32  cmpi_back_color_sel:2;
        RBus_UInt32  res3:2;
        RBus_UInt32  dummy180261a0_15_12:4;
        RBus_UInt32  cmpi_pgamma_en:1;
        RBus_UInt32  res4:15;
    };
}epi_epi_cmpi_pg_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_cmd_st:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_cmd_st_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_cmd_cmd1:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_cmd_cmd1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_cmd_cmd2:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_cmd_cmd2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_cmd_cmd3:21;
        RBus_UInt32  res1:11;
    };
}epi_epi_cmpi_pg_cmd_cmd3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_start:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_start_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data0:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_data0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data1:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_data1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data2:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_data2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data3:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_data3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data4:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_data4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data5:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_data5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data6:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_data6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data7:21;
        RBus_UInt32  res1:11;
    };
}epi_epi_cmpi_pg_data7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data8:21;
        RBus_UInt32  res1:11;
    };
}epi_epi_cmpi_pg_data8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_data9:21;
        RBus_UInt32  res1:11;
    };
}epi_epi_cmpi_pg_data9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmpi_pg_end:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_cmpi_pg_end_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ls_port_en:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_ls_port_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  hs_port_en:24;
        RBus_UInt32  res1:8;
    };
}epi_epi_hs_port_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  data_port_en:24;
        RBus_UInt32  res1:7;
        RBus_UInt32  constant_update_mode:1;
    };
}epi_epi_data_port_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  sw_cal_value:14;
        RBus_UInt32  res1:17;
        RBus_UInt32  sw_cal:1;
    };
}epi_epi_den_fall_loca_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ctr12_ref_soe:2;
        RBus_UInt32  soe_table_line_cycle:2;
        RBus_UInt32  res1:28;
    };
}epi_epi_soe_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane12_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane13_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane14_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane15_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane17_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane18_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane19_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane20_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane21_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane22_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_soe0:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line0_lane23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_soe1:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line1_lane23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_soe2:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line2_lane23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_soe3:18;
        RBus_UInt32  res1:14;
    };
}epi_epi_soe_line3_lane23_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_d_st_c0_mux_sel:6;
        RBus_UInt32  epi_d_st_c1_mux_sel:6;
        RBus_UInt32  epi_d_st_c2_mux_sel:6;
        RBus_UInt32  epi_d_st_c3_mux_sel:6;
        RBus_UInt32  epi_d_st_c4_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_dst_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_d_st_c5_mux_sel:6;
        RBus_UInt32  epi_d_st_c6_mux_sel:6;
        RBus_UInt32  epi_d_st_c7_mux_sel:6;
        RBus_UInt32  epi_d_st_c8_mux_sel:6;
        RBus_UInt32  epi_d_st_c9_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_dst_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_d_st_c10_mux_sel:6;
        RBus_UInt32  epi_d_st_c11_mux_sel:6;
        RBus_UInt32  epi_d_st_c12_mux_sel:6;
        RBus_UInt32  epi_d_st_c13_mux_sel:6;
        RBus_UInt32  epi_d_st_c14_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_dst_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_d_st_c15_mux_sel:6;
        RBus_UInt32  epi_d_st_c16_mux_sel:6;
        RBus_UInt32  epi_d_st_c17_mux_sel:6;
        RBus_UInt32  epi_d_st_c18_mux_sel:6;
        RBus_UInt32  epi_d_st_c19_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_dst_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_d_st_c20_mux_sel:6;
        RBus_UInt32  epi_d_st_c21_mux_sel:6;
        RBus_UInt32  epi_d_st_c22_mux_sel:6;
        RBus_UInt32  epi_d_st_c23_mux_sel:6;
        RBus_UInt32  epi_d_st_c24_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_dst_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_d_st_c25_mux_sel:6;
        RBus_UInt32  epi_d_st_c26_mux_sel:6;
        RBus_UInt32  epi_d_st_c27_mux_sel:6;
        RBus_UInt32  epi_d_st_c28_mux_sel:6;
        RBus_UInt32  epi_d_st_c29_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_dst_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_c_st_c0_mux_sel:6;
        RBus_UInt32  epi_c_st_c1_mux_sel:6;
        RBus_UInt32  epi_c_st_c2_mux_sel:6;
        RBus_UInt32  epi_c_st_c3_mux_sel:6;
        RBus_UInt32  epi_c_st_c4_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_cst_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_c_st_c5_mux_sel:6;
        RBus_UInt32  epi_c_st_c6_mux_sel:6;
        RBus_UInt32  epi_c_st_c7_mux_sel:6;
        RBus_UInt32  epi_c_st_c8_mux_sel:6;
        RBus_UInt32  epi_c_st_c9_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_cst_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_c_st_c10_mux_sel:6;
        RBus_UInt32  epi_c_st_c11_mux_sel:6;
        RBus_UInt32  epi_c_st_c12_mux_sel:6;
        RBus_UInt32  epi_c_st_c13_mux_sel:6;
        RBus_UInt32  epi_c_st_c14_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_cst_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_c_st_c15_mux_sel:6;
        RBus_UInt32  epi_c_st_c16_mux_sel:6;
        RBus_UInt32  epi_c_st_c17_mux_sel:6;
        RBus_UInt32  epi_c_st_c18_mux_sel:6;
        RBus_UInt32  epi_c_st_c19_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_cst_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_c_st_c20_mux_sel:6;
        RBus_UInt32  epi_c_st_c21_mux_sel:6;
        RBus_UInt32  epi_c_st_c22_mux_sel:6;
        RBus_UInt32  epi_c_st_c23_mux_sel:6;
        RBus_UInt32  epi_c_st_c24_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_cst_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_c_st_c25_mux_sel:6;
        RBus_UInt32  epi_c_st_c26_mux_sel:6;
        RBus_UInt32  epi_c_st_c27_mux_sel:6;
        RBus_UInt32  epi_c_st_c28_mux_sel:6;
        RBus_UInt32  epi_c_st_c29_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_cst_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr1_c0_mux_sel:6;
        RBus_UInt32  lane_ctr1_c1_mux_sel:6;
        RBus_UInt32  lane_ctr1_c2_mux_sel:6;
        RBus_UInt32  lane_ctr1_c3_mux_sel:6;
        RBus_UInt32  lane_ctr1_c4_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr1_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr1_c5_mux_sel:6;
        RBus_UInt32  lane_ctr1_c6_mux_sel:6;
        RBus_UInt32  lane_ctr1_c7_mux_sel:6;
        RBus_UInt32  lane_ctr1_c8_mux_sel:6;
        RBus_UInt32  lane_ctr1_c9_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr1_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr1_c10_mux_sel:6;
        RBus_UInt32  lane_ctr1_c11_mux_sel:6;
        RBus_UInt32  lane_ctr1_c12_mux_sel:6;
        RBus_UInt32  lane_ctr1_c13_mux_sel:6;
        RBus_UInt32  lane_ctr1_c14_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr1_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr1_c15_mux_sel:6;
        RBus_UInt32  lane_ctr1_c16_mux_sel:6;
        RBus_UInt32  lane_ctr1_c17_mux_sel:6;
        RBus_UInt32  lane_ctr1_c18_mux_sel:6;
        RBus_UInt32  lane_ctr1_c19_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr1_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr1_c20_mux_sel:6;
        RBus_UInt32  lane_ctr1_c21_mux_sel:6;
        RBus_UInt32  lane_ctr1_c22_mux_sel:6;
        RBus_UInt32  lane_ctr1_c23_mux_sel:6;
        RBus_UInt32  lane_ctr1_c24_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr1_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr1_c25_mux_sel:6;
        RBus_UInt32  lane_ctr1_c26_mux_sel:6;
        RBus_UInt32  lane_ctr1_c27_mux_sel:6;
        RBus_UInt32  lane_ctr1_c28_mux_sel:6;
        RBus_UInt32  lane_ctr1_c29_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr1_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr2_c0_mux_sel:6;
        RBus_UInt32  lane_ctr2_c1_mux_sel:6;
        RBus_UInt32  lane_ctr2_c2_mux_sel:6;
        RBus_UInt32  lane_ctr2_c3_mux_sel:6;
        RBus_UInt32  lane_ctr2_c4_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr2_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr2_c5_mux_sel:6;
        RBus_UInt32  lane_ctr2_c6_mux_sel:6;
        RBus_UInt32  lane_ctr2_c7_mux_sel:6;
        RBus_UInt32  lane_ctr2_c8_mux_sel:6;
        RBus_UInt32  lane_ctr2_c9_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr2_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr2_c10_mux_sel:6;
        RBus_UInt32  lane_ctr2_c11_mux_sel:6;
        RBus_UInt32  lane_ctr2_c12_mux_sel:6;
        RBus_UInt32  lane_ctr2_c13_mux_sel:6;
        RBus_UInt32  lane_ctr2_c14_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr2_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr2_c15_mux_sel:6;
        RBus_UInt32  lane_ctr2_c16_mux_sel:6;
        RBus_UInt32  lane_ctr2_c17_mux_sel:6;
        RBus_UInt32  lane_ctr2_c18_mux_sel:6;
        RBus_UInt32  lane_ctr2_c19_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr2_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr2_c20_mux_sel:6;
        RBus_UInt32  lane_ctr2_c21_mux_sel:6;
        RBus_UInt32  lane_ctr2_c22_mux_sel:6;
        RBus_UInt32  lane_ctr2_c23_mux_sel:6;
        RBus_UInt32  lane_ctr2_c24_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr2_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane_ctr2_c25_mux_sel:6;
        RBus_UInt32  lane_ctr2_c26_mux_sel:6;
        RBus_UInt32  lane_ctr2_c27_mux_sel:6;
        RBus_UInt32  lane_ctr2_c28_mux_sel:6;
        RBus_UInt32  lane_ctr2_c29_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr2_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_ctr3_c0_mux_sel:6;
        RBus_UInt32  epi_ctr3_c1_mux_sel:6;
        RBus_UInt32  epi_ctr3_c2_mux_sel:6;
        RBus_UInt32  epi_ctr3_c3_mux_sel:6;
        RBus_UInt32  epi_ctr3_c4_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr3_mux0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_ctr3_c5_mux_sel:6;
        RBus_UInt32  epi_ctr3_c6_mux_sel:6;
        RBus_UInt32  epi_ctr3_c7_mux_sel:6;
        RBus_UInt32  epi_ctr3_c8_mux_sel:6;
        RBus_UInt32  epi_ctr3_c9_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr3_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_ctr3_c10_mux_sel:6;
        RBus_UInt32  epi_ctr3_c11_mux_sel:6;
        RBus_UInt32  epi_ctr3_c12_mux_sel:6;
        RBus_UInt32  epi_ctr3_c13_mux_sel:6;
        RBus_UInt32  epi_ctr3_c14_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr3_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_ctr3_c15_mux_sel:6;
        RBus_UInt32  epi_ctr3_c16_mux_sel:6;
        RBus_UInt32  epi_ctr3_c17_mux_sel:6;
        RBus_UInt32  epi_ctr3_c18_mux_sel:6;
        RBus_UInt32  epi_ctr3_c19_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr3_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_ctr3_c20_mux_sel:6;
        RBus_UInt32  epi_ctr3_c21_mux_sel:6;
        RBus_UInt32  epi_ctr3_c22_mux_sel:6;
        RBus_UInt32  epi_ctr3_c23_mux_sel:6;
        RBus_UInt32  epi_ctr3_c24_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr3_mux4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_ctr3_c25_mux_sel:6;
        RBus_UInt32  epi_ctr3_c26_mux_sel:6;
        RBus_UInt32  epi_ctr3_c27_mux_sel:6;
        RBus_UInt32  epi_ctr3_c28_mux_sel:6;
        RBus_UInt32  epi_ctr3_c29_mux_sel:6;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_ctr3_mux5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon_a_sel:5;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon_b_sel:5;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon_c_sel:5;
        RBus_UInt32  res3:11;
    };
}epi_epi_tcon_mux_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon_d_sel:5;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon_e_sel:5;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon_f_sel:5;
        RBus_UInt32  res3:11;
    };
}epi_epi_tcon_mux1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon_g_sel:5;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon_h_sel:5;
        RBus_UInt32  res2:3;
        RBus_UInt32  tcon_i_sel:5;
        RBus_UInt32  res3:11;
    };
}epi_epi_tcon_mux2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon_j_sel:5;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon_k_sel:5;
        RBus_UInt32  res2:19;
    };
}epi_epi_tcon_mux3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy18026510_31_0:32;
    };
}epi_epi_dummy_reg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  d_st:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_dst_data_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  epi_c_st:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane_cst_data_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_ctr1_even:30;
        RBus_UInt32  lane0_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane0_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane0_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_ctr1_even:30;
        RBus_UInt32  lane1_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane1_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane1_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_ctr1_even:30;
        RBus_UInt32  lane2_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane2_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane2_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_ctr1_even:30;
        RBus_UInt32  lane3_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane3_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane3_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_ctr1_even:30;
        RBus_UInt32  lane4_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane4_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane4_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_ctr1_even:30;
        RBus_UInt32  lane5_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane5_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane5_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_ctr1_even:30;
        RBus_UInt32  lane6_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane6_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane6_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_ctr1_even:30;
        RBus_UInt32  lane7_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane7_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane7_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_ctr1_even:30;
        RBus_UInt32  lane8_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane8_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane8_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_ctr1_even:30;
        RBus_UInt32  lane9_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane9_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane9_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_ctr1_even:30;
        RBus_UInt32  lane10_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane10_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane10_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_ctr1_even:30;
        RBus_UInt32  lane11_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane11_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane11_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_ctr1_even:30;
        RBus_UInt32  lane12_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane12_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane12_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_ctr1_even:30;
        RBus_UInt32  lane13_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane13_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane13_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_ctr1_even:30;
        RBus_UInt32  lane14_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane14_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane14_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_ctr1_even:30;
        RBus_UInt32  lane15_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane15_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane15_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_ctr1_even:30;
        RBus_UInt32  lane16_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane16_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane16_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_ctr1_even:30;
        RBus_UInt32  lane17_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane17_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane17_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_ctr1_even:30;
        RBus_UInt32  lane18_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane18_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane18_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_ctr1_even:30;
        RBus_UInt32  lane19_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane19_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane19_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_ctr1_even:30;
        RBus_UInt32  lane20_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane20_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane20_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_ctr1_even:30;
        RBus_UInt32  lane21_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane21_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane21_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_ctr1_even:30;
        RBus_UInt32  lane22_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane22_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane22_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_ctr1_even:30;
        RBus_UInt32  lane23_ctr1_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane23_ctr1_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_ctr1_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane23_ctr1_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_ctr2_even:30;
        RBus_UInt32  lane0_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane0_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane0_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_ctr2_even:30;
        RBus_UInt32  lane1_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane1_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane1_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_ctr2_even:30;
        RBus_UInt32  lane2_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane2_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane2_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_ctr2_even:30;
        RBus_UInt32  lane3_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane3_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane3_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_ctr2_even:30;
        RBus_UInt32  lane4_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane4_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane4_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_ctr2_even:30;
        RBus_UInt32  lane5_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane5_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane5_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_ctr2_even:30;
        RBus_UInt32  lane6_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane6_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane6_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_ctr2_even:30;
        RBus_UInt32  lane7_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane7_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane7_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_ctr2_even:30;
        RBus_UInt32  lane8_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane8_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane8_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_ctr2_even:30;
        RBus_UInt32  lane9_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane9_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane9_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_ctr2_even:30;
        RBus_UInt32  lane10_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane10_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane10_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_ctr2_even:30;
        RBus_UInt32  lane11_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane11_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane11_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_ctr2_even:30;
        RBus_UInt32  lane12_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane12_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane12_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_ctr2_even:30;
        RBus_UInt32  lane13_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane13_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane13_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_ctr2_even:30;
        RBus_UInt32  lane14_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane14_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane14_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_ctr2_even:30;
        RBus_UInt32  lane15_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane15_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane15_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_ctr2_even:30;
        RBus_UInt32  lane16_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane16_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane16_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_ctr2_even:30;
        RBus_UInt32  lane17_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane17_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane17_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_ctr2_even:30;
        RBus_UInt32  lane18_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane18_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane18_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_ctr2_even:30;
        RBus_UInt32  lane19_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane19_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane19_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_ctr2_even:30;
        RBus_UInt32  lane20_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane20_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane20_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_ctr2_even:30;
        RBus_UInt32  lane21_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane21_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane21_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_ctr2_even:30;
        RBus_UInt32  lane22_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane22_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane22_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_ctr2_even:30;
        RBus_UInt32  lane23_ctr2_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane23_ctr2_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_ctr2_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane23_ctr2_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_ctr3_even:30;
        RBus_UInt32  lane0_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane0_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane0_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane0_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_ctr3_even:30;
        RBus_UInt32  lane1_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane1_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane1_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane1_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_ctr3_even:30;
        RBus_UInt32  lane2_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane2_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane2_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane2_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_ctr3_even:30;
        RBus_UInt32  lane3_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane3_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane3_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane3_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_ctr3_even:30;
        RBus_UInt32  lane4_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane4_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane4_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane4_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_ctr3_even:30;
        RBus_UInt32  lane5_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane5_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane5_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane5_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_ctr3_even:30;
        RBus_UInt32  lane6_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane6_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane6_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane6_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_ctr3_even:30;
        RBus_UInt32  lane7_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane7_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane7_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane7_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_ctr3_even:30;
        RBus_UInt32  lane8_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane8_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane8_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane8_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_ctr3_even:30;
        RBus_UInt32  lane9_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane9_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane9_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane9_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_ctr3_even:30;
        RBus_UInt32  lane10_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane10_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane10_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane10_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_ctr3_even:30;
        RBus_UInt32  lane11_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane11_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane11_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane11_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_ctr3_even:30;
        RBus_UInt32  lane12_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane12_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane12_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane12_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_ctr3_even:30;
        RBus_UInt32  lane13_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane13_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane13_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane13_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_ctr3_even:30;
        RBus_UInt32  lane14_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane14_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane14_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane14_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_ctr3_even:30;
        RBus_UInt32  lane15_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane15_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane15_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane15_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_ctr3_even:30;
        RBus_UInt32  lane16_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane16_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane16_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane16_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_ctr3_even:30;
        RBus_UInt32  lane17_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane17_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane17_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane17_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_ctr3_even:30;
        RBus_UInt32  lane18_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane18_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane18_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane18_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_ctr3_even:30;
        RBus_UInt32  lane19_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane19_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane19_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane19_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_ctr3_even:30;
        RBus_UInt32  lane20_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane20_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane20_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane20_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_ctr3_even:30;
        RBus_UInt32  lane21_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane21_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane21_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane21_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_ctr3_even:30;
        RBus_UInt32  lane22_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane22_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane22_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane22_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_ctr3_even:30;
        RBus_UInt32  lane23_ctr3_oe_en:1;
        RBus_UInt32  res1:1;
    };
}epi_epi_lane23_ctr3_edata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  lane23_ctr3_odd:30;
        RBus_UInt32  res1:2;
    };
}epi_epi_lane23_ctr3_odata_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon_en:1;
        RBus_UInt32  vsync_sel:1;
        RBus_UInt32  dbuf_vsync_sel:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_tcon_ip_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon_output:20;
        RBus_UInt32  res1:10;
        RBus_UInt32  tcon_across_frame_en:1;
        RBus_UInt32  res2:1;
    };
}epi_epi_tcon_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dreg_dbuf1_set:1;
        RBus_UInt32  dreg_dbuf1_read_sel:1;
        RBus_UInt32  dreg_dbuf1_en_n:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_double_buffer_ctrl1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dreg_dbuf2_set:1;
        RBus_UInt32  dreg_dbuf2_read_sel:1;
        RBus_UInt32  dreg_dbuf2_en_n:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_double_buffer_ctrl2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dreg_dbuf3_set:1;
        RBus_UInt32  dreg_dbuf3_read_sel:1;
        RBus_UInt32  dreg_dbuf3_en_n:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_double_buffer_ctrl3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dreg_dbuf4_set:1;
        RBus_UInt32  dreg_dbuf4_read_sel:1;
        RBus_UInt32  dreg_dbuf4_en_n:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_double_buffer_ctrl4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dreg_dbuf5_set:1;
        RBus_UInt32  dreg_dbuf5_read_sel:1;
        RBus_UInt32  dreg_dbuf5_en_n:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_double_buffer_ctrl5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dreg_dbuf6_set:1;
        RBus_UInt32  dreg_dbuf6_read_sel:1;
        RBus_UInt32  dreg_dbuf6_en_n:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_double_buffer_ctrl6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dreg_dbuf7_set:1;
        RBus_UInt32  dreg_dbuf7_read_sel:1;
        RBus_UInt32  dreg_dbuf7_en_n:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_double_buffer_ctrl7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dreg_dbuf8_set:1;
        RBus_UInt32  dreg_dbuf8_read_sel:1;
        RBus_UInt32  dreg_dbuf8_en_n:1;
        RBus_UInt32  res1:29;
    };
}epi_epi_double_buffer_ctrl8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon0_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon0_hstart:15;
        RBus_UInt32  dummy_0:1;
    };
}epi_epi_tcon0_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon0_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon0_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon0_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon0_comb:3;
        RBus_UInt32  tcon0_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon0_inv:1;
        RBus_UInt32  tcon0_en:1;
        RBus_UInt32  tcon0_mode:3;
        RBus_UInt32  tcon0_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon0_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon0_across_ctrl3_hp:12;
        RBus_UInt32  tcon0_hl_num:4;
        RBus_UInt32  tcon0_across_ctrl3_rp:12;
        RBus_UInt32  tcon0_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon0_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon0_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon0_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon0_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon0_hl:16;
    };
}epi_epi_tcon0_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon0_hoffset_shift_value:6;
        RBus_UInt32  tcon0_hoffset_shift_thd:12;
        RBus_UInt32  tcon0_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon0_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon1_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon1_hstart:15;
        RBus_UInt32  dummy_1:1;
    };
}epi_epi_tcon1_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon1_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon1_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon1_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon1_comb:3;
        RBus_UInt32  tcon1_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon1_inv:1;
        RBus_UInt32  tcon1_en:1;
        RBus_UInt32  tcon1_mode:3;
        RBus_UInt32  tcon1_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon1_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon1_across_ctrl3_hp:12;
        RBus_UInt32  tcon1_hl_num:4;
        RBus_UInt32  tcon1_across_ctrl3_rp:12;
        RBus_UInt32  tcon1_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon1_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon1_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon1_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon1_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon1_hl:16;
    };
}epi_epi_tcon1_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon1_hoffset_shift_value:6;
        RBus_UInt32  tcon1_hoffset_shift_thd:12;
        RBus_UInt32  tcon1_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon1_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon2_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon2_hstart:15;
        RBus_UInt32  dummy_2:1;
    };
}epi_epi_tcon2_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon2_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon2_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon2_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon2_comb:3;
        RBus_UInt32  tcon2_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon2_inv:1;
        RBus_UInt32  tcon2_en:1;
        RBus_UInt32  tcon2_mode:3;
        RBus_UInt32  tcon2_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon2_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon2_across_ctrl3_hp:12;
        RBus_UInt32  tcon2_hl_num:4;
        RBus_UInt32  tcon2_across_ctrl3_rp:12;
        RBus_UInt32  tcon2_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon2_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon2_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon2_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon2_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon2_hl:16;
    };
}epi_epi_tcon2_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon2_hoffset_shift_value:6;
        RBus_UInt32  tcon2_hoffset_shift_thd:12;
        RBus_UInt32  tcon2_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon2_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon3_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon3_hstart:15;
        RBus_UInt32  dummy_3:1;
    };
}epi_epi_tcon3_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon3_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon3_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon3_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon3_comb:3;
        RBus_UInt32  tcon3_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon3_inv:1;
        RBus_UInt32  tcon3_en:1;
        RBus_UInt32  tcon3_mode:3;
        RBus_UInt32  tcon3_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon3_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon3_across_ctrl3_hp:12;
        RBus_UInt32  tcon3_hl_num:4;
        RBus_UInt32  tcon3_across_ctrl3_rp:12;
        RBus_UInt32  tcon3_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon3_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon3_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon3_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon3_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon3_hl:16;
    };
}epi_epi_tcon3_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon3_hoffset_shift_value:6;
        RBus_UInt32  tcon3_hoffset_shift_thd:12;
        RBus_UInt32  tcon3_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon3_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon4_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon4_hstart:15;
        RBus_UInt32  dummy_4:1;
    };
}epi_epi_tcon4_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon4_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon4_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon4_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon4_comb:3;
        RBus_UInt32  tcon4_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon4_inv:1;
        RBus_UInt32  tcon4_en:1;
        RBus_UInt32  tcon4_mode:3;
        RBus_UInt32  tcon4_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon4_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon4_across_ctrl3_hp:12;
        RBus_UInt32  tcon4_hl_num:4;
        RBus_UInt32  tcon4_across_ctrl3_rp:12;
        RBus_UInt32  tcon4_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon4_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon4_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon4_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon4_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon4_hl:16;
    };
}epi_epi_tcon4_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon4_hoffset_shift_value:6;
        RBus_UInt32  tcon4_hoffset_shift_thd:12;
        RBus_UInt32  tcon4_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon4_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon5_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon5_hstart:15;
        RBus_UInt32  dummy_5:1;
    };
}epi_epi_tcon5_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon5_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon5_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon5_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon5_comb:3;
        RBus_UInt32  tcon5_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon5_inv:1;
        RBus_UInt32  tcon5_en:1;
        RBus_UInt32  tcon5_mode:3;
        RBus_UInt32  tcon5_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon5_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon5_across_ctrl3_hp:12;
        RBus_UInt32  tcon5_hl_num:4;
        RBus_UInt32  tcon5_across_ctrl3_rp:12;
        RBus_UInt32  tcon5_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon5_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon5_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon5_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon5_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon5_hl:16;
    };
}epi_epi_tcon5_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon5_hoffset_shift_value:6;
        RBus_UInt32  tcon5_hoffset_shift_thd:12;
        RBus_UInt32  tcon5_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon5_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon6_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon6_hstart:15;
        RBus_UInt32  dummy_6:1;
    };
}epi_epi_tcon6_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon6_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon6_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon6_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon6_comb:3;
        RBus_UInt32  tcon6_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon6_inv:1;
        RBus_UInt32  tcon6_en:1;
        RBus_UInt32  tcon6_mode:3;
        RBus_UInt32  tcon6_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon6_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon6_across_ctrl3_hp:12;
        RBus_UInt32  tcon6_hl_num:4;
        RBus_UInt32  tcon6_across_ctrl3_rp:12;
        RBus_UInt32  tcon6_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon6_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon6_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon6_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon6_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon6_hl:16;
    };
}epi_epi_tcon6_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon6_hoffset_shift_value:6;
        RBus_UInt32  tcon6_hoffset_shift_thd:12;
        RBus_UInt32  tcon6_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon6_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon7_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon7_hstart:15;
        RBus_UInt32  dummy_7:1;
    };
}epi_epi_tcon7_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon7_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon7_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon7_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon7_comb:3;
        RBus_UInt32  tcon7_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon7_inv:1;
        RBus_UInt32  tcon7_en:1;
        RBus_UInt32  tcon7_mode:3;
        RBus_UInt32  tcon7_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon7_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon7_across_ctrl3_hp:12;
        RBus_UInt32  tcon7_hl_num:4;
        RBus_UInt32  tcon7_across_ctrl3_rp:12;
        RBus_UInt32  tcon7_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon7_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon7_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon7_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon7_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon7_hl:16;
    };
}epi_epi_tcon7_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon7_hoffset_shift_value:6;
        RBus_UInt32  tcon7_hoffset_shift_thd:12;
        RBus_UInt32  tcon7_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon7_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon8_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon8_hstart:15;
        RBus_UInt32  dummy_8:1;
    };
}epi_epi_tcon8_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon8_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon8_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon8_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon8_comb:3;
        RBus_UInt32  tcon8_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon8_inv:1;
        RBus_UInt32  tcon8_en:1;
        RBus_UInt32  tcon8_mode:3;
        RBus_UInt32  tcon8_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon8_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon8_across_ctrl3_hp:12;
        RBus_UInt32  tcon8_hl_num:4;
        RBus_UInt32  tcon8_across_ctrl3_rp:12;
        RBus_UInt32  tcon8_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon8_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon8_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon8_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon8_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon8_hl:16;
    };
}epi_epi_tcon8_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon8_hoffset_shift_value:6;
        RBus_UInt32  tcon8_hoffset_shift_thd:12;
        RBus_UInt32  tcon8_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon8_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon9_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon9_hstart:15;
        RBus_UInt32  dummy_9:1;
    };
}epi_epi_tcon9_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon9_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon9_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon9_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon9_comb:3;
        RBus_UInt32  tcon9_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon9_inv:1;
        RBus_UInt32  tcon9_en:1;
        RBus_UInt32  tcon9_mode:3;
        RBus_UInt32  tcon9_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon9_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon9_across_ctrl3_hp:12;
        RBus_UInt32  tcon9_hl_num:4;
        RBus_UInt32  tcon9_across_ctrl3_rp:12;
        RBus_UInt32  tcon9_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon9_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon9_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon9_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon9_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon9_hl:16;
    };
}epi_epi_tcon9_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon9_hoffset_shift_value:6;
        RBus_UInt32  tcon9_hoffset_shift_thd:12;
        RBus_UInt32  tcon9_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon9_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon10_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon10_hstart:15;
        RBus_UInt32  dummy_10:1;
    };
}epi_epi_tcon10_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon10_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon10_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon10_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon10_comb:3;
        RBus_UInt32  tcon10_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon10_inv:1;
        RBus_UInt32  tcon10_en:1;
        RBus_UInt32  tcon10_mode:3;
        RBus_UInt32  tcon10_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon10_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon10_across_ctrl3_hp:12;
        RBus_UInt32  tcon10_hl_num:4;
        RBus_UInt32  tcon10_across_ctrl3_rp:12;
        RBus_UInt32  tcon10_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon10_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon10_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon10_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon10_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon10_hl:16;
    };
}epi_epi_tcon10_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon10_hoffset_shift_value:6;
        RBus_UInt32  tcon10_hoffset_shift_thd:12;
        RBus_UInt32  tcon10_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon10_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon11_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon11_hstart:15;
        RBus_UInt32  dummy_11:1;
    };
}epi_epi_tcon11_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon11_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon11_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon11_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon11_comb:3;
        RBus_UInt32  tcon11_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon11_inv:1;
        RBus_UInt32  tcon11_en:1;
        RBus_UInt32  tcon11_mode:3;
        RBus_UInt32  tcon11_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon11_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon11_across_ctrl3_hp:12;
        RBus_UInt32  tcon11_hl_num:4;
        RBus_UInt32  tcon11_across_ctrl3_rp:12;
        RBus_UInt32  tcon11_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon11_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon11_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon11_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon11_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon11_hl:16;
    };
}epi_epi_tcon11_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon11_hoffset_shift_value:6;
        RBus_UInt32  tcon11_hoffset_shift_thd:12;
        RBus_UInt32  tcon11_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon11_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon12_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon12_hstart:15;
        RBus_UInt32  dummy_12:1;
    };
}epi_epi_tcon12_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon12_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon12_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon12_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon12_comb:3;
        RBus_UInt32  tcon12_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon12_inv:1;
        RBus_UInt32  tcon12_en:1;
        RBus_UInt32  tcon12_mode:3;
        RBus_UInt32  tcon12_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon12_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon12_across_ctrl3_hp:12;
        RBus_UInt32  tcon12_hl_num:4;
        RBus_UInt32  tcon12_across_ctrl3_rp:12;
        RBus_UInt32  tcon12_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon12_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon12_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon12_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon12_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon12_hl:16;
    };
}epi_epi_tcon12_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon12_hoffset_shift_value:6;
        RBus_UInt32  tcon12_hoffset_shift_thd:12;
        RBus_UInt32  tcon12_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon12_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon13_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon13_hstart:15;
        RBus_UInt32  dummy_13:1;
    };
}epi_epi_tcon13_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon13_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon13_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon13_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon13_comb:3;
        RBus_UInt32  tcon13_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon13_inv:1;
        RBus_UInt32  tcon13_en:1;
        RBus_UInt32  tcon13_mode:3;
        RBus_UInt32  tcon13_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon13_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon13_across_ctrl3_hp:12;
        RBus_UInt32  tcon13_hl_num:4;
        RBus_UInt32  tcon13_across_ctrl3_rp:12;
        RBus_UInt32  tcon13_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon13_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon13_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon13_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon13_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon13_hl:16;
    };
}epi_epi_tcon13_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon13_hoffset_shift_value:6;
        RBus_UInt32  tcon13_hoffset_shift_thd:12;
        RBus_UInt32  tcon13_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon13_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon14_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon14_hstart:15;
        RBus_UInt32  dummy_14:1;
    };
}epi_epi_tcon14_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon14_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon14_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon14_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon14_comb:3;
        RBus_UInt32  tcon14_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon14_inv:1;
        RBus_UInt32  tcon14_en:1;
        RBus_UInt32  tcon14_mode:3;
        RBus_UInt32  tcon14_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon14_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon14_across_ctrl3_hp:12;
        RBus_UInt32  tcon14_hl_num:4;
        RBus_UInt32  tcon14_across_ctrl3_rp:12;
        RBus_UInt32  tcon14_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon14_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon14_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon14_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon14_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon14_hl:16;
    };
}epi_epi_tcon14_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon14_hoffset_shift_value:6;
        RBus_UInt32  tcon14_hoffset_shift_thd:12;
        RBus_UInt32  tcon14_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon14_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon15_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon15_hstart:15;
        RBus_UInt32  dummy_15:1;
    };
}epi_epi_tcon15_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon15_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon15_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon15_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon15_comb:3;
        RBus_UInt32  tcon15_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon15_inv:1;
        RBus_UInt32  tcon15_en:1;
        RBus_UInt32  tcon15_mode:3;
        RBus_UInt32  tcon15_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon15_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon15_across_ctrl3_hp:12;
        RBus_UInt32  tcon15_hl_num:4;
        RBus_UInt32  tcon15_across_ctrl3_rp:12;
        RBus_UInt32  tcon15_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon15_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon15_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon15_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon15_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon15_hl:16;
    };
}epi_epi_tcon15_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon15_hoffset_shift_value:6;
        RBus_UInt32  tcon15_hoffset_shift_thd:12;
        RBus_UInt32  tcon15_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon15_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon16_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon16_hstart:15;
        RBus_UInt32  dummy_16:1;
    };
}epi_epi_tcon16_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon16_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon16_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon16_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon16_comb:3;
        RBus_UInt32  tcon16_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon16_inv:1;
        RBus_UInt32  tcon16_en:1;
        RBus_UInt32  tcon16_mode:3;
        RBus_UInt32  tcon16_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon16_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon16_across_ctrl3_hp:12;
        RBus_UInt32  tcon16_hl_num:4;
        RBus_UInt32  tcon16_across_ctrl3_rp:12;
        RBus_UInt32  tcon16_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon16_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon16_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon16_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon16_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon16_hl:16;
    };
}epi_epi_tcon16_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon16_hoffset_shift_value:6;
        RBus_UInt32  tcon16_hoffset_shift_thd:12;
        RBus_UInt32  tcon16_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon16_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon17_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon17_hstart:15;
        RBus_UInt32  dummy_17:1;
    };
}epi_epi_tcon17_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon17_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon17_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon17_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon17_comb:3;
        RBus_UInt32  tcon17_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon17_inv:1;
        RBus_UInt32  tcon17_en:1;
        RBus_UInt32  tcon17_mode:3;
        RBus_UInt32  tcon17_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon17_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon17_across_ctrl3_hp:12;
        RBus_UInt32  tcon17_hl_num:4;
        RBus_UInt32  tcon17_across_ctrl3_rp:12;
        RBus_UInt32  tcon17_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon17_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon17_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon17_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon17_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon17_hl:16;
    };
}epi_epi_tcon17_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon17_hoffset_shift_value:6;
        RBus_UInt32  tcon17_hoffset_shift_thd:12;
        RBus_UInt32  tcon17_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon17_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon18_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon18_hstart:15;
        RBus_UInt32  dummy_18:1;
    };
}epi_epi_tcon18_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon18_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon18_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon18_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon18_comb:3;
        RBus_UInt32  tcon18_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon18_inv:1;
        RBus_UInt32  tcon18_en:1;
        RBus_UInt32  tcon18_mode:3;
        RBus_UInt32  tcon18_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon18_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon18_across_ctrl3_hp:12;
        RBus_UInt32  tcon18_hl_num:4;
        RBus_UInt32  tcon18_across_ctrl3_rp:12;
        RBus_UInt32  tcon18_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon18_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon18_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon18_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon18_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon18_hl:16;
    };
}epi_epi_tcon18_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon18_hoffset_shift_value:6;
        RBus_UInt32  tcon18_hoffset_shift_thd:12;
        RBus_UInt32  tcon18_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon18_h_offset_shift_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon19_hend:15;
        RBus_UInt32  res1:1;
        RBus_UInt32  tcon19_hstart:15;
        RBus_UInt32  dummy_19:1;
    };
}epi_epi_tcon19_hse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon19_vend:13;
        RBus_UInt32  res1:3;
        RBus_UInt32  tcon19_vstart:13;
        RBus_UInt32  res2:3;
    };
}epi_epi_tcon19_vse_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon19_comb:3;
        RBus_UInt32  tcon19_frame_tog_en:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  tcon19_inv:1;
        RBus_UInt32  tcon19_en:1;
        RBus_UInt32  tcon19_mode:3;
        RBus_UInt32  tcon19_across_ctrl3_reset:1;
        RBus_UInt32  res2:20;
    };
}epi_epi_tcon19_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon19_across_ctrl3_hp:12;
        RBus_UInt32  tcon19_hl_num:4;
        RBus_UInt32  tcon19_across_ctrl3_rp:12;
        RBus_UInt32  tcon19_across_frame_int:1;
        RBus_UInt32  res1:3;
    };
}epi_epi_tcon19_across_line_control3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon19_frame_period:12;
        RBus_UInt32  res1:4;
        RBus_UInt32  tcon19_frame_offset:12;
        RBus_UInt32  res2:4;
    };
}epi_epi_tcon19_across_frame_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  tcon19_hl:16;
    };
}epi_epi_tcon19_frame_hl_control_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tcon19_hoffset_shift_value:6;
        RBus_UInt32  tcon19_hoffset_shift_thd:12;
        RBus_UInt32  tcon19_hoffset_shift_en:1;
        RBus_UInt32  res1:13;
    };
}epi_epi_tcon19_h_offset_shift_RBUS;




#endif 


#endif 
