/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~celloutsig_1_0z[1];
  assign celloutsig_0_13z = ~((celloutsig_0_8z[1] | celloutsig_0_10z[7]) & celloutsig_0_12z);
  assign celloutsig_1_11z = ~((celloutsig_1_9z | celloutsig_1_8z) & celloutsig_1_5z);
  assign celloutsig_1_8z = in_data[172] | in_data[103];
  assign celloutsig_1_14z = celloutsig_1_10z[7] | celloutsig_1_5z;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 16'h0000;
    else _00_ <= { celloutsig_0_0z[6:3], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_9z = in_data[167:164] === { 1'h0, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_10z[9:5] >= { celloutsig_1_1z, celloutsig_1_7z[2:1], 1'h0, celloutsig_1_14z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z } >= { in_data[132:130], celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[172:163], celloutsig_1_2z } >= { in_data[159:153], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_5z = { celloutsig_1_4z[15:13], celloutsig_1_3z, celloutsig_1_3z } <= celloutsig_1_2z[7:3];
  assign celloutsig_0_2z = { celloutsig_0_1z[1:0], celloutsig_0_0z } <= { in_data[8:6], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_4z[16:7], celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } <= { celloutsig_1_4z[8:7], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[11] ? in_data[30:28] : celloutsig_0_1z;
  assign celloutsig_1_2z = celloutsig_1_0z[2] ? { in_data[167:164], celloutsig_1_1z, 1'h1, celloutsig_1_0z[1:0] } : { in_data[154], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, 1'h0, celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_3z ? in_data[189:173] : { in_data[129:117], celloutsig_1_0z, 1'h0 };
  assign celloutsig_0_8z = - { celloutsig_0_0z[4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_10z = - _00_[13:2];
  assign celloutsig_0_12z = | { celloutsig_0_10z[6:5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_15z = | { celloutsig_1_10z[8:6], celloutsig_1_0z[1] };
  assign celloutsig_0_4z = { celloutsig_0_3z[1], celloutsig_0_2z, celloutsig_0_1z } >> { celloutsig_0_1z[2], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[69:67] >> celloutsig_0_0z[3:1];
  assign celloutsig_1_10z = celloutsig_1_4z[15:5] >> { celloutsig_1_4z[3:2], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[20:14] <<< in_data[95:89];
  assign celloutsig_1_0z = in_data[140:138] <<< in_data[117:115];
  assign { celloutsig_1_7z[1], celloutsig_1_7z[2] } = { celloutsig_1_1z, in_data[159] } ^ { celloutsig_1_6z, celloutsig_1_4z[11] };
  assign celloutsig_1_7z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
